/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/


/* clang-format off */
#define DEF_tof3_reg_device_select_address  0x0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_address  0x0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_scratch_reg_address  0x0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_scratch_reg_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_scratch_reg_array_count  0x4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_scratch_reg_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_scratch_reg_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_freerun_cnt_address  0x10ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_dma_glb_ctrl_address  0x14ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_wrr_table0_address  0x18ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_wrr_table1_address  0x1cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_wrr_table2_address  0x20ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_wrr_table3_address  0x24ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_dmard_thruput_ctrl_address  0x28ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_int_timeout_ctrl_address  0x2cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_glb_ctrl_address  0x30ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_ind_addr_low_address  0x38ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_ind_addr_high_address  0x3cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_ind_data00_address  0x40ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_ind_data01_address  0x44ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_ind_data10_address  0x48ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_ind_data11_address  0x4cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_cpu_ind_rerr_address  0x50ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_dma_tag_pndg_address  0x54ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_glb_shadow_int_address  0x58ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_int_address  0x80ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_int_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_int_array_count  0x10ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_int_array_index_max  0xful
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_int_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_msk_address  0xc0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_msk_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_msk_array_count  0x10ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_msk_array_index_max  0xful
#define DEF_tof3_reg_device_select_pcie_bar01_regs_shadow_msk_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window0_base_param_address  0x100ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window0_base_high_address  0x104ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window0_limit_low_address  0x108ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window0_limit_high_address  0x10cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window1_base_param_address  0x110ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window1_base_high_address  0x114ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window1_limit_low_address  0x118ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_window1_limit_high_address  0x11cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_default_pciehdr_param_address  0x120ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_intr_address  0x140ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_intr_stat_address  0x140ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_intr_en0_address  0x144ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_intr_en1_address  0x148ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_intr_inj_address  0x14cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_intr_freeze_enable_address  0x150ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_sram_ecc_address  0x154ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_rxbuf_sbe_err_log_address  0x158ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_rxbuf_mbe_err_log_address  0x15cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_rxcpl_sbe_err_log_address  0x160ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_rxcpl_mbe_err_log_address  0x164ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_txbuf_sbe_err_log_address  0x168ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_txbuf_mbe_err_log_address  0x16cul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_msix_sbe_err_log_address  0x170ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_msix_mbe_err_log_address  0x174ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_dev_info_address  0x180ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_count  0x8ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_dev_info_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_bus_dev_address  0x1a0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_dma_temp_stall_address  0x1a4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_mst_cred_address  0x1a8ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_dft_csr_address  0x1acul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_pcie_bw_change_address  0x1b0ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_tl_tx_proterr_address  0x1b4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_msix_map_address  0x200ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_msix_map_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_msix_map_array_count  0x80ul
#define DEF_tof3_reg_device_select_pcie_bar01_regs_msix_map_array_index_max  0x7ful
#define DEF_tof3_reg_device_select_pcie_bar01_regs_msix_map_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_address  0x80000ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_address  0x80000ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_soft_reset_address  0x80000ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_reset_option_address  0x80004ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pciectl_reset_ctrl_address  0x80008ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_dbg_rst_address  0x8000cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_gpio_ctrl_address  0x80010ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_clkobs_ctrl_address  0x80014ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pps_pll_ctrl0_address  0x80018ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pps_pll_ctrl1_address  0x8001cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_core_pll_ctrl0_address  0x80020ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_core_pll_ctrl1_address  0x80024ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_mac_pll_ctrl0_address  0x80028ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_mac_pll_ctrl1_address  0x8002cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tm_pll_ctrl0_address  0x80030ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tm_pll_ctrl1_address  0x80034ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pcie_phy_lane_ctrl_address  0x80038ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_spi_outdata0_address  0x8003cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_spi_outdata1_address  0x80040ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_spi_command_address  0x80044ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_spi_indata_address  0x80048ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_spi_idcode_address  0x8004cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pciectl_maxrate_default_address  0x80050ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pcie_rxeq_ctrl_address  0x80054ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pcie_rxeq_ctrl_gen4_address  0x80058ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_fuse_ctrl_address  0x8005cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_func_fuse_address  0x80080ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_func_fuse_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_func_fuse_array_count  0x10ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_func_fuse_array_index_max  0xful
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_func_fuse_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_fuse_status_address  0x800c0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tcu_control0_address  0x800c4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tcu_control1_address  0x800c8ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tcu_wrack_address  0x800ccul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tcu_status_address  0x800d0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_debug_ctrl_address  0x800d4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_debug_head_ptr_address  0x800d8ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_debug_tail_ptr_address  0x800dcul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_stall_on_error_address  0x800e0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_halted_status_address  0x800e4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_watchdog_ctrl_address  0x800e8ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_watchdog_count_address  0x800ecul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_addr_msb_address  0x800f0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pvt_int_address  0x800f4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_misc_intr_address  0x80100ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_misc_intr_stat_address  0x80100ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_misc_intr_en0_address  0x80104ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_misc_intr_en1_address  0x80108ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_misc_intr_inj_address  0x8010cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_misc_intr_freeze_enable_address  0x80110ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_sram_ecc_address  0x80114ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pciephy_sram_sbe_err_log_address  0x80118ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pciephy_sram_mbe_err_log_address  0x8011cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80mem_sbe_err_log_address  0x80120ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80mem_mbe_err_log_address  0x80124ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_intr_address  0x80140ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_intr_stat_address  0x80140ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_intr_en0_address  0x80144ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_intr_en1_address  0x80148ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_intr_inj_address  0x8014cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tv80_intr_freeze_enable_address  0x80150ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pcie_debug_ctrl_address  0x80154ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pcie_debug_tail_ptr_address  0x80158ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pcie_debug_head_ptr_address  0x8015cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_fuse_vid_override_address  0x80160ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_clkpad_ctrl_address  0x80164ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_barealt_ctrl_address  0x80168ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pciephy_addr_ctrl_address  0x8016cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pciephy_common_ctrl_address  0x80170ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pciephy_common_stat_address  0x80174ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_ctrl_address  0x80180ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_ctrl_array_count  0xcul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_ctrl_array_index_max  0xbul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_status_address  0x801c0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_status_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_status_array_count  0xcul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_status_array_index_max  0xbul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_remote_pvt_status_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_baresync_ctrl_address  0x801f0ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_ddr_pll_ctrl0_address  0x801f4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_ddr_pll_ctrl1_address  0x801f8ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_soft_reset_serdes_por_address  0x801fcul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_corepll_lol_counter_address  0x80200ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pps_pll_lol_counter_address  0x80204ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_mac_pll_lol_counter_address  0x80208ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tm_pll_lol_counter_address  0x8020cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_ddr_pll_lol_counter_address  0x80210ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_corepll_lock_time_address  0x80214ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pps_pll_lock_time_address  0x80218ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_mac_pll_lock_time_address  0x8021cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tm_pll_lock_time_address  0x80220ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_ddr_pll_lock_time_address  0x80224ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_core_pll_stretch_ctrl_address  0x80228ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_mac_pll_stretch_ctrl_address  0x8022cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_pps_pll_stretch_ctrl_address  0x80230ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_tm_pll_stretch_ctrl_address  0x80234ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_static_pad_status_address  0x80238ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_die_id_override_address  0x8023cul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_scratch_address  0x80280ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_scratch_array_count  0x20ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_scratch_array_index_max  0x1ful
#define DEF_tof3_reg_device_select_misc_all_regs_misc_regs_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_address  0x84000ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_address  0x84000ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_array_element_size  0x30ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_array_count  0x8ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_gpio_config_address  0x84000ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_gpio_settings_address  0x84004ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_i2c_addr_address  0x84008ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_i2c_wdata_address  0x8400cul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_i2c_ctrl_address  0x84010ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_i2c_statein_address  0x84014ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_i2c_scl_freq_address  0x84018ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_i2c_rdata_address  0x8401cul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_mdio_ctrl_address  0x84020ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_mdio_clkdiv_address  0x84024ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_mdio_addrdata0_address  0x84028ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_pair_regs_mdio_addrdata1_address  0x8402cul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_address  0x84200ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_stateout_address  0x84200ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_stateout_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_stateout_array_count  0x40ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_stateout_array_index_max  0x3ful
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_stateout_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_statein_address  0x84300ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_statein_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_statein_array_count  0x8ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_statein_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_statein_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_validin_address  0x84320ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_validin_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_validin_array_count  0x8ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_validin_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_validin_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_i2c_basetime_address  0x84340ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_address  0x84380ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_stat_address  0x84380ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_stat_stat_0_2_address  0x84380ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_stat_stat_1_2_address  0x84384ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_en0_address  0x84388ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_en0_en0_0_2_address  0x84388ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_en0_en0_1_2_address  0x8438cul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_en1_address  0x84390ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_en1_en1_0_2_address  0x84390ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_en1_en1_1_2_address  0x84394ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_inj_address  0x84398ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_inj_inj_0_2_address  0x84398ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_inj_inj_1_2_address  0x8439cul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_freeze_enable_address  0x843a0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_freeze_enable_freeze_enable_0_2_address  0x843a0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_eth_gpio_intr_freeze_enable_freeze_enable_1_2_address  0x843a4ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_shld_ctrl_address  0x843a8ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_gpio_status_address  0x843acul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_stateout_mask_address  0x843b0ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_scratch_r_address  0x843b4ul
#define DEF_tof3_reg_device_select_misc_all_regs_gpio_regs_gpio_common_regs_ring_lock_timeout_address  0x843b8ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_tv80_regs_address  0x88000ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_tv80_regs_dummy_register_address  0x88000ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_tv80_regs_dummy_register_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_tv80_regs_dummy_register_array_count  0x2000ul
#define DEF_tof3_reg_device_select_misc_all_regs_misc_tv80_regs_dummy_register_array_index_max  0x1ffful
#define DEF_tof3_reg_device_select_misc_all_regs_misc_tv80_regs_dummy_register_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_mbc_address  0x180000ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_address  0x180000ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_scratch_address  0x180000ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_dft_csr_address  0x180010ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ctrl_address  0x180014ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_flush_address  0x180018ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_link_down_address  0x18001cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_set_value_address  0x180020ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_set_value_baresync_ts_set_value_0_2_address  0x180020ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_set_value_baresync_ts_set_value_1_2_address  0x180024ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_address  0x180030ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_baresync_ts_inc_0_3_address  0x180030ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_baresync_ts_inc_1_3_address  0x180034ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_baresync_ts_inc_2_3_address  0x180038ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_set_address  0x180040ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_set_global_ts_set_0_2_address  0x180040ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_set_global_ts_set_1_2_address  0x180044ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_inc_address  0x180048ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_inc_global_ts_inc_0_2_address  0x180048ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_inc_global_ts_inc_1_2_address  0x18004cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_inc_value_address  0x180050ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_inc_value_clk_tm_address  0x180054ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_offset_value_address  0x180058ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_offset_value_global_ts_offset_value_0_2_address  0x180058ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_offset_value_global_ts_offset_value_1_2_address  0x18005cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ts_timer_address  0x180060ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ts_capture_address  0x180064ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_value_address  0x180068ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_value_global_ts_value_0_2_address  0x180068ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_value_global_ts_value_1_2_address  0x18006cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_value_address  0x180070ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_value_baresync_ts_value_0_2_address  0x180070ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_value_baresync_ts_value_1_2_address  0x180074ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_alt_ts_value_address  0x180078ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_alt_ts_value_baresync_alt_ts_value_0_2_address  0x180078ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_alt_ts_value_baresync_alt_ts_value_1_2_address  0x18007cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ts_timesync_ctrl_address  0x180080ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_intr_stat_address  0x180084ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_intr_en_0_address  0x180088ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_intr_en_1_address  0x18008cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_freeze_en_address  0x180090ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_intr_inj_address  0x180094ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_0_tx_dr_rd_err_log_address  0x180098ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_tx_dr_rd_err_log_address  0x18009cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_controller_mbe_log_address  0x1800a0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_controller_sbe_log_address  0x1800a4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_host_creq_credit_address  0x1800a8ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_host_creq_credit_host_creq_credit_0_2_address  0x1800a8ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_host_creq_credit_host_creq_credit_1_2_address  0x1800acul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_0_creq_credit_address  0x1800b0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_0_creq_credit_mac_0_creq_credit_0_2_address  0x1800b0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_0_creq_credit_mac_0_creq_credit_1_2_address  0x1800b4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_address  0x1800c0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_0_7_address  0x1800c0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_1_7_address  0x1800c4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_2_7_address  0x1800c8ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_3_7_address  0x1800ccul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_4_7_address  0x1800d0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_5_7_address  0x1800d4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_creq_credit_wb_creq_credit_6_7_address  0x1800d8ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_host_slave_credit_address  0x1800dcul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_0_dma_log_address  0x1800e0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_wb_dma_log_address  0x1800e4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ts_4ns_set_value_address  0x1800e8ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ts_4ns_inc_value_address  0x1800ecul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_wb_multicast_address  0x1800f0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_wb_multicast_mac_wb_multicast_0_2_address  0x1800f0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mac_wb_multicast_mac_wb_multicast_1_2_address  0x1800f4ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_address  0x180100ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_baresync_ts_inc_alt_0_3_address  0x180100ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_baresync_ts_inc_alt_1_3_address  0x180104ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_baresync_ts_inc_alt_2_3_address  0x180108ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ts_4ns_value_address  0x18010cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_ts_4ns_capture_address  0x180110ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_alt_cyc_address  0x180118ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_alt_cyc_baresync_alt_cyc_0_2_address  0x180118ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_alt_cyc_baresync_alt_cyc_1_2_address  0x18011cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_gap_address  0x180120ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_baresync_ts_inc_alt_cyc_address  0x180124ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mst_ctrl_timeout_address  0x180128ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mst_ctrl_log_address  0x18012cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_global_ts_log_address  0x180130ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mst_ctrl_err_log_address  0x180138ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mst_ctrl_err_log_mst_ctrl_err_log_0_2_address  0x180138ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mst_ctrl_err_log_mst_ctrl_err_log_1_2_address  0x18013cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_bus_credit_ovf_err_log_address  0x180140ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_bus_credit_ovf_err_log_mbus_bus_credit_ovf_err_log_0_4_address  0x180140ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_bus_credit_ovf_err_log_mbus_bus_credit_ovf_err_log_1_4_address  0x180144ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_bus_credit_ovf_err_log_mbus_bus_credit_ovf_err_log_2_4_address  0x180148ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_bus_credit_ovf_err_log_mbus_bus_credit_ovf_err_log_3_4_address  0x18014cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_interval_address  0x180150ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_loop_latency_address  0x180154ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_address  0x180180ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_array_element_size  0x10ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_array_count  0x8ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_mbus_health_chk_req_0_4_address  0x180180ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_mbus_health_chk_req_1_4_address  0x180184ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_mbus_health_chk_req_2_4_address  0x180188ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_req_mbus_health_chk_req_3_4_address  0x18018cul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_address  0x180200ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_array_element_size  0x10ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_array_count  0x8ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_mbus_health_chk_cap_0_4_address  0x180200ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_mbus_health_chk_cap_1_4_address  0x180204ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_mbus_health_chk_cap_2_4_address  0x180208ul
#define DEF_tof3_reg_device_select_mbc_mbc_mbus_mbus_health_chk_cap_mbus_health_chk_cap_3_4_address  0x18020cul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_address  0x180400ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_ctrl_address  0x180400ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_base_addr_low_address  0x180404ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_base_addr_high_address  0x180408ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_limit_addr_low_address  0x18040cul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_limit_addr_high_address  0x180410ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_size_address  0x180414ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_head_ptr_address  0x180418ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_tail_ptr_address  0x18041cul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_ring_timeout_address  0x180420ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_data_timeout_address  0x180424ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_status_address  0x180428ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_empty_int_time_address  0x18042cul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_tx_dr_empty_int_count_address  0x180430ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_address  0x180440ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_ctrl_address  0x180440ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_base_addr_low_address  0x180444ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_base_addr_high_address  0x180448ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_limit_addr_low_address  0x18044cul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_limit_addr_high_address  0x180450ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_size_address  0x180454ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_head_ptr_address  0x180458ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_tail_ptr_address  0x18045cul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_ring_timeout_address  0x180460ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_data_timeout_address  0x180464ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_status_address  0x180468ul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_empty_int_time_address  0x18046cul
#define DEF_tof3_reg_device_select_mbc_mbc_mac_0_cpl_dr_empty_int_count_address  0x180470ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_address  0x180480ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_ctrl_address  0x180480ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_base_addr_low_address  0x180484ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_base_addr_high_address  0x180488ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_limit_addr_low_address  0x18048cul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_limit_addr_high_address  0x180490ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_size_address  0x180494ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_head_ptr_address  0x180498ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_tail_ptr_address  0x18049cul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_ring_timeout_address  0x1804a0ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_data_timeout_address  0x1804a4ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_status_address  0x1804a8ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_empty_int_time_address  0x1804acul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_tx_dr_empty_int_count_address  0x1804b0ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_address  0x1804c0ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_ctrl_address  0x1804c0ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_base_addr_low_address  0x1804c4ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_base_addr_high_address  0x1804c8ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_limit_addr_low_address  0x1804ccul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_limit_addr_high_address  0x1804d0ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_size_address  0x1804d4ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_head_ptr_address  0x1804d8ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_tail_ptr_address  0x1804dcul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_ring_timeout_address  0x1804e0ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_data_timeout_address  0x1804e4ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_status_address  0x1804e8ul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_empty_int_time_address  0x1804ecul
#define DEF_tof3_reg_device_select_mbc_mbc_wb_cpl_dr_empty_int_count_address  0x1804f0ul
#define DEF_tof3_reg_device_select_pbc_address  0x200000ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_address  0x200000ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_scratch_address  0x200000ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_ctrl_address  0x200010ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_flush_address  0x200014ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_link_down_address  0x200018ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_arb_ctrl0_address  0x200020ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_arb_ctrl1_address  0x200030ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_count  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_arb_ctrl1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pri_ctrl_address  0x200040ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_stat0_address  0x200050ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_stat1_address  0x200054ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_stat2_address  0x200058ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_stat3_address  0x20005cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_0_address  0x200060ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_1_address  0x200064ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_2_address  0x200068ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_3_address  0x20006cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_4_address  0x200070ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_5_address  0x200074ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_6_address  0x200078ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en0_7_address  0x20007cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_0_address  0x200080ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_1_address  0x200084ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_2_address  0x200088ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_3_address  0x20008cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_4_address  0x200090ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_5_address  0x200094ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_6_address  0x200098ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en1_7_address  0x20009cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_0_address  0x2000a0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_1_address  0x2000a4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_2_address  0x2000a8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_3_address  0x2000acul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_4_address  0x2000b0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_5_address  0x2000b4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_6_address  0x2000b8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en2_7_address  0x2000bcul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_0_address  0x2000c0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_1_address  0x2000c4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_2_address  0x2000c8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_3_address  0x2000ccul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_4_address  0x2000d0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_5_address  0x2000d4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_6_address  0x2000d8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_en3_7_address  0x2000dcul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_freeze_en0_address  0x2000e0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_freeze_en1_address  0x2000e4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_freeze_en2_address  0x2000e8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_freeze_en3_address  0x2000ecul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_intr_inj_address  0x2000f0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_address_address  0x200100ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_address_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_address_array_count  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_address_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_address_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_address  0x200110ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_count  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_tx_dr_rd_err_log_address  0x200120ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_tx_dr_rd_err_log_address  0x200124ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_stat_fm_dr_rd_err_log_address  0x200128ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_idle_fm_dr_rd_err_log_address  0x20012cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_lq_fm_dr_rd_err_log_address  0x200130ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_controller_mbe_log_address  0x200134ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_controller_sbe_log_address  0x200138ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_address  0x200180ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_0_24_address  0x200180ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_1_24_address  0x200184ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_2_24_address  0x200188ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_3_24_address  0x20018cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_4_24_address  0x200190ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_5_24_address  0x200194ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_6_24_address  0x200198ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_7_24_address  0x20019cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_8_24_address  0x2001a0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_9_24_address  0x2001a4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_10_24_address  0x2001a8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_11_24_address  0x2001acul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_12_24_address  0x2001b0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_13_24_address  0x2001b4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_14_24_address  0x2001b8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_15_24_address  0x2001bcul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_16_24_address  0x2001c0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_17_24_address  0x2001c4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_18_24_address  0x2001c8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_19_24_address  0x2001ccul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_20_24_address  0x2001d0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_21_24_address  0x2001d4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_22_24_address  0x2001d8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_creq_credit_host_creq_credit_23_24_address  0x2001dcul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_address  0x200200ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_element_size  0x60ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_count  0x2ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_0_24_address  0x200200ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_1_24_address  0x200204ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_2_24_address  0x200208ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_3_24_address  0x20020cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_4_24_address  0x200210ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_5_24_address  0x200214ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_6_24_address  0x200218ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_7_24_address  0x20021cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_8_24_address  0x200220ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_9_24_address  0x200224ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_10_24_address  0x200228ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_11_24_address  0x20022cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_12_24_address  0x200230ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_13_24_address  0x200234ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_14_24_address  0x200238ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_15_24_address  0x20023cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_16_24_address  0x200240ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_17_24_address  0x200244ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_18_24_address  0x200248ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_19_24_address  0x20024cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_20_24_address  0x200250ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_21_24_address  0x200254ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_22_24_address  0x200258ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_creq_credit_il_creq_credit_23_24_address  0x20025cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_address  0x200300ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_0_24_address  0x200300ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_1_24_address  0x200304ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_2_24_address  0x200308ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_3_24_address  0x20030cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_4_24_address  0x200310ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_5_24_address  0x200314ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_6_24_address  0x200318ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_7_24_address  0x20031cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_8_24_address  0x200320ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_9_24_address  0x200324ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_10_24_address  0x200328ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_11_24_address  0x20032cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_12_24_address  0x200330ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_13_24_address  0x200334ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_14_24_address  0x200338ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_15_24_address  0x20033cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_16_24_address  0x200340ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_17_24_address  0x200344ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_18_24_address  0x200348ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_19_24_address  0x20034cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_20_24_address  0x200350ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_21_24_address  0x200354ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_22_24_address  0x200358ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_wb_creq_credit_wb_creq_credit_23_24_address  0x20035cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_address  0x200380ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_0_24_address  0x200380ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_1_24_address  0x200384ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_2_24_address  0x200388ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_3_24_address  0x20038cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_4_24_address  0x200390ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_5_24_address  0x200394ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_6_24_address  0x200398ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_7_24_address  0x20039cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_8_24_address  0x2003a0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_9_24_address  0x2003a4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_10_24_address  0x2003a8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_11_24_address  0x2003acul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_12_24_address  0x2003b0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_13_24_address  0x2003b4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_14_24_address  0x2003b8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_15_24_address  0x2003bcul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_16_24_address  0x2003c0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_17_24_address  0x2003c4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_18_24_address  0x2003c8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_19_24_address  0x2003ccul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_20_24_address  0x2003d0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_21_24_address  0x2003d4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_22_24_address  0x2003d8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_rb_creq_credit_rb_creq_credit_23_24_address  0x2003dcul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_sreq_slot_credit_address  0x2003e0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_host_slave_credit_address  0x2003e4ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_il_qid_map_address  0x2003e8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_stn_fairness_address  0x2003ecul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_address  0x200400ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_0_7_address  0x200400ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_1_7_address  0x200404ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_2_7_address  0x200408ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_3_7_address  0x20040cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_4_7_address  0x200410ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_5_7_address  0x200414ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_dma_log_dma_log_6_7_address  0x200418ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_mst_ctrl_log_address  0x20041cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_mst_ctrl_timeout_address  0x200420ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_mst_ctrl_err_log_address  0x200428ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_mst_ctrl_err_log_mst_ctrl_err_log_0_2_address  0x200428ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_mst_ctrl_err_log_mst_ctrl_err_log_1_2_address  0x20042cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_address  0x200440ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_pbus_bus_credit_ovf_err_log_0_7_address  0x200440ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_pbus_bus_credit_ovf_err_log_1_7_address  0x200444ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_pbus_bus_credit_ovf_err_log_2_7_address  0x200448ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_pbus_bus_credit_ovf_err_log_3_7_address  0x20044cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_pbus_bus_credit_ovf_err_log_4_7_address  0x200450ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_pbus_bus_credit_ovf_err_log_5_7_address  0x200454ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_bus_credit_ovf_err_log_pbus_bus_credit_ovf_err_log_6_7_address  0x200458ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_interval_address  0x20045cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_loop_latency_address  0x200460ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_address  0x200500ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_array_element_size  0x1cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_array_count  0x8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_pbus_health_chk_req_0_7_address  0x200500ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_pbus_health_chk_req_1_7_address  0x200504ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_pbus_health_chk_req_2_7_address  0x200508ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_pbus_health_chk_req_3_7_address  0x20050cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_pbus_health_chk_req_4_7_address  0x200510ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_pbus_health_chk_req_5_7_address  0x200514ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_req_pbus_health_chk_req_6_7_address  0x200518ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_address  0x200600ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_array_element_size  0x1cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_array_count  0x8ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_pbus_health_chk_cap_0_7_address  0x200600ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_pbus_health_chk_cap_1_7_address  0x200604ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_pbus_health_chk_cap_2_7_address  0x200608ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_pbus_health_chk_cap_3_7_address  0x20060cul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_pbus_health_chk_cap_4_7_address  0x200610ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_pbus_health_chk_cap_5_7_address  0x200614ul
#define DEF_tof3_reg_device_select_pbc_pbc_pbus_pbus_health_chk_cap_pbus_health_chk_cap_6_7_address  0x200618ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_address  0x200700ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_array_element_size  0x34ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_array_count  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_ctrl_address  0x200700ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_base_addr_low_address  0x200704ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_base_addr_high_address  0x200708ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_limit_addr_low_address  0x20070cul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_limit_addr_high_address  0x200710ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_size_address  0x200714ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_head_ptr_address  0x200718ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_tail_ptr_address  0x20071cul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_ring_timeout_address  0x200720ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_data_timeout_address  0x200724ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_status_address  0x200728ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_empty_int_time_address  0x20072cul
#define DEF_tof3_reg_device_select_pbc_pbc_il_tx_dr_empty_int_count_address  0x200730ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_address  0x200800ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_array_element_size  0x34ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_array_count  0x4ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_ctrl_address  0x200800ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_base_addr_low_address  0x200804ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_base_addr_high_address  0x200808ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_limit_addr_low_address  0x20080cul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_limit_addr_high_address  0x200810ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_size_address  0x200814ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_head_ptr_address  0x200818ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_tail_ptr_address  0x20081cul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_ring_timeout_address  0x200820ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_data_timeout_address  0x200824ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_status_address  0x200828ul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_empty_int_time_address  0x20082cul
#define DEF_tof3_reg_device_select_pbc_pbc_il_cpl_dr_empty_int_count_address  0x200830ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_address  0x200900ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_ctrl_address  0x200900ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_base_addr_low_address  0x200904ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_base_addr_high_address  0x200908ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_limit_addr_low_address  0x20090cul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_limit_addr_high_address  0x200910ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_size_address  0x200914ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_head_ptr_address  0x200918ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_tail_ptr_address  0x20091cul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_ring_timeout_address  0x200920ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_data_timeout_address  0x200924ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_status_address  0x200928ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_empty_int_time_address  0x20092cul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_tx_dr_empty_int_count_address  0x200930ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_address  0x200940ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_ctrl_address  0x200940ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_base_addr_low_address  0x200944ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_base_addr_high_address  0x200948ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_limit_addr_low_address  0x20094cul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_limit_addr_high_address  0x200950ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_size_address  0x200954ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_head_ptr_address  0x200958ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_tail_ptr_address  0x20095cul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_ring_timeout_address  0x200960ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_data_timeout_address  0x200964ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_status_address  0x200968ul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_empty_int_time_address  0x20096cul
#define DEF_tof3_reg_device_select_pbc_pbc_wb_cpl_dr_empty_int_count_address  0x200970ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_address  0x200980ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_ctrl_address  0x200980ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_base_addr_low_address  0x200984ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_base_addr_high_address  0x200988ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_limit_addr_low_address  0x20098cul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_limit_addr_high_address  0x200990ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_size_address  0x200994ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_head_ptr_address  0x200998ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_tail_ptr_address  0x20099cul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_ring_timeout_address  0x2009a0ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_data_timeout_address  0x2009a4ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_status_address  0x2009a8ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_empty_int_time_address  0x2009acul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_tx_dr_empty_int_count_address  0x2009b0ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_address  0x2009c0ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_ctrl_address  0x2009c0ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_base_addr_low_address  0x2009c4ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_base_addr_high_address  0x2009c8ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_limit_addr_low_address  0x2009ccul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_limit_addr_high_address  0x2009d0ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_size_address  0x2009d4ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_head_ptr_address  0x2009d8ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_tail_ptr_address  0x2009dcul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_ring_timeout_address  0x2009e0ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_data_timeout_address  0x2009e4ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_status_address  0x2009e8ul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_empty_int_time_address  0x2009ecul
#define DEF_tof3_reg_device_select_pbc_pbc_rb_cpl_dr_empty_int_count_address  0x2009f0ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_address  0x200a00ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_ctrl_address  0x200a00ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_base_addr_low_address  0x200a04ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_base_addr_high_address  0x200a08ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_limit_addr_low_address  0x200a0cul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_limit_addr_high_address  0x200a10ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_size_address  0x200a14ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_head_ptr_address  0x200a18ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_tail_ptr_address  0x200a1cul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_ring_timeout_address  0x200a20ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_data_timeout_address  0x200a24ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_status_address  0x200a28ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_empty_int_time_address  0x200a2cul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_fm_dr_empty_int_count_address  0x200a30ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_address  0x200a40ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_ctrl_address  0x200a40ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_base_addr_low_address  0x200a44ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_base_addr_high_address  0x200a48ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_limit_addr_low_address  0x200a4cul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_limit_addr_high_address  0x200a50ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_size_address  0x200a54ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_head_ptr_address  0x200a58ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_tail_ptr_address  0x200a5cul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_ring_timeout_address  0x200a60ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_data_timeout_address  0x200a64ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_status_address  0x200a68ul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_empty_int_time_address  0x200a6cul
#define DEF_tof3_reg_device_select_pbc_pbc_stat_rx_dr_empty_int_count_address  0x200a70ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_address  0x200a80ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_ctrl_address  0x200a80ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_base_addr_low_address  0x200a84ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_base_addr_high_address  0x200a88ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_limit_addr_low_address  0x200a8cul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_limit_addr_high_address  0x200a90ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_size_address  0x200a94ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_head_ptr_address  0x200a98ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_tail_ptr_address  0x200a9cul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_ring_timeout_address  0x200aa0ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_data_timeout_address  0x200aa4ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_status_address  0x200aa8ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_empty_int_time_address  0x200aacul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_fm_dr_empty_int_count_address  0x200ab0ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_address  0x200ac0ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_ctrl_address  0x200ac0ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_base_addr_low_address  0x200ac4ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_base_addr_high_address  0x200ac8ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_limit_addr_low_address  0x200accul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_limit_addr_high_address  0x200ad0ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_size_address  0x200ad4ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_head_ptr_address  0x200ad8ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_tail_ptr_address  0x200adcul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_ring_timeout_address  0x200ae0ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_data_timeout_address  0x200ae4ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_status_address  0x200ae8ul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_empty_int_time_address  0x200aecul
#define DEF_tof3_reg_device_select_pbc_pbc_idle_rx_dr_empty_int_count_address  0x200af0ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_address  0x200b00ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_ctrl_address  0x200b00ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_base_addr_low_address  0x200b04ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_base_addr_high_address  0x200b08ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_limit_addr_low_address  0x200b0cul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_limit_addr_high_address  0x200b10ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_size_address  0x200b14ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_head_ptr_address  0x200b18ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_tail_ptr_address  0x200b1cul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_ring_timeout_address  0x200b20ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_data_timeout_address  0x200b24ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_status_address  0x200b28ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_empty_int_time_address  0x200b2cul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_fm_dr_empty_int_count_address  0x200b30ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_address  0x200b40ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_ctrl_address  0x200b40ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_base_addr_low_address  0x200b44ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_base_addr_high_address  0x200b48ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_limit_addr_low_address  0x200b4cul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_limit_addr_high_address  0x200b50ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_size_address  0x200b54ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_head_ptr_address  0x200b58ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_tail_ptr_address  0x200b5cul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_ring_timeout_address  0x200b60ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_data_timeout_address  0x200b64ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_status_address  0x200b68ul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_empty_int_time_address  0x200b6cul
#define DEF_tof3_reg_device_select_pbc_pbc_lq_rx_dr_empty_int_count_address  0x200b70ul
#define DEF_tof3_reg_device_select_cbc_address  0x280000ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_address  0x280000ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_scratch_address  0x280000ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_ctrl_address  0x280010ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_flush_address  0x280014ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_link_down_address  0x280018ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_arb_ctrl_address  0x28001cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_pri_ctrl_address  0x280020ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_stat0_address  0x280024ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_stat1_address  0x280028ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en0_0_address  0x28002cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en0_1_address  0x280030ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en0_2_address  0x280034ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en0_3_address  0x280038ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en1_0_address  0x28003cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en1_1_address  0x280040ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en1_2_address  0x280044ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_en1_3_address  0x280048ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_freeze_en0_address  0x28004cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_freeze_en1_address  0x280050ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_intr_inj_address  0x280054ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_address  0x280058ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_count  0x2ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_address  0x280060ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_count  0x2ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_controller_mbe_log_address  0x280068ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_controller_sbe_log_address  0x28006cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_host_creq_credit_address  0x280070ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_host_creq_credit_host_creq_credit_0_3_address  0x280070ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_host_creq_credit_host_creq_credit_1_3_address  0x280074ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_host_creq_credit_host_creq_credit_2_3_address  0x280078ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_creq_credit_address  0x280080ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_creq_credit_wl_creq_credit_0_3_address  0x280080ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_creq_credit_wl_creq_credit_1_3_address  0x280084ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_wl_creq_credit_wl_creq_credit_2_3_address  0x280088ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_creq_credit_address  0x280090ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_creq_credit_rb_creq_credit_0_3_address  0x280090ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_creq_credit_rb_creq_credit_1_3_address  0x280094ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_rb_creq_credit_rb_creq_credit_2_3_address  0x280098ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_host_slave_credit_address  0x28009cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_dma_log_address  0x2800a0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_dma_log_dma_log_0_3_address  0x2800a0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_dma_log_dma_log_1_3_address  0x2800a4ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_dma_log_dma_log_2_3_address  0x2800a8ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_mst_ctrl_log_address  0x2800acul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_mst_ctrl_timeout_address  0x2800b0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_mst_ctrl_err_log_address  0x2800b8ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_mst_ctrl_err_log_mst_ctrl_err_log_0_2_address  0x2800b8ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_mst_ctrl_err_log_mst_ctrl_err_log_1_2_address  0x2800bcul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_bus_credit_ovf_err_log_address  0x2800c0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_bus_credit_ovf_err_log_cbus_bus_credit_ovf_err_log_0_6_address  0x2800c0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_bus_credit_ovf_err_log_cbus_bus_credit_ovf_err_log_1_6_address  0x2800c4ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_bus_credit_ovf_err_log_cbus_bus_credit_ovf_err_log_2_6_address  0x2800c8ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_bus_credit_ovf_err_log_cbus_bus_credit_ovf_err_log_3_6_address  0x2800ccul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_bus_credit_ovf_err_log_cbus_bus_credit_ovf_err_log_4_6_address  0x2800d0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_bus_credit_ovf_err_log_cbus_bus_credit_ovf_err_log_5_6_address  0x2800d4ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_interval_address  0x2800d8ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_loop_latency_address  0x2800dcul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_address  0x280100ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_array_element_size  0x18ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_array_count  0x8ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_cbus_health_chk_req_0_6_address  0x280100ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_cbus_health_chk_req_1_6_address  0x280104ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_cbus_health_chk_req_2_6_address  0x280108ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_cbus_health_chk_req_3_6_address  0x28010cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_cbus_health_chk_req_4_6_address  0x280110ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_req_cbus_health_chk_req_5_6_address  0x280114ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_address  0x280200ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_array_element_size  0x18ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_array_count  0x8ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_cbus_health_chk_cap_0_6_address  0x280200ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_cbus_health_chk_cap_1_6_address  0x280204ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_cbus_health_chk_cap_2_6_address  0x280208ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_cbus_health_chk_cap_3_6_address  0x28020cul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_cbus_health_chk_cap_4_6_address  0x280210ul
#define DEF_tof3_reg_device_select_cbc_cbc_cbus_cbus_health_chk_cap_cbus_health_chk_cap_5_6_address  0x280214ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_address  0x280400ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_ctrl_address  0x280400ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_base_addr_low_address  0x280404ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_base_addr_high_address  0x280408ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_limit_addr_low_address  0x28040cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_limit_addr_high_address  0x280410ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_size_address  0x280414ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_head_ptr_address  0x280418ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_tail_ptr_address  0x28041cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_ring_timeout_address  0x280420ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_data_timeout_address  0x280424ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_status_address  0x280428ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_empty_int_time_address  0x28042cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_tx_dr_empty_int_count_address  0x280430ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_address  0x280440ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_ctrl_address  0x280440ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_base_addr_low_address  0x280444ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_base_addr_high_address  0x280448ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_limit_addr_low_address  0x28044cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_limit_addr_high_address  0x280450ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_size_address  0x280454ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_head_ptr_address  0x280458ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_tail_ptr_address  0x28045cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_ring_timeout_address  0x280460ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_data_timeout_address  0x280464ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_status_address  0x280468ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_empty_int_time_address  0x28046cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl0_cpl_dr_empty_int_count_address  0x280470ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_address  0x280480ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_ctrl_address  0x280480ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_base_addr_low_address  0x280484ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_base_addr_high_address  0x280488ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_limit_addr_low_address  0x28048cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_limit_addr_high_address  0x280490ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_size_address  0x280494ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_head_ptr_address  0x280498ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_tail_ptr_address  0x28049cul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_ring_timeout_address  0x2804a0ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_data_timeout_address  0x2804a4ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_status_address  0x2804a8ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_empty_int_time_address  0x2804acul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_tx_dr_empty_int_count_address  0x2804b0ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_address  0x2804c0ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_ctrl_address  0x2804c0ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_base_addr_low_address  0x2804c4ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_base_addr_high_address  0x2804c8ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_limit_addr_low_address  0x2804ccul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_limit_addr_high_address  0x2804d0ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_size_address  0x2804d4ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_head_ptr_address  0x2804d8ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_tail_ptr_address  0x2804dcul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_ring_timeout_address  0x2804e0ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_data_timeout_address  0x2804e4ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_status_address  0x2804e8ul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_empty_int_time_address  0x2804ecul
#define DEF_tof3_reg_device_select_cbc_cbc_wl1_cpl_dr_empty_int_count_address  0x2804f0ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_address  0x280500ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_ctrl_address  0x280500ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_base_addr_low_address  0x280504ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_base_addr_high_address  0x280508ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_limit_addr_low_address  0x28050cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_limit_addr_high_address  0x280510ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_size_address  0x280514ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_head_ptr_address  0x280518ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_tail_ptr_address  0x28051cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_ring_timeout_address  0x280520ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_data_timeout_address  0x280524ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_status_address  0x280528ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_empty_int_time_address  0x28052cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_tx_dr_empty_int_count_address  0x280530ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_address  0x280540ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_ctrl_address  0x280540ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_base_addr_low_address  0x280544ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_base_addr_high_address  0x280548ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_limit_addr_low_address  0x28054cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_limit_addr_high_address  0x280550ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_size_address  0x280554ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_head_ptr_address  0x280558ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_tail_ptr_address  0x28055cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_ring_timeout_address  0x280560ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_data_timeout_address  0x280564ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_status_address  0x280568ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_empty_int_time_address  0x28056cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb0_cpl_dr_empty_int_count_address  0x280570ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_address  0x280580ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_ctrl_address  0x280580ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_base_addr_low_address  0x280584ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_base_addr_high_address  0x280588ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_limit_addr_low_address  0x28058cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_limit_addr_high_address  0x280590ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_size_address  0x280594ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_head_ptr_address  0x280598ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_tail_ptr_address  0x28059cul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_ring_timeout_address  0x2805a0ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_data_timeout_address  0x2805a4ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_status_address  0x2805a8ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_empty_int_time_address  0x2805acul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_tx_dr_empty_int_count_address  0x2805b0ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_address  0x2805c0ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_ctrl_address  0x2805c0ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_base_addr_low_address  0x2805c4ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_base_addr_high_address  0x2805c8ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_limit_addr_low_address  0x2805ccul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_limit_addr_high_address  0x2805d0ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_size_address  0x2805d4ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_head_ptr_address  0x2805d8ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_tail_ptr_address  0x2805dcul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_ring_timeout_address  0x2805e0ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_data_timeout_address  0x2805e4ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_status_address  0x2805e8ul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_empty_int_time_address  0x2805ecul
#define DEF_tof3_reg_device_select_cbc_cbc_rb1_cpl_dr_empty_int_count_address  0x2805f0ul
#define DEF_tof3_reg_device_select_tbc_address  0x300000ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_address  0x300000ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_scratch_address  0x300000ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_ctrl_address  0x300010ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_flush_address  0x300014ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_link_down_address  0x300018ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_ts_address  0x30001cul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_stat0_address  0x300020ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_stat1_address  0x300024ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_stat2_address  0x300028ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_en0_0_address  0x30002cul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_en0_1_address  0x300030ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_en1_0_address  0x300034ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_en1_1_address  0x300038ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_en2_0_address  0x30003cul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_en2_1_address  0x300040ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_freeze_en0_address  0x300044ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_freeze_en1_address  0x300048ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_freeze_en2_address  0x30004cul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_intr_inj_address  0x300050ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_address  0x300060ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_count  0x4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_tx_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_address  0x300080ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_count  0x8ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_fm_dr_rd_err_log_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_controller_mbe_log_address  0x3000a0ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_controller_sbe_log_address  0x3000a4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_host_slave_credit_address  0x3000a8ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_dma_log_address  0x3000acul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_mst_ctrl_log_address  0x3000b0ul
#define DEF_tof3_reg_device_select_tbc_tbc_tbus_credit_ctrl_address  0x3000b4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_address  0x300100ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_array_element_size  0x34ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_array_count  0x4ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_ctrl_address  0x300100ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_base_addr_low_address  0x300104ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_base_addr_high_address  0x300108ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_limit_addr_low_address  0x30010cul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_limit_addr_high_address  0x300110ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_size_address  0x300114ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_head_ptr_address  0x300118ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_tail_ptr_address  0x30011cul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_ring_timeout_address  0x300120ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_data_timeout_address  0x300124ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_status_address  0x300128ul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_empty_int_time_address  0x30012cul
#define DEF_tof3_reg_device_select_tbc_tbc_tx_dr_empty_int_count_address  0x300130ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_address  0x300200ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_array_element_size  0x34ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_array_count  0x4ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_ctrl_address  0x300200ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_base_addr_low_address  0x300204ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_base_addr_high_address  0x300208ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_limit_addr_low_address  0x30020cul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_limit_addr_high_address  0x300210ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_size_address  0x300214ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_head_ptr_address  0x300218ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_tail_ptr_address  0x30021cul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_ring_timeout_address  0x300220ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_data_timeout_address  0x300224ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_status_address  0x300228ul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_empty_int_time_address  0x30022cul
#define DEF_tof3_reg_device_select_tbc_tbc_cpl_dr_empty_int_count_address  0x300230ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_address  0x300400ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_array_element_size  0x34ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_array_count  0x8ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_ctrl_address  0x300400ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_base_addr_low_address  0x300404ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_base_addr_high_address  0x300408ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_limit_addr_low_address  0x30040cul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_limit_addr_high_address  0x300410ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_size_address  0x300414ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_head_ptr_address  0x300418ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_tail_ptr_address  0x30041cul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_ring_timeout_address  0x300420ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_data_timeout_address  0x300424ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_status_address  0x300428ul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_empty_int_time_address  0x30042cul
#define DEF_tof3_reg_device_select_tbc_tbc_fm_dr_empty_int_count_address  0x300430ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_address  0x300600ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_array_element_size  0x34ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_array_count  0x8ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_ctrl_address  0x300600ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_base_addr_low_address  0x300604ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_base_addr_high_address  0x300608ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_limit_addr_low_address  0x30060cul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_limit_addr_high_address  0x300610ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_size_address  0x300614ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_head_ptr_address  0x300618ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_tail_ptr_address  0x30061cul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_ring_timeout_address  0x300620ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_data_timeout_address  0x300624ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_status_address  0x300628ul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_empty_int_time_address  0x30062cul
#define DEF_tof3_reg_device_select_tbc_tbc_rx_dr_empty_int_count_address  0x300630ul
#define DEF_tof3_reg_device_select_pciephy_address  0x380000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_address  0x380000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_array_count  0x4ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_register_per_lane_address  0x380000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_device_select_pciephy_pciephy_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_address  0x390000ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_array_count  0x4ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_register_per_lane_address  0x390000ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_device_select_pciephy_pciepcs_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_cmn_address  0x3a0000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_cmn_register_common_address  0x3a0000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_device_select_pciephy_pciephy_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_mem_address  0x3b0000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_mem_register_mem_address  0x3b0000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_mem_register_mem_array_count  0x2000ul
#define DEF_tof3_reg_device_select_pciephy_pciephy_mem_register_mem_array_index_max  0x1ffful
#define DEF_tof3_reg_device_select_pciephy_pciephy_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_address  0x800000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_address  0x800000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_address  0x800000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_address  0x800000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_scratch_address  0x800000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_ctrl_address  0x800004ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_address  0x800040ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_mac_spd_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_bypass_config_address  0x800064ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_in_err_address  0x800068ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_fuse_pipe_address  0x80006cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_no_dst_address  0x800070ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_address  0x800080ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_red_drop_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_address  0x800090ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_yel_drop_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_address  0x8000a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ap_green_drop_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_drop_sop_by_sop_address  0x8000b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_caa_full_address  0x8000b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_ctrl_pkt_address  0x8000b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_ctrl_pkt_ctr_ctrl_pkt_0_2_address  0x8000b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_ctrl_pkt_ctr_ctrl_pkt_1_2_address  0x8000bcul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_vld_sop_address  0x8000c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_vld_sop_ctr_vld_sop_0_2_address  0x8000c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_vld_sop_ctr_vld_sop_1_2_address  0x8000c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_buf_full_address  0x8000c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_buf_full_wac_drop_buf_full_0_2_address  0x8000c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_buf_full_wac_drop_buf_full_1_2_address  0x8000ccul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_psc_full_address  0x8000d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_psc_full_wac_drop_psc_full_0_2_address  0x8000d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_drop_psc_full_wac_drop_psc_full_1_2_address  0x8000d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_drop_address  0x8000d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_drop_wac_inerror_drop_0_2_address  0x8000d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_drop_wac_inerror_drop_1_2_address  0x8000dcul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_skip_drop_address  0x8000e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_skip_drop_wac_inerror_skip_drop_0_2_address  0x8000e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_inerror_skip_drop_wac_inerror_skip_drop_1_2_address  0x8000e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_address  0x800100ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_count  0x25ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_index_max  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_iport_sop_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_debug_register_address  0x800194ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_address  0x800200ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_count  0x20ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_index_max  0x1ful
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_offset_profile_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_address  0x800300ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_count  0x25ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_index_max  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_port_config_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_address  0x800400ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_rm_pfc_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_ct_dis_address  0x800490ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_ct_dis_wac_port_ct_dis_0_2_address  0x800490ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_ct_dis_wac_port_ct_dis_1_2_address  0x800494ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_ecc_address  0x800498ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_address  0x8004a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_stat_address  0x8004a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_en0_address  0x8004a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_en1_address  0x8004a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_inj_address  0x8004acul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_intr_freeze_enable_address  0x8004b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ppg_mapping_table_sbe_err_log_address  0x8004b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ppg_mapping_table_mbe_err_log_address  0x8004b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_drop_cnt_table_sbe_err_log_address  0x8004bcul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_drop_cnt_table_mbe_err_log_address  0x8004c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_qid_map_sbe_err_log_address  0x8004c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_qid_map_mbe_err_log_address  0x8004c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_pv_table_sbe_err_log_address  0x8004ccul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_pv_table_mbe_err_log_address  0x8004d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_address  0x8004e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pre_fifo_mapping_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_debug_bus_ctrl_address  0x800500ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_pipe_pfc_config_address  0x800504ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_pkt_on_st_address  0x800508ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_pkt_on_st_wac_port_pkt_on_st_0_2_address  0x800508ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_wac_port_pkt_on_st_wac_port_pkt_on_st_1_2_address  0x80050cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_pipe_wac_reg_ctr_idprsr_sop_protocol_err_address  0x800510ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_address  0x820000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_address  0x820000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_address  0x820000ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_dft_csr_address  0x820010ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_glb_config_address  0x820014ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_glb_config_1_address  0x820018ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_mem_init_done_address  0x82001cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_address  0x820020ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_offset_cell_address  0x820030ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_address  0x820040ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_red_offset_cell_address  0x820050ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_address  0x820060ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_yel_offset_cell_address  0x820070ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_limit_cell_address  0x820074ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_glb_min_limit_cell_address  0x820078ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_caa_block_hdr_cell_address  0x82007cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_caa_rsvd_blocks_address  0x820080ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_glb_cell_limit_address  0x820084ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_copy_to_cpu_pv_address  0x820088ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_c2c_mc_debug_config_address  0x82008cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_address  0x820090ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_address  0x8200a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_tot_cnt_cell_address  0x8200b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_hdr_cnt_cell_address  0x8200b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_wm_hdr_cnt_cell_address  0x8200b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_hdr_limit_cell_address  0x8200bcul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_hdr_offset_cell_address  0x8200c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt_cell_address  0x8200c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_address  0x8200e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_0_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_address  0x820100ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_1_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_address  0x820120ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_2_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_address  0x820140ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_3_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt48_address  0x820160ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt48_wac_dod_cnt48_0_2_address  0x820160ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_cnt48_wac_dod_cnt48_1_2_address  0x820164ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_drop_cnt48_address  0x820168ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_drop_cnt48_wac_dod_drop_cnt48_0_2_address  0x820168ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_dod_drop_cnt48_wac_dod_drop_cnt48_1_2_address  0x82016cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_address  0x820180ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_count  0x10ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_index_max  0xful
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_wac_sop_cred_rtn_cnt_0_2_address  0x820180ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_sop_cred_rtn_cnt_wac_sop_cred_rtn_cnt_1_2_address  0x820184ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_pfc_pool_step_timer_address  0x820200ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_afc_to_fused_pipe_cnt_address  0x820220ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_afc_to_fused_pipe_cnt_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_afc_to_fused_pipe_cnt_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_afc_to_fused_pipe_cnt_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_afc_to_fused_pipe_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_fuse_pipe_dis_status_address  0x820240ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_intr_stat_address  0x820244ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_wac_common_ecc_address  0x820248ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_intr_common_address  0x820260ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_intr_common_stat_address  0x820260ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_intr_common_en0_address  0x820264ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_intr_common_en1_address  0x820268ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_intr_common_inj_address  0x82026cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_intr_common_freeze_enable_address  0x820270ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_pfc_vis_mem_sbe_err_log_address  0x820274ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_pfc_vis_mem_mbe_err_log_address  0x820278ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_sch_fcr_mem_sbe_err_log_address  0x82027cul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_sch_fcr_mem_mbe_err_log_address  0x820280ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_rtm_afc_mem_sbe_err_log_address  0x820284ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_rtm_afc_mem_mbe_err_log_address  0x820288ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_address  0x820290ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_address  0x820290ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_wac_top_wac_common_wac_common_block_drop_st_drop_state_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_address  0x880000ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_scratch_address  0x880000ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_dft_csr_address  0x880010ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_cdm_org_address  0x880014ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ctrl_address  0x880018ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_full_threshold_address  0x88001cul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_hyst_threshold_address  0x880020ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_almost_full_threshold_address  0x880024ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_valid_address  0x880200ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_0_6_address  0x880200ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_1_6_address  0x880204ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_2_6_address  0x880208ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_3_6_address  0x88020cul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_4_6_address  0x880210ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_valid_block_valid_5_6_address  0x880214ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_reset_address  0x880220ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_0_6_address  0x880220ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_1_6_address  0x880224ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_2_6_address  0x880228ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_3_6_address  0x88022cul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_4_6_address  0x880230ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_reset_block_reset_5_6_address  0x880234ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_enable_address  0x880240ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_0_6_address  0x880240ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_1_6_address  0x880244ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_2_6_address  0x880248ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_3_6_address  0x88024cul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_4_6_address  0x880250ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_enable_block_enable_5_6_address  0x880254ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_ready_address  0x880260ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_0_6_address  0x880260ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_1_6_address  0x880264ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_2_6_address  0x880268ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_3_6_address  0x88026cul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_4_6_address  0x880270ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_ready_block_ready_5_6_address  0x880274ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_blocks_freecnt_address  0x880278ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_address  0x881000ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_array_element_size  0x18ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_array_count  0x40ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_array_index_max  0x3ful
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_enable_address  0x881000ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_blks_usecnt_address  0x881004ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_blks_max_usecnt_address  0x881008ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_pkt_dropcnt_address  0x881010ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_pkt_dropcnt_pkt_dropcnt_0_2_address  0x881010ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_epipe_pkt_dropcnt_pkt_dropcnt_1_2_address  0x881014ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_address  0x882000ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_array_element_size  0xcul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_array_count  0xc0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_array_index_max  0xbful
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_state_address  0x882000ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_addr_usecnt_address  0x882004ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_block_addr_max_usecnt_address  0x882008ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_address  0x883000ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_count  0x180ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_index_max  0x17ful
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_caa_bank_ctr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_lmem_indir_access_addr_address  0x883600ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_lmem_indir_access_data_address  0x883604ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_address  0x883680ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_0_24_address  0x883680ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_1_24_address  0x883684ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_2_24_address  0x883688ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_3_24_address  0x88368cul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_4_24_address  0x883690ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_5_24_address  0x883694ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_6_24_address  0x883698ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_7_24_address  0x88369cul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_8_24_address  0x8836a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_9_24_address  0x8836a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_10_24_address  0x8836a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_11_24_address  0x8836acul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_12_24_address  0x8836b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_13_24_address  0x8836b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_14_24_address  0x8836b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_15_24_address  0x8836bcul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_16_24_address  0x8836c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_17_24_address  0x8836c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_18_24_address  0x8836c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_19_24_address  0x8836ccul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_20_24_address  0x8836d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_21_24_address  0x8836d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_22_24_address  0x8836d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_ecc_ecc_23_24_address  0x8836dcul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_intr_address  0x8836e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_intr_stat_address  0x8836e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_intr_en0_address  0x8836e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_intr_en1_address  0x8836e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_intr_inj_address  0x8836ecul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_intr_freeze_enable_address  0x8836f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_linkmem_sbe_err_log_address  0x8836f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_linkmem_mbe_err_log_address  0x8836f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_overflow_err_log_address  0x8836fcul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_underflow_err_log_address  0x883700ul
#define DEF_tof3_reg_device_select_tm_top_tm_caa_top_debug_bus_ctrl_address  0x883704ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_address  0x900000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_address  0x900000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_address  0x900000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_scratch_address  0x900000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_dft_csr_address  0x900004ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_config_address  0x900008ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_dod_limit_cell_address  0x90000cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mem_init_done_address  0x900010ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mem_init_en_address  0x900014ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_dod_cnt_cell_address  0x900018ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_address  0x900020ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_resume_offset_cell_address  0x900040ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_discard_queue_throttleer_address  0x900044ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_uc_disc_disable_address  0x900048ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_intr_stat_address  0x90004cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_address  0x900050ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_gre_resume_offset_cell_address  0x900060ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_address  0x900070ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_red_resume_offset_cell_address  0x900080ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_address  0x900090ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_limit_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_yel_resume_offset_cell_address  0x9000a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_address  0x9000c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_address  0x9000e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_ep_cnt_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_address  0x900100ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_ep_cnt_ph_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_address  0x900120ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_ph_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_address  0x900130ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_ph_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_address  0x900140ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_glb_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_address  0x900150ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wm_glb_ap_cnt_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_address  0x900160ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe0_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_address  0x900170ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe0_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_address  0x900180ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_address  0x900190ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_address  0x9001a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe2_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_address  0x9001b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe2_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_address  0x9001c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe3_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_address  0x9001d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe3_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe4_address  0x9001e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe4_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe4_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe4_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe4_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe4_address  0x9001f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe4_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe4_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe4_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe4_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe5_address  0x900200ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe5_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe5_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe5_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe5_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe5_address  0x900210ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe5_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe5_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe5_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe5_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe6_address  0x900220ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe6_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe6_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe6_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe6_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe6_address  0x900230ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe6_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe6_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe6_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe6_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe7_address  0x900240ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe7_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe7_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe7_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_pkt_pipe7_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe7_address  0x900250ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe7_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe7_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe7_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_cnt_cell_pipe7_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_offset_cell_address  0x900260ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_address  0x900270ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe0_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_address  0x900280ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_address  0x900290ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe2_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_address  0x9002a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe3_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe4_address  0x9002b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe4_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe4_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe4_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe4_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe5_address  0x9002c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe5_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe5_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe5_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe5_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe6_address  0x9002d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe6_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe6_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe6_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe6_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe7_address  0x9002e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe7_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe7_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe7_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_shr_cell_pipe7_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_address  0x9002f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe0_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_address  0x900300ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_address  0x900310ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe2_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_address  0x900320ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe3_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe4_address  0x900330ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe4_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe4_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe4_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe4_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe5_address  0x900340ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe5_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe5_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe5_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe5_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe6_address  0x900350ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe6_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe6_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe6_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe6_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe7_address  0x900360ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe7_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe7_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe7_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_min_cell_pipe7_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_address  0x900370ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe0_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_address  0x900380ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_address  0x900390ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe2_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_address  0x9003a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe3_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe4_address  0x9003b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe4_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe4_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe4_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe4_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe5_address  0x9003c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe5_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe5_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe5_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe5_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe6_address  0x9003d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe6_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe6_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe6_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe6_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe7_address  0x9003e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe7_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe7_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe7_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_limit_pkt_pipe7_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_dod_limit_offset_pkt_address  0x9003f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pre_fifo_dod_limit_offset_cell_address  0x9003f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mcct_total_pkt_limit_address  0x9003f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mcct_repli_fifo_pkt_limit_address  0x9003fcul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mcct_dis_pkt_hys_address  0x900400ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_mcct_cnt_pkt_address  0x900404ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_queue_parser_fifo_cred_address  0x900408ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_wTM_qstat_fifo_cred_address  0x90040cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_sTM_qstat_fifo_cred_address  0x900410ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_sqac2sqac_qstat_delay_cfg_address  0x900414ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_chip_cfg_address  0x900418ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_pipe_disable_address  0x90041cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_qac_common_ecc_address  0x900420ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_intr_address  0x900440ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_intr_stat_address  0x900440ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_intr_en0_address  0x900444ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_intr_en1_address  0x900448ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_intr_inj_address  0x90044cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_intr_freeze_enable_address  0x900450ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_tm_sqac2sqac_qstat_fifo_mem_sbe_err_log_address  0x900454ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_tm_sqac2sqac_qstat_fifo_mem_mbe_err_log_address  0x900458ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_tm_wqac2sqac_qstat_fifo_mem_sbe_err_log_address  0x90045cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_tm_wqac2sqac_qstat_fifo_mem_mbe_err_log_address  0x900460ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_tm_sqac2sqac_qstat_delay_mem_sbe_err_log_address  0x900464ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_tm_sqac2sqac_qstat_delay_mem_mbe_err_log_address  0x900468ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_address  0x900480ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_address  0x900480ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_count  0xcul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_index_max  0xbul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_common_qac_common_block_drop_st_qac_glb_ap_drop_state_cell_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_address  0x940000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_address  0x940000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_scratch_address  0x940000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_dft_csr_address  0x940004ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_address  0x940020ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_element_size  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_qac_ctr48_drop_pre_fifo_0_2_address  0x940020ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_drop_pre_fifo_qac_ctr48_drop_pre_fifo_1_2_address  0x940024ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_drop_no_dst_address  0x940040ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_pre_mc_drop_address  0x940044ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_enq_err_pkt_address  0x940048ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_pre_mc_enq_psc_address  0x94004cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_address  0x940060ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_clc_intf_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_pre_mc_intf_vld_address  0x940080ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_qac_psc_intf_address  0x9400c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_qac_psc_intf_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_qac_psc_intf_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_qac_psc_intf_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_qac_psc_intf_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_qac_psc_ct_pkt_address  0x9400e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_qac_psc_ct_pkt_qac_ctr48_qac_psc_ct_pkt_0_2_address  0x9400e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr48_qac_psc_ct_pkt_qac_ctr48_qac_psc_ct_pkt_1_2_address  0x9400ecul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_qac_uc_pkt_oob_address  0x9400f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_psc_full_address  0x9400f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_address  0x940100ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_count  0x20ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_index_max  0x1ful
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_offset_profile_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_pipe_config_address  0x940180ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_discard_queue_cnt_cell_address  0x940184ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_discard_queue_wm_cnt_cell_address  0x940188ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_address  0x940190ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_qac_port_rx_disable_0_3_address  0x940190ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_qac_port_rx_disable_1_3_address  0x940194ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_port_rx_disable_qac_port_rx_disable_2_3_address  0x940198ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_debug_register_address  0x9401a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_debug_register_qac_debug_register_0_2_address  0x9401a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_debug_register_qac_debug_register_1_2_address  0x9401a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ecc_address  0x9401a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ecc_qac_ecc_0_2_address  0x9401a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ecc_qac_ecc_1_2_address  0x9401acul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_address  0x9401c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_stat_address  0x9401c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_en0_address  0x9401c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_en1_address  0x9401c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_inj_address  0x9401ccul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_intr_freeze_enable_address  0x9401d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_table_sbe_err_log_address  0x9401d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_table_mbe_err_log_address  0x9401d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_cnt_table_sbe_err_log_address  0x9401dcul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_cnt_table_mbe_err_log_address  0x9401e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qid_mapping_table_sbe_err_log_address  0x9401e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qid_mapping_table_mbe_err_log_address  0x9401e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac2prc_fifo_sbe_err_log_address  0x9401ecul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac2prc_fifo_mbe_err_log_address  0x9401f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_prc2psc_fifo_sbe_err_log_address  0x9401f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_prc2psc_fifo_mbe_err_log_address  0x9401f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_0_drop_fifo_sbe_err_log_address  0x9401fcul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_0_drop_fifo_mbe_err_log_address  0x940200ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_1_drop_fifo_sbe_err_log_address  0x940204ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_1_drop_fifo_mbe_err_log_address  0x940208ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_2_drop_fifo_sbe_err_log_address  0x94020cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_2_drop_fifo_mbe_err_log_address  0x940210ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_3_drop_fifo_sbe_err_log_address  0x940214ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_3_drop_fifo_mbe_err_log_address  0x940218ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_4_drop_fifo_sbe_err_log_address  0x94021cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_4_drop_fifo_mbe_err_log_address  0x940220ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_5_drop_fifo_sbe_err_log_address  0x940224ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_5_drop_fifo_mbe_err_log_address  0x940228ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_6_drop_fifo_sbe_err_log_address  0x94022cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_6_drop_fifo_mbe_err_log_address  0x940230ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_7_drop_fifo_sbe_err_log_address  0x940234ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_wac_qac_7_drop_fifo_mbe_err_log_address  0x940238ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qcfg_mem_sbe_err_log_address  0x94023cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qcfg_mem_mbe_err_log_address  0x940240ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_debug_bus_ctrl_address  0x940244ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_address  0x940280ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_count  0x12ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_index_max  0x11ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_address  0x940300ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_count  0x12ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_index_max  0x11ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_yel_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_address  0x940380ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_count  0x12ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_index_max  0x11ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_queue_drop_red_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_mask_address  0x9403c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_address  0x940400ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_port_drop_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_address  0x940500ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_element_size  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_qac_queue_state_visible_bmp_0_2_address  0x940500ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_queue_state_visible_bmp_qac_queue_state_visible_bmp_1_2_address  0x940504ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_address  0x940600ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_drop_reason_bmp_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_min_thrs_pending_ctrl_address  0x940690ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_min_thrs_pending_ctrl_qac_min_thrs_pending_ctrl_0_2_address  0x940690ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_min_thrs_pending_ctrl_qac_min_thrs_pending_ctrl_1_2_address  0x940694ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_dropst_arb_debug_ctrl_address  0x940698ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_qstat_arb_elig_ctrl_address  0x94069cul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_pre_mc_first_no_last_address  0x9406a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_pipe_qstat_fifo_cred_cnt_address  0x9406a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_pipe_dropst_fifo_cred_cnt_address  0x9406a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_pre2qac_max_legal_port_address  0x9406acul
#define DEF_tof3_reg_device_select_tm_top_tm_qac_top_qac_pipe_qac_reg_qac_ctr32_pre_illegal_port_address  0x9406b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_address  0x980000ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_address  0x980000ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_scratch_address  0x980000ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_dft_csr_address  0x980004ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_ecc_address  0x980010ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_ecc_ecc_0_4_address  0x980010ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_ecc_ecc_1_4_address  0x980014ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_ecc_ecc_2_4_address  0x980018ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_ecc_ecc_3_4_address  0x98001cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_intr_address  0x980020ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_intr_stat_address  0x980020ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_intr_en0_address  0x980024ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_intr_en1_address  0x980028ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_intr_inj_address  0x98002cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_intr_freeze_enable_address  0x980030ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_wac_sbe_err_log_address  0x980034ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_wac_mbe_err_log_address  0x980038ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_edprsr_advfc_sbe_err_log_address  0x98003cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_edprsr_advfc_mbe_err_log_address  0x980040ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_minrate_sbe_err_log_address  0x980044ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_minrate_mbe_err_log_address  0x980048ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_excrate_sbe_err_log_address  0x98004cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_excrate_mbe_err_log_address  0x980050ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_maxrate_sbe_err_log_address  0x980054ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_maxrate_mbe_err_log_address  0x980058ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_minrate_sbe_err_log_address  0x98005cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_minrate_mbe_err_log_address  0x980060ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_excrate_sbe_err_log_address  0x980064ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_excrate_mbe_err_log_address  0x980068ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_maxrate_sbe_err_log_address  0x98006cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_maxrate_mbe_err_log_address  0x980070ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_p_maxrate_sbe_err_log_address  0x980074ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_p_maxrate_mbe_err_log_address  0x980078ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_mgc_sbe_err_log_address  0x98007cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_mgc_mbe_err_log_address  0x980080ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_edprsr_sbe_err_log_address  0x980084ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_upd_edprsr_mbe_err_log_address  0x980088ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_pex_credit_err_log_address  0x98008cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_watchdog_sbe_err_log_address  0x980090ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_q_watchdog_mbe_err_log_address  0x980094ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_intr_all_address  0x980098ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_ctrl_address  0x980100ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_ready_address  0x980104ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_global_bytecnt_adj_address  0x980108ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_pex_credit_ctrl_address  0x98010cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_pex_credit_ctrl_2_address  0x980110ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_config_address  0x980200ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_config_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_config_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_config_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_config_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pfc_status_mem_address  0x980300ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pfc_status_mem_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pfc_status_mem_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pfc_status_mem_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pfc_status_mem_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pex_status_mem_address  0x980800ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pex_status_mem_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pex_status_mem_array_count  0x120ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pex_status_mem_array_index_max  0x11ful
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_port_pex_status_mem_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_config_address  0x982000ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_config_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_config_array_count  0x90ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_config_array_index_max  0x8ful
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_l1_config_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_config_address  0x983000ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_config_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_config_array_count  0x240ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_config_array_index_max  0x23ful
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_config_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_flush_ctrl_address  0x983900ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_flush_mask_address  0x983908ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_flush_mask_queue_flush_mask_0_2_address  0x983908ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_flush_mask_queue_flush_mask_1_2_address  0x98390cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_queue_flush_rate_address  0x983910ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_config_address  0x983914ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_status_address  0x984000ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_status_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_status_array_count  0x240ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_status_array_index_max  0x23ful
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_status_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_timer_address  0x984900ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_timer_watchdog_timer_0_2_address  0x984900ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_watchdog_timer_watchdog_timer_1_2_address  0x984904ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_iadvfc_config_address  0x984908ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_iadvfc_status_address  0x98490cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_iadvfc_ctr_address  0x984910ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_eadvfc_config_address  0x984914ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_eadvfc_status_address  0x984918ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_eadvfc_ctr_address  0x98491cul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_debug_bus_ctrl_address  0x984920ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_cfg_rate_address  0x984924ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_cfg_rate_clk_address  0x984928ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_rewind_address  0x984930ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_rewind_rewind_0_2_address  0x984930ul
#define DEF_tof3_reg_device_select_tm_top_tm_sch_top_sch_rewind_rewind_1_2_address  0x984934ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_address  0xa00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_address  0xa00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_scratch_address  0xa00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dft_csr_address  0xa00010ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_init_ctrl_address  0xa00014ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_init_stat_address  0xa00018ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_bypass_depth_address  0xa0001cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_afifo_address  0xa00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_sqlc_ltcy_address  0xa00024ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_rqlc_ltcy_address  0xa00028ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_gnt_byp_address  0xa0002cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_multidie_address  0xa00030ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_ts_offset_address  0xa00034ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_ts_shift_address  0xa00038ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_intr_address  0xa00040ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_intr_stat_address  0xa00040ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_intr_en0_address  0xa00044ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_intr_en1_address  0xa00048ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_intr_inj_address  0xa0004cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_intr_freeze_enable_address  0xa00050ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_qoc_gnt_empty_q_log_address  0xa00054ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_bat_sbe_err_log_address  0xa00058ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_bat_mbe_err_log_address  0xa0005cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_fifo_byte_adj_sbe_err_log_address  0xa00060ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_fifo_byte_adj_mbe_err_log_address  0xa00064ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_fifo_afc_sbe_err_log_address  0xa00068ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_fifo_afc_mbe_err_log_address  0xa0006cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_sqlc_req0_3_mbe_err_log_address  0xa00070ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_sqlc_req0_3_sbe_err_log_address  0xa00074ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_sqlc_req4_7_mbe_err_log_address  0xa00078ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_sqlc_req4_7_sbe_err_log_address  0xa0007cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_sqlc_deq_mbe_err_log_address  0xa00080ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_sqlc_deq_sbe_err_log_address  0xa00084ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_rqlc_req0_3_mbe_err_log_address  0xa00088ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_rqlc_req0_3_sbe_err_log_address  0xa0008cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_rqlc_req4_7_mbe_err_log_address  0xa00090ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_rqlc_req4_7_sbe_err_log_address  0xa00094ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_rqlc_deq_mbe_err_log_address  0xa00098ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_rqlc_deq_sbe_err_log_address  0xa0009cul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_ts_mem_err_log_address  0xa000a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_intr_all_address  0xa000a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_ecc_address  0xa000c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_ecc_ecc_0_2_address  0xa000c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_ecc_ecc_1_2_address  0xa000c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_parity_address  0xa000c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_rst_qcnt_address  0xa000e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_inj_qcnt_address  0xa000e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_inj_stat_address  0xa000e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_bafl_cfg_address  0xa000ecul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_bafl_stat_address  0xa000f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_bafl_wmk_address  0xa000f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_rd_qcnt_address  0xa000f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_dbg_rd_qcnt_stat_address  0xa000fcul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_max_reqs_address  0xa00100ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_outs_count_self_address  0xa00104ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_outs_count_read_address  0xa00108ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_queue_address  0xa00200ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_queue_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_queue_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_queue_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_qoc_top_qoc_cfg_queue_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_address  0xa80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_address  0xa80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_array_element_size  0x4000ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_scratch_address  0xa80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_pipe_ctrl_address  0xa80004ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_ecc_address  0xa80010ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_ecc_ecc_0_3_address  0xa80010ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_ecc_ecc_1_3_address  0xa80014ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_ecc_ecc_2_3_address  0xa80018ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_address  0xa80080ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_stat_address  0xa80080ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_stat_stat_0_3_address  0xa80080ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_stat_stat_1_3_address  0xa80084ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_stat_stat_2_3_address  0xa80088ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en0_address  0xa80090ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en0_en0_0_3_address  0xa80090ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en0_en0_1_3_address  0xa80094ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en0_en0_2_3_address  0xa80098ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en1_address  0xa800a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en1_en1_0_3_address  0xa800a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en1_en1_1_3_address  0xa800a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_en1_en1_2_3_address  0xa800a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_inj_address  0xa800b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_inj_inj_0_3_address  0xa800b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_inj_inj_1_3_address  0xa800b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_inj_inj_2_3_address  0xa800b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_freeze_enable_address  0xa800c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_freeze_enable_freeze_enable_0_3_address  0xa800c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_freeze_enable_freeze_enable_1_3_address  0xa800c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_freeze_enable_freeze_enable_2_3_address  0xa800c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep0_log_address  0xa800ccul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep0_log_address  0xa800d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep1_log_address  0xa800d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep1_log_address  0xa800d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep2_log_address  0xa800dcul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep2_log_address  0xa800e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep3_log_address  0xa800e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep3_log_address  0xa800e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep4_log_address  0xa800ecul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep4_log_address  0xa800f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep5_log_address  0xa800f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep5_log_address  0xa800f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep6_log_address  0xa800fcul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep6_log_address  0xa80100ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_serr_ep7_log_address  0xa80104ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_ph_fifo_mem_merr_ep7_log_address  0xa80108ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep0_log_address  0xa8010cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep0_log_address  0xa80110ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep1_log_address  0xa80114ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep1_log_address  0xa80118ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep2_log_address  0xa8011cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep2_log_address  0xa80120ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep3_log_address  0xa80124ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep3_log_address  0xa80128ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep4_log_address  0xa8012cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep4_log_address  0xa80130ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep5_log_address  0xa80134ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep5_log_address  0xa80138ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep6_log_address  0xa8013cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep6_log_address  0xa80140ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_serr_ep7_log_address  0xa80144ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_eop_meta_afifo_merr_ep7_log_address  0xa80148ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_caa_clc_metadata_in_error_log_address  0xa8014cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_intr_all_address  0xa80150ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_mc_ct_cnt_address  0xa80158ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_mc_ct_cnt_mc_ct_cnt_0_2_address  0xa80158ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_mc_ct_cnt_mc_ct_cnt_1_2_address  0xa8015cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_uc_ct_cnt_address  0xa80160ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_uc_ct_cnt_uc_ct_cnt_0_2_address  0xa80160ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_uc_ct_cnt_uc_ct_cnt_1_2_address  0xa80164ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_err_cnt_address  0xa80168ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_err_cnt_err_cnt_0_2_address  0xa80168ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_err_cnt_err_cnt_1_2_address  0xa8016cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_debug_reg_address  0xa80170ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_clc_debug_reg2_address  0xa80174ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_caa_clc_sop_cnt_address  0xa80178ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_caa_clc_sop_cnt_caa_clc_sop_cnt_0_2_address  0xa80178ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_caa_clc_sop_cnt_caa_clc_sop_cnt_1_2_address  0xa8017cul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_address  0xaa0000ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_array_element_size  0x4000ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_array_count  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_array_index_max  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_dft_csr_address  0xaa0000ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_top_ctrl_address  0xaa0004ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_tot_th_address  0xaa0008ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_address  0xaa0040ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe0_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_address  0xaa0080ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_address  0xaa00c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe2_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_address  0xaa0100ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe3_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe4_address  0xaa0140ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe4_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe4_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe4_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe4_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe5_address  0xaa0180ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe5_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe5_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe5_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe5_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe6_address  0xaa01c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe6_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe6_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe6_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe6_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe7_address  0xaa0200ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe7_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe7_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe7_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_ct_cnt_pipe7_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ct_tot_cnt_address  0xaa0224ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_address  0xaa0800ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_array_dim_0_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_array_dim_0_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_array_dim_1_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_array_dim_1_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_qclc_pt_spd_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_address  0xaa0c80ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_array_dim_0_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_array_dim_1_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_ingress_port_ct_state_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_address  0xaa0cc0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_array_dim_0_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_array_dim_0_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_array_dim_1_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_clc_top_clc_common_egress_port_ct_state_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_address  0xb00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_address  0xb00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_array_element_size  0x4000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_ecc_address  0xb00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_intr_address  0xb00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_intr_stat_address  0xb00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_intr_en0_address  0xb00024ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_intr_en1_address  0xb00028ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_intr_inj_address  0xb0002cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_intr_freeze_enable_address  0xb00030ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_clm_mbe_err_log_address  0xb00034ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_clm_sbe_err_log_address  0xb00038ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_ph_fifo_sbe_err_log_address  0xb0003cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_ph_fifo_mbe_err_log_address  0xb00040ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_meta_fifo_sbe_err_log_address  0xb00044ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_meta_fifo_mbe_err_log_address  0xb00048ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_eport_meta_fifo0_sbe_err_log_address  0xb0004cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_eport_meta_fifo0_mbe_err_log_address  0xb00050ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_eport_meta_fifo1_sbe_err_log_address  0xb00054ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_eport_meta_fifo1_mbe_err_log_address  0xb00058ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_ph_afifo_sbe_err_log_address  0xb0005cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_ph_afifo_mbe_err_log_address  0xb00060ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo0_sbe_err_log_address  0xb00064ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo0_mbe_err_log_address  0xb00068ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo1_sbe_err_log_address  0xb0006cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo1_mbe_err_log_address  0xb00070ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo0_psc_ph_err_log_address  0xb00074ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_discard_ph_fifo1_psc_ph_err_log_address  0xb00078ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dq_ph_fifo_psc_ph_err_log_address  0xb0007cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_port_tdm_enb_map_address  0xb00080ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_port_tdm_enb_map_port_tdm_enb_map_0_2_address  0xb00080ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_port_tdm_enb_map_port_tdm_enb_map_1_2_address  0xb00084ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pt_spd_address  0xb00100ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pt_spd_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pt_spd_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pt_spd_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pt_spd_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac0_en_address  0xb00190ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac1_en_address  0xb00194ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac2_en_address  0xb00198ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac3_en_address  0xb0019cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac4_en_address  0xb001a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac5_en_address  0xb001a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac6_en_address  0xb001a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac7_en_address  0xb001acul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_mac8_en_address  0xb001b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_address  0xb00800ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_count  0x120ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_index_max  0x11ful
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pfc_map_table_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_egress_port_rx_pfc_state_address  0xb00c80ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_egress_port_rx_pfc_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_egress_port_rx_pfc_state_array_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_egress_port_rx_pfc_state_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_egress_port_rx_pfc_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_credit_cfg_address  0xb00c88ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_discard_credit_cfg_address  0xb00c8cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_scratch_address  0xb00c90ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_intr_all_address  0xb00c94ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_global_ctrl_address  0xb00c98ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl0_address  0xb00ca0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl0_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl0_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl0_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl0_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl1_address  0xb00cc0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl1_array_element_size  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl1_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl1_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl1_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl1_edf_arb_spd_ctrl1_0_2_address  0xb00cc0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_edf_arb_spd_ctrl1_edf_arb_spd_ctrl1_1_2_address  0xb00cc4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pipe_ctrl_address  0xb00ce8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pipe_shaper_ctrl_address  0xb00cecul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pipe_shaper_ctrl2_address  0xb00cf0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_q_empty_address  0xb00d00ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_count  0xcul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_index_max  0xbul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_q_empty_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_debug_register_address  0xb00d30ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_edf_debug_reg_address  0xb00d38ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_edf_debug_reg_pex_edf_debug_reg_0_2_address  0xb00d38ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_edf_debug_reg_pex_edf_debug_reg_1_2_address  0xb00d3cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_state_address  0xb00d40ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_count  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_index_max  0x6ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_edf_state_address  0xb00d60ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_edf_state_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_edf_state_array_count  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_edf_state_array_index_max  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_edf_state_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_tx_cnt_timer_address  0xb00d70ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_tx_cnt_timer_pex_tx_cnt_timer_0_2_address  0xb00d70ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_tx_cnt_timer_pex_tx_cnt_timer_1_2_address  0xb00d74ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_address  0xb00d80ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_pex_eport_tx_cnt_0_2_address  0xb00d80ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_eport_tx_cnt_pex_eport_tx_cnt_1_2_address  0xb00d84ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_port_probe_address  0xb00d90ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_mgc_cred_address  0xb00dc0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_mgc_cred_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_mgc_cred_array_count  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_mgc_cred_array_index_max  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pt_mgc_cred_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_discard_cred_cnt_address  0xb00de4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg0_address  0xb00df0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg0_pex_mgc_cred_capture_debug_reg0_0_4_address  0xb00df0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg0_pex_mgc_cred_capture_debug_reg0_1_4_address  0xb00df4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg0_pex_mgc_cred_capture_debug_reg0_2_4_address  0xb00df8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg0_pex_mgc_cred_capture_debug_reg0_3_4_address  0xb00dfcul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg1_address  0xb00e00ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg1_pex_mgc_cred_capture_debug_reg1_0_4_address  0xb00e00ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg1_pex_mgc_cred_capture_debug_reg1_1_4_address  0xb00e04ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg1_pex_mgc_cred_capture_debug_reg1_2_4_address  0xb00e08ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_debug_reg1_pex_mgc_cred_capture_debug_reg1_3_4_address  0xb00e0cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_mgc_cred_capture_interval_address  0xb00e10ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_oppo_address  0xb00e18ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_oppo_pex_pack_oppo_0_2_address  0xb00e18ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_oppo_pex_pack_oppo_1_2_address  0xb00e1cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_success_address  0xb00e20ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_success_pex_pack_success_0_2_address  0xb00e20ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_success_pex_pack_success_1_2_address  0xb00e24ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_hash_fail_address  0xb00e28ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_hash_fail_pex_pack_hash_fail_0_2_address  0xb00e28ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_hash_fail_pex_pack_hash_fail_1_2_address  0xb00e2cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_mac_fail_address  0xb00e30ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_mac_fail_pex_pack_mac_fail_0_2_address  0xb00e30ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_pex_pack_mac_fail_pex_pack_mac_fail_1_2_address  0xb00e34ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_tot_byte_cnt_address  0xb00e38ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_tot_byte_cnt_tot_byte_cnt_0_2_address  0xb00e38ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_tot_byte_cnt_tot_byte_cnt_1_2_address  0xb00e3cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_tot_pkt_cnt_address  0xb00e40ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_tot_pkt_cnt_tot_pkt_cnt_0_2_address  0xb00e40ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_tot_pkt_cnt_tot_pkt_cnt_1_2_address  0xb00e44ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dis_cell_cnt_address  0xb00e48ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dis_cell_cnt_dis_cell_cnt_0_2_address  0xb00e48ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_dis_cell_cnt_dis_cell_cnt_1_2_address  0xb00e4cul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_cfg_discard_ct_timer_address  0xb00e50ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_common_address  0xb20000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_common_dft_csr_address  0xb20000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pex_top_pex_common_clm_dft_csr_address  0xb20004ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_address  0xb80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_address  0xb80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_scratch_address  0xb80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_control_address  0xb80004ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_status_address  0xb80008ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_ecc_address  0xb80200ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_intr_address  0xb80220ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_intr_stat_address  0xb80220ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_intr_en0_address  0xb80224ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_intr_en1_address  0xb80228ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_intr_inj_address  0xb8022cul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_intr_freeze_enable_address  0xb80230ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_linkmem_mbe_err_log_address  0xb80234ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_linkmem_sbe_err_log_address  0xb80238ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_schdeq_err_log_address  0xb8023cul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_dc_int_stat_address  0xb80240ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_address  0xb80280ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_count  0x18ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_index_max  0x17ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_dis_qlen_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_dis_cred_address  0xb802e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_fifo_threshold_address  0xb802e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_pex_dis_cnt_address  0xb802e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_pex_dis_cnt_pex_dis_cnt_0_2_address  0xb802e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_pex_dis_cnt_pex_dis_cnt_1_2_address  0xb802ecul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qac_dis_cnt_address  0xb802f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qac_dis_cnt_qac_dis_cnt_0_2_address  0xb802f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qac_dis_cnt_qac_dis_cnt_1_2_address  0xb802f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qid_eq_cnt_address  0xb802f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qid_eq_cnt_qid_eq_cnt_0_2_address  0xb802f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qid_eq_cnt_qid_eq_cnt_1_2_address  0xb802fcul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qid_deq_cnt_address  0xb80300ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qid_deq_cnt_qid_deq_cnt_0_2_address  0xb80300ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_qid_deq_cnt_qid_deq_cnt_1_2_address  0xb80304ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_eq_cnt_address  0xb80308ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_eq_cnt_tot_eq_cnt_0_2_address  0xb80308ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_eq_cnt_tot_eq_cnt_1_2_address  0xb8030cul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dq_cnt_address  0xb80310ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dq_cnt_tot_dq_cnt_0_2_address  0xb80310ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dq_cnt_tot_dq_cnt_1_2_address  0xb80314ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dis_dq_cnt_address  0xb80318ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dis_dq_cnt_tot_dis_dq_cnt_0_2_address  0xb80318ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_tot_dis_dq_cnt_tot_dis_dq_cnt_1_2_address  0xb8031cul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_debug_bus_ctrl_address  0xb80320ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_address  0xbc0000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_scratch_address  0xbc0000ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_dft_csr_address  0xbc0004ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_dft_csr_address  0xbc0008ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_address  0xbc0010ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_blk_rdy_0_3_address  0xbc0010ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_blk_rdy_1_3_address  0xbc0014ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_blk_rdy_blk_rdy_2_3_address  0xbc0018ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_address  0xbc0020ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_qlm_blk_reset_0_3_address  0xbc0020ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_qlm_blk_reset_1_3_address  0xbc0024ul
#define DEF_tof3_reg_device_select_tm_top_tm_qlc_top_qlc_common_qlm_blk_reset_qlm_blk_reset_2_3_address  0xbc0028ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_address  0xc00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_address  0xc00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_scratch_address  0xc00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_control_address  0xc00004ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_ecc_address  0xc00008ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_intr_address  0xc00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_intr_stat_address  0xc00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_intr_en0_address  0xc00024ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_intr_en1_address  0xc00028ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_intr_inj_address  0xc0002cul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_intr_freeze_enable_address  0xc00030ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_cache_mbe_err_log_address  0xc00038ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_cache_mbe_err_log_cache_mbe_err_log_0_2_address  0xc00038ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_cache_mbe_err_log_cache_mbe_err_log_1_2_address  0xc0003cul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_cache_sbe_err_log_address  0xc00040ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_cache_sbe_err_log_cache_sbe_err_log_0_2_address  0xc00040ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_cache_sbe_err_log_cache_sbe_err_log_1_2_address  0xc00044ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_qac_cnt_address  0xc00048ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_qac_cnt_qac_cnt_0_2_address  0xc00048ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_qac_cnt_qac_cnt_1_2_address  0xc0004cul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_qac_zero_cnt_address  0xc00050ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_qac_zero_cnt_qac_zero_cnt_0_2_address  0xc00050ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_qac_zero_cnt_qac_zero_cnt_1_2_address  0xc00054ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_pex_cnt_address  0xc00058ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_pex_cnt_pex_cnt_0_2_address  0xc00058ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_pex_cnt_pex_cnt_1_2_address  0xc0005cul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_pex_zero_cnt_address  0xc00060ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_pex_zero_cnt_pex_zero_cnt_0_2_address  0xc00060ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_pex_zero_cnt_pex_zero_cnt_1_2_address  0xc00064ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_cache_wm_address  0xc00068ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_debug_bus_ctrl_address  0xc0006cul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_common_address  0xc40000ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_common_scratch_address  0xc40000ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_common_dft_csr_address  0xc40004ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_common_prm_dft_csr_address  0xc40008ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_common_control_address  0xc4000cul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_common_status_address  0xc40010ul
#define DEF_tof3_reg_device_select_tm_top_tm_prc_top_prc_common_pipe_int_status_address  0xc40014ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_address  0xc80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_address  0xc80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_scratch_address  0xc80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ctrl_address  0xc80004ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_arb_ctrl_address  0xc80008ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_wrr_ctrl_address  0xc8000cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_address  0xc80010ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_depth_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_ctrl_address  0xc80020ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_ctrl_address  0xc80024ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_rdm_ctrl_address  0xc80028ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_address  0xc80030ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_filter_ctrl_0_3_address  0xc80030ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_filter_ctrl_1_3_address  0xc80034ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_ctrl_filter_ctrl_2_3_address  0xc80038ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_address  0xc80040ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_filter_mask_0_3_address  0xc80040ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_filter_mask_1_3_address  0xc80044ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filter_mask_filter_mask_2_3_address  0xc80048ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_rdm_addr_ctrl_address  0xc8004cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ecc_address  0xc80050ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ecc_ecc_0_2_address  0xc80050ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ecc_ecc_1_2_address  0xc80054ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_intr_address  0xc80060ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_intr_stat_address  0xc80060ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_intr_en0_address  0xc80064ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_intr_en1_address  0xc80068ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_intr_inj_address  0xc8006cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_intr_freeze_enable_address  0xc80070ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_thrott_stat_address  0xc80074ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_address  0xc80080ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_fifo_ph_count_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_address  0xc80090ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_table_ph_count_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_cpu_copies_address  0xc80098ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_cpu_copies_cpu_copies_0_2_address  0xc80098ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_cpu_copies_cpu_copies_1_2_address  0xc8009cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ph_processed_address  0xc800a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ph_processed_ph_processed_0_2_address  0xc800a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ph_processed_ph_processed_1_2_address  0xc800a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_total_copies_address  0xc800a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_total_copies_total_copies_0_2_address  0xc800a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_total_copies_total_copies_1_2_address  0xc800acul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_xid_prunes_address  0xc800b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_xid_prunes_xid_prunes_0_2_address  0xc800b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_xid_prunes_xid_prunes_1_2_address  0xc800b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_yid_prunes_address  0xc800b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_yid_prunes_yid_prunes_0_2_address  0xc800b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_yid_prunes_yid_prunes_1_2_address  0xc800bcul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_first_copies_address  0xc800c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_first_copies_first_copies_0_2_address  0xc800c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_first_copies_first_copies_1_2_address  0xc800c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_ph_processed_address  0xc800c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_ph_processed_filtered_ph_processed_0_2_address  0xc800c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_ph_processed_filtered_ph_processed_1_2_address  0xc800ccul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_total_copies_address  0xc800d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_total_copies_filtered_total_copies_0_2_address  0xc800d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_total_copies_filtered_total_copies_1_2_address  0xc800d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_xid_prunes_address  0xc800d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_xid_prunes_filtered_xid_prunes_0_2_address  0xc800d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_xid_prunes_filtered_xid_prunes_1_2_address  0xc800dcul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_yid_prunes_address  0xc800e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_yid_prunes_filtered_yid_prunes_0_2_address  0xc800e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_yid_prunes_filtered_yid_prunes_1_2_address  0xc800e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_port_vector_address  0xc800e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_port_vector_filtered_port_vector_0_2_address  0xc800e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_filtered_port_vector_filtered_port_vector_1_2_address  0xc800ecul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_address  0xc80100ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_count  0xaul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_index_max  0x9ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_rdm_ph_log_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ph_lost_address  0xc80128ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ph_lost_ph_lost_0_2_address  0xc80128ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_ph_lost_ph_lost_1_2_address  0xc8012cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_packet_drop_address  0xc80130ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_packet_drop_packet_drop_0_2_address  0xc80130ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_packet_drop_packet_drop_1_2_address  0xc80134ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_log_address  0xc80138ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_log_max_l1_node_log_0_2_address  0xc80138ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l1_node_log_max_l1_node_log_1_2_address  0xc8013cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_log_address  0xc80140ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_log_max_l2_node_log_0_2_address  0xc80140ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_max_l2_node_log_max_l2_node_log_1_2_address  0xc80144ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_illegal_l1_node_log_address  0xc80148ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_illegal_l1_node_log_illegal_l1_node_log_0_2_address  0xc80148ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_illegal_l1_node_log_illegal_l1_node_log_1_2_address  0xc8014cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_illegal_l2_node_log_address  0xc80150ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_illegal_l2_node_log_illegal_l2_node_log_0_2_address  0xc80150ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_illegal_l2_node_log_illegal_l2_node_log_1_2_address  0xc80154ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_sbe_log_address  0xc80158ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_mbe_log_address  0xc8015cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl0_address  0xc80160ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl1_address  0xc80164ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl2_address  0xc80168ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_ctrl3_address  0xc8016cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_address  0xc80170ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_pre_ififo_stats_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_credit_log_address  0xc80180ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_debug_address  0xc80184ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_debug_bus_ctrl_address  0xc80188ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_address  0xcc0000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_scratch_address  0xcc0000ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_dft_csr_address  0xcc0004ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_rdm_dft_csr_address  0xcc0008ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_common_ctrl_address  0xcc000cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_prune_rid_address  0xcc0010ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_address  0xcc0080ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_0_32_address  0xcc0080ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_1_32_address  0xcc0084ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_2_32_address  0xcc0088ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_3_32_address  0xcc008cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_4_32_address  0xcc0090ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_5_32_address  0xcc0094ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_6_32_address  0xcc0098ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_7_32_address  0xcc009cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_8_32_address  0xcc00a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_9_32_address  0xcc00a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_10_32_address  0xcc00a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_11_32_address  0xcc00acul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_12_32_address  0xcc00b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_13_32_address  0xcc00b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_14_32_address  0xcc00b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_15_32_address  0xcc00bcul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_16_32_address  0xcc00c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_17_32_address  0xcc00c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_18_32_address  0xcc00c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_19_32_address  0xcc00ccul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_20_32_address  0xcc00d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_21_32_address  0xcc00d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_22_32_address  0xcc00d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_23_32_address  0xcc00dcul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_24_32_address  0xcc00e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_25_32_address  0xcc00e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_26_32_address  0xcc00e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_27_32_address  0xcc00ecul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_28_32_address  0xcc00f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_29_32_address  0xcc00f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_30_32_address  0xcc00f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_blk_id_blk_id_31_32_address  0xcc00fcul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_address  0xcc0100ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_element_size  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_0_9_address  0xcc0100ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_1_9_address  0xcc0104ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_2_9_address  0xcc0108ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_3_9_address  0xcc010cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_4_9_address  0xcc0110ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_5_9_address  0xcc0114ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_6_9_address  0xcc0118ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_7_9_address  0xcc011cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_mask_port_mask_8_9_address  0xcc0120ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_address  0xcc0180ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_0_9_address  0xcc0180ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_1_9_address  0xcc0184ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_2_9_address  0xcc0188ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_3_9_address  0xcc018cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_4_9_address  0xcc0190ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_5_9_address  0xcc0194ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_6_9_address  0xcc0198ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_7_9_address  0xcc019cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_port_down_port_down_8_9_address  0xcc01a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_pipe_int_status_address  0xcc01a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_ctrl_address  0xcc01a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_window_ctrl_address  0xcc01acul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_address  0xcc01c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_0_9_address  0xcc01c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_1_9_address  0xcc01c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_2_9_address  0xcc01c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_3_9_address  0xcc01ccul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_4_9_address  0xcc01d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_5_9_address  0xcc01d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_6_9_address  0xcc01d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_7_9_address  0xcc01dcul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_write_live_stat_write_8_9_address  0xcc01e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_address  0xcc0200ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_0_9_address  0xcc0200ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_1_9_address  0xcc0204ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_2_9_address  0xcc0208ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_3_9_address  0xcc020cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_4_9_address  0xcc0210ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_5_9_address  0xcc0214ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_6_9_address  0xcc0218ul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_7_9_address  0xcc021cul
#define DEF_tof3_reg_device_select_tm_top_tm_pre_top_pre_common_live_stat_read_live_stat_read_8_9_address  0xcc0220ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_address  0xd00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_address  0xd00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_array_element_size  0x8000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_scratch_address  0xd00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psc_ph_used_address  0xd00004ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psc_blk_lim_address  0xd00008ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_ecc_address  0xd00010ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_ecc_ecc_0_2_address  0xd00010ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_ecc_ecc_1_2_address  0xd00014ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_intr_address  0xd00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_intr_stat_address  0xd00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_intr_en0_address  0xd00024ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_intr_en1_address  0xd00028ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_intr_inj_address  0xd0002cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_intr_freeze_enable_address  0xd00030ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_sbe_err_log_address  0xd00034ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_mbe_err_log_address  0xd00038ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_addr_address  0xd0003cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_address  0xd00040ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_0_7_address  0xd00040ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_1_7_address  0xd00044ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_2_7_address  0xd00048ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_3_7_address  0xd0004cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_4_7_address  0xd00050ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_5_7_address  0xd00054ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_psm_indir_access_data_psm_indir_access_data_6_7_address  0xd00058ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_debug_bus_ctrl_address  0xd0005cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_address  0xd40000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_scratch_address  0xd40000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_dft_csr_address  0xd40004ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_psm_dft_csr_address  0xd40008ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_psm_org_address  0xd40010ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ctrl_address  0xd40014ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_timestamp_shift_address  0xd40018ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_full_threshold_address  0xd4001cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_hyst_threshold_address  0xd40020ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ts_offset_address  0xd40024ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_address  0xd40100ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_block_valid_0_3_address  0xd40100ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_block_valid_1_3_address  0xd40104ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_valid_block_valid_2_3_address  0xd40108ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_address  0xd40110ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_block_reset_0_3_address  0xd40110ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_block_reset_1_3_address  0xd40114ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_reset_block_reset_2_3_address  0xd40118ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_address  0xd40120ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_block_enable_0_3_address  0xd40120ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_block_enable_1_3_address  0xd40124ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_enable_block_enable_2_3_address  0xd40128ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_address  0xd40130ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_block_ready_0_3_address  0xd40130ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_block_ready_1_3_address  0xd40134ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_ready_block_ready_2_3_address  0xd40138ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_blocks_freecnt_address  0xd4013cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_clock_period_address  0xd40140ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_address  0xd40800ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_element_size  0x18ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_enable_address  0xd40800ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_blks_usecnt_address  0xd40804ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_blks_max_usecnt_address  0xd40808ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_pkt_dropcnt_address  0xd40810ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_pkt_dropcnt_pkt_dropcnt_0_2_address  0xd40810ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_epipe_pkt_dropcnt_pkt_dropcnt_1_2_address  0xd40814ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_address  0xd41000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_element_size  0xcul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_count  0x60ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_index_max  0x5ful
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_state_address  0xd41000ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_addr_usecnt_address  0xd41004ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_block_addr_max_usecnt_address  0xd41008ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_address  0xd41800ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_count  0x180ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_index_max  0x17ful
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_psc_bank_ctrl_r_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_lmem_indir_access_addr_address  0xd41e00ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_lmem_indir_access_data_address  0xd41e04ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_address  0xd41e40ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_0_12_address  0xd41e40ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_1_12_address  0xd41e44ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_2_12_address  0xd41e48ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_3_12_address  0xd41e4cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_4_12_address  0xd41e50ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_5_12_address  0xd41e54ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_6_12_address  0xd41e58ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_7_12_address  0xd41e5cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_8_12_address  0xd41e60ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_9_12_address  0xd41e64ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_10_12_address  0xd41e68ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_ecc_ecc_11_12_address  0xd41e6cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_intr_address  0xd41e80ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_intr_stat_address  0xd41e80ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_intr_en0_address  0xd41e84ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_intr_en1_address  0xd41e88ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_intr_inj_address  0xd41e8cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_intr_freeze_enable_address  0xd41e90ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_linkmem_sbe_err_log_address  0xd41e94ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_linkmem_mbe_err_log_address  0xd41e98ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_overflow_err_log_address  0xd41e9cul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_underflow_err_log_address  0xd41ea0ul
#define DEF_tof3_reg_device_select_tm_top_tm_psc_top_psc_common_dc_int_stat_address  0xd41ea4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_address  0xd80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_address  0xd80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_array_element_size  0x4000ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_scratch_address  0xd80000ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_dft_csr_address  0xd80010ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_ecc_address  0xd80014ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_spex_dq_fifo_lsword_sbe_err_log_address  0xd80018ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_spex_dq_fifo_lsword_mbe_err_log_address  0xd8001cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_spex_dq_fifo_msword_sbe_err_log_address  0xd80020ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_spex_dq_fifo_msword_mbe_err_log_address  0xd80024ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_rpex_dq_fifo_lsword_sbe_err_log_address  0xd80028ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_rpex_dq_fifo_lsword_mbe_err_log_address  0xd8002cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_rpex_dq_fifo_msword_sbe_err_log_address  0xd80030ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_rpex_dq_fifo_msword_mbe_err_log_address  0xd80034ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_p2s_credits_overflow_err_log_address  0xd80038ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_p2s_credits_underflow_err_log_address  0xd8003cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_discard_fifo_sbe_err_log_address  0xd80040ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_discard_fifo_mbe_err_log_address  0xd80044ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_dq_spex_checker_err_log_address  0xd80048ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_dq_rpex_checker_err_log_address  0xd8004cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_all_rmgc_smgc_ints_address  0xd80050ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_address  0xd80080ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_stat_address  0xd80080ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_stat_stat_0_2_address  0xd80080ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_stat_stat_1_2_address  0xd80084ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_en0_address  0xd80088ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_en0_en0_0_2_address  0xd80088ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_en0_en0_1_2_address  0xd8008cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_en1_address  0xd80090ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_en1_en1_0_2_address  0xd80090ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_en1_en1_1_2_address  0xd80094ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_inj_address  0xd80098ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_inj_inj_0_2_address  0xd80098ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_inj_inj_1_2_address  0xd8009cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_freeze_enable_address  0xd800a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_freeze_enable_freeze_enable_0_2_address  0xd800a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_intr_freeze_enable_freeze_enable_1_2_address  0xd800a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac0_rates_address  0xd80100ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac0_en_address  0xd80104ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac1_rates_address  0xd80108ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac1_en_address  0xd8010cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac2_rates_address  0xd80110ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac2_en_address  0xd80114ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac3_rates_address  0xd80118ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac3_en_address  0xd8011cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac4_rates_address  0xd80120ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac4_en_address  0xd80124ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac5_rates_address  0xd80128ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac5_en_address  0xd8012cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac6_rates_address  0xd80130ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac6_en_address  0xd80134ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac7_rates_address  0xd80138ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac7_en_address  0xd8013cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac8_rates_address  0xd80140ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mac8_en_address  0xd80144ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_pps_token_bucket_cfg_address  0xd80148ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_pps_token_bucket_cfg_pps_token_bucket_cfg_0_2_address  0xd80148ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_pps_token_bucket_cfg_pps_token_bucket_cfg_1_2_address  0xd8014cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_p2s_credit_cfg_address  0xd80150ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_diag_dq_fifo_port_cfg_address  0xd801c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_diag_dq_fifo_status_address  0xd801c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_diag_rdq_fifo_status_address  0xd801c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_discard_fifo_address  0xd801ccul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_dq_arb_cfg_address  0xd801d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_all_dq_fifos_empty_address  0xd801d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_hash_cfg_address  0xd801d8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_dbg_p2s_credits_address  0xd80200ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_dbg_p2s_credits_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_dbg_p2s_credits_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_dbg_p2s_credits_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_dbg_p2s_credits_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_eport_tx_cnt_address  0xd80400ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_eport_tx_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_eport_tx_cnt_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_eport_tx_cnt_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_eport_tx_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_eport_tx_cnt_mgc_eport_tx_cnt_0_2_address  0xd80400ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_eport_tx_cnt_mgc_eport_tx_cnt_1_2_address  0xd80404ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_tx_cnt_timer_address  0xd80700ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_tx_cnt_timer_mgc_tx_cnt_timer_0_2_address  0xd80700ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_tx_cnt_timer_mgc_tx_cnt_timer_1_2_address  0xd80704ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_tot_byte_cnt_address  0xd80708ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_tot_byte_cnt_tot_byte_cnt_0_2_address  0xd80708ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_tot_byte_cnt_tot_byte_cnt_1_2_address  0xd8070cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_tot_pkt_cnt_address  0xd80710ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_tot_pkt_cnt_tot_pkt_cnt_0_2_address  0xd80710ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_tot_pkt_cnt_tot_pkt_cnt_1_2_address  0xd80714ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_dis_cell_cnt_address  0xd80718ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_dis_cell_cnt_dis_cell_cnt_0_2_address  0xd80718ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_dis_cell_cnt_dis_cell_cnt_1_2_address  0xd8071cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_pipe_ctrl_address  0xd80720ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_credit_probe_address  0xd80724ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_debug_register_address  0xd80728ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg0_address  0xd80730ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg0_mgc_p2s_cred_capture_debug_reg0_0_4_address  0xd80730ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg0_mgc_p2s_cred_capture_debug_reg0_1_4_address  0xd80734ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg0_mgc_p2s_cred_capture_debug_reg0_2_4_address  0xd80738ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg0_mgc_p2s_cred_capture_debug_reg0_3_4_address  0xd8073cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg1_address  0xd80740ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg1_mgc_p2s_cred_capture_debug_reg1_0_4_address  0xd80740ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg1_mgc_p2s_cred_capture_debug_reg1_1_4_address  0xd80744ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg1_mgc_p2s_cred_capture_debug_reg1_2_4_address  0xd80748ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_debug_reg1_mgc_p2s_cred_capture_debug_reg1_3_4_address  0xd8074cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_p2s_cred_capture_interval_address  0xd80750ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_dq_shaper_address  0xd80754ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_qac_dq0_address  0xd80758ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_qac_dq1_address  0xd8075cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_prc_dq_address  0xd80760ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_sch_dq0_address  0xd80764ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_sch_dq1_address  0xd80768ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_qac_dis_address  0xd8076cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_prc_dis_address  0xd80770ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_fifo_cfg_wac_cnt2_address  0xd80774ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_cfg_dq_bp_address  0xd80778ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_counter_cfg_disc_bp_address  0xd8077cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_sch_accum_cfg_address  0xd80780ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_sch_thresh_cfg_address  0xd80784ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_qac_accum_cfg_address  0xd80788ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_qac_thresh_cfg_address  0xd8078cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_disc_cell_count_address  0xd80798ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_disc_cell_count_mgc_inc_disc_cell_count_0_2_address  0xd80798ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_disc_cell_count_mgc_inc_disc_cell_count_1_2_address  0xd8079cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_dq_cell_count_address  0xd807a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_dq_cell_count_mgc_inc_dq_cell_count_0_2_address  0xd807a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_dq_cell_count_mgc_inc_dq_cell_count_1_2_address  0xd807a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_rdq_cell_count_address  0xd807a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_rdq_cell_count_mgc_inc_rdq_cell_count_0_2_address  0xd807a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_inc_rdq_cell_count_mgc_inc_rdq_cell_count_1_2_address  0xd807acul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_out_dq_cell_count_address  0xd807b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_out_dq_cell_count_mgc_out_dq_cell_count_0_2_address  0xd807b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_out_dq_cell_count_mgc_out_dq_cell_count_1_2_address  0xd807b4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_oppo_address  0xd807b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_oppo_mgc_pack_oppo_0_2_address  0xd807b8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_oppo_mgc_pack_oppo_1_2_address  0xd807bcul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_success_address  0xd807c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_success_mgc_pack_success_0_2_address  0xd807c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_success_mgc_pack_success_1_2_address  0xd807c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_hash_fail_address  0xd807c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_hash_fail_mgc_pack_hash_fail_0_2_address  0xd807c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_hash_fail_mgc_pack_hash_fail_1_2_address  0xd807ccul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_mac_fail_address  0xd807d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_mac_fail_mgc_pack_mac_fail_0_2_address  0xd807d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_smgc_mgc_pack_mac_fail_mgc_pack_mac_fail_1_2_address  0xd807d4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_address  0xd90000ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_array_element_size  0x4000ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_scratch_address  0xd90000ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_ecc_address  0xd90010ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_dq_spex_checker_err_log_address  0xd90014ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_discard_fifo_sbe_err_log_address  0xd90018ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_discard_fifo_mbe_err_log_address  0xd9001cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_intr_address  0xd90080ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_intr_stat_address  0xd90080ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_intr_en0_address  0xd90084ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_intr_en1_address  0xd90088ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_intr_inj_address  0xd9008cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_intr_freeze_enable_address  0xd90090ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac0_en_address  0xd90100ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac1_en_address  0xd90104ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac2_en_address  0xd90108ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac3_en_address  0xd9010cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac4_en_address  0xd90110ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac5_en_address  0xd90114ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac6_en_address  0xd90118ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac7_en_address  0xd9011cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mac8_en_address  0xd90120ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_discard_fifo_address  0xd901c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_eport_tx_cnt_address  0xd90400ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_eport_tx_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_eport_tx_cnt_array_count  0x24ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_eport_tx_cnt_array_index_max  0x23ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_eport_tx_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_eport_tx_cnt_mgc_eport_tx_cnt_0_2_address  0xd90400ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_eport_tx_cnt_mgc_eport_tx_cnt_1_2_address  0xd90404ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_tx_cnt_timer_address  0xd90700ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_tx_cnt_timer_mgc_tx_cnt_timer_0_2_address  0xd90700ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_tx_cnt_timer_mgc_tx_cnt_timer_1_2_address  0xd90704ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_tot_byte_cnt_address  0xd90708ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_tot_byte_cnt_tot_byte_cnt_0_2_address  0xd90708ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_tot_byte_cnt_tot_byte_cnt_1_2_address  0xd9070cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_tot_pkt_cnt_address  0xd90710ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_tot_pkt_cnt_tot_pkt_cnt_0_2_address  0xd90710ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_tot_pkt_cnt_tot_pkt_cnt_1_2_address  0xd90714ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_dis_cell_cnt_address  0xd90718ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_dis_cell_cnt_dis_cell_cnt_0_2_address  0xd90718ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_dis_cell_cnt_dis_cell_cnt_1_2_address  0xd9071cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_pipe_ctrl_address  0xd90720ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_p2s_credit_probe_address  0xd90724ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_debug_register_address  0xd90728ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_fifo_cfg_qac_dq0_address  0xd9072cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_fifo_cfg_qac_dq1_address  0xd90730ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_fifo_cfg_prc_dq_address  0xd90734ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_fifo_cfg_qac_dis_address  0xd90738ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_fifo_cfg_prc_dis_address  0xd9073cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_fifo_cfg_wac_cnt2_address  0xd90740ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_cfg_dq_bp_address  0xd90744ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_counter_cfg_disc_bp_address  0xd90748ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_inc_disc_cell_count_address  0xd90760ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_inc_disc_cell_count_mgc_inc_disc_cell_count_0_2_address  0xd90760ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_inc_disc_cell_count_mgc_inc_disc_cell_count_1_2_address  0xd90764ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_inc_dq_cell_count_address  0xd90780ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_inc_dq_cell_count_mgc_inc_dq_cell_count_0_2_address  0xd90780ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_inc_dq_cell_count_mgc_inc_dq_cell_count_1_2_address  0xd90784ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_out_dq_cell_count_address  0xd90788ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_out_dq_cell_count_mgc_out_dq_cell_count_0_2_address  0xd90788ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_out_dq_cell_count_mgc_out_dq_cell_count_1_2_address  0xd9078cul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_qac_accum_cfg_address  0xd90790ul
#define DEF_tof3_reg_device_select_tm_top_tm_mgc_top_rmgc_mgc_qac_thresh_cfg_address  0xd90794ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_address  0xe00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_address  0xe00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_address  0xe00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_address  0xe00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_array_element_size  0x20000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_array_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_address  0xe00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_array_element_size  0x100ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_array_count  0x4dul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_array_index_max  0x4cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_address  0xe00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_biterr_address  0xe00000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_biterr_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_biterr_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_biterr_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_biterr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_pattern_ram_waddress_address  0xe00020ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_pattern_ram_raddress_address  0xe00024ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_timelog_ram_waddress_address  0xe00028ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_timelog_ram_raddress_address  0xe0002cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_test_cycle_count_rx_address  0xe00030ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_config_address  0xe00034ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_errcount_address  0xe00038ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_dft_halt_on_error_address  0xe0003cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rxfsm_status_address  0xe00080ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rxeye_delay_control_address  0xe00084ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rxeye_errcount_address  0xe00088ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rxeye_err_enable_address  0xe0008cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_lfsr_address  0xe000a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_lfsr_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_lfsr_array_count  0x6ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_lfsr_array_index_max  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_lfsr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_wdata_address  0xe000c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_wdata_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_wdata_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_wdata_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_wdata_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_rdata_address  0xe000e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_rdata_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_rdata_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_rdata_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_rxlane_i_dft_rddr_rx_dft_ram_rdata_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_address  0xe10000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_array_element_size  0x80ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_array_count  0x8ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_array_index_max  0x7ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_rdata_address  0xe10000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_rdata_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_rdata_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_rdata_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_rdata_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_waddress_address  0xe10040ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_raddress_address  0xe10044ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_wdata_address  0xe10060ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_wdata_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_wdata_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_wdata_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_cpu_cdm_rw_csrs_cdm_wdata_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_address  0xe10400ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_array_element_size  0x20ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_rddr_pll_locked_address  0xe10400ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_rddr_pll_unlock_eventcount_address  0xe10404ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_rddr_pll_unlock_cyclecount_address  0xe10410ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_rddr_pll_config_address  0xe10418ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_ddrpll_csr_rddr_pll_lock_time_address  0xe1041cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_address  0xe10600ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_array_element_size  0x10ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_array_dim_0_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_array_dim_0_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_array_dim_1_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_rintr_status_ddr_lanegrp_address  0xe10600ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_rintr_enable0_ddr_lanegrp_address  0xe10604ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_rintr_enable1_ddr_lanegrp_address  0xe10608ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_lanegrp_err_rintr_inject_ddr_lanegrp_address  0xe1060cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_address  0xe18000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_array_element_size  0x100ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_array_count  0x4dul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_array_index_max  0x4cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_csrs_address  0xe18000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_csrs_rddr_tx_config_address  0xe18000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_csrs_rddr_lane_err_inject_address  0xe18004ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_csrs_r_errcount_address  0xe18008ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_csrs_rddr_tx_delay_control_address  0xe1800cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_address  0xe18080ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_lfsr_address  0xe18080ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_lfsr_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_lfsr_array_count  0x6ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_lfsr_array_index_max  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_lfsr_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_wdata_address  0xe180a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_wdata_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_wdata_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_wdata_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_wdata_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_rdata_address  0xe180c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_rdata_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_rdata_array_count  0x5ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_rdata_array_index_max  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_rdata_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_dft_err_inj_timescale_address  0xe180e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_dft_err_inj_address  0xe180e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_dft_err_inj_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_dft_err_inj_array_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_dft_err_inj_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_dft_err_inj_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_waddress_address  0xe180f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_ram_raddress_address  0xe180f4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_dft_test_cycle_count_tx_address  0xe180f8ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_half_txlane_i_dft_rddr_tx_dft_config_address  0xe180fcul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_address  0xe40000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_address  0xe40000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_array_dim_0_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_enbl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_max_fifo_size_per_rate_address  0xe40200ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_max_fifo_size_per_rate_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_max_fifo_size_per_rate_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_max_fifo_size_per_rate_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_max_fifo_size_per_rate_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_intr_status_tm_mgd_address  0xe40210ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_intr_enable0_tm_mgd_address  0xe40214ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_intr_enable1_tm_mgd_address  0xe40218ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_intr_inject_tm_mgd_address  0xe4021cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_address  0xe40300ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_array_dim_0_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_array_dim_1_count  0x10ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_array_dim_1_index_max  0xful
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_i_mgd_mgd_cfg_chan_rate_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_address  0xe40400ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_rddr_cmd_address  0xe40400ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_wr_address_mask_address  0xe40404ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_ddr_chipconfig_address  0xe40410ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_csr_memctrl_address  0xe40418ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_csr_memctrl_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_csr_memctrl_array_count  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_csr_memctrl_array_index_max  0x1ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_ddr_cmd_csr_csr_memctrl_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_side_address  0xe40420ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_side_intr_decode_rddr_side_address  0xe40420ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_side_intr_decode_rddr_side_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_side_intr_decode_rddr_side_array_count  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_side_intr_decode_rddr_side_array_index_max  0x2ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_side_intr_decode_rddr_side_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_top_address  0xe40430ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_ddr_rddr_intr_top_intr_decode_ddr_top_address  0xe40430ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_address  0xe60000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_scratch_address  0xe60000ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_scratch_array_count  0x4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_tm_fab_ctrl_address  0xe60010ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_tm_fab_status_address  0xe60014ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_ecc_ctrl_address  0xe60018ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_ecc_address  0xe60020ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_ecc_stat_address  0xe60020ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_ecc_en0_address  0xe60024ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_ecc_en1_address  0xe60028ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_ecc_inj_address  0xe6002cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_ecc_freeze_enable_address  0xe60030ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_parity_address  0xe60040ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_parity_stat_address  0xe60040ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_parity_en0_address  0xe60044ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_parity_en1_address  0xe60048ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_parity_inj_address  0xe6004cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_ddr_parity_freeze_enable_address  0xe60050ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe0_sbe_err_log_address  0xe60054ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe0_mbe_err_log_address  0xe60058ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe1_sbe_err_log_address  0xe6005cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe1_mbe_err_log_address  0xe60060ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe2_sbe_err_log_address  0xe60064ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe2_mbe_err_log_address  0xe60068ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe3_sbe_err_log_address  0xe6006cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_pipe3_mbe_err_log_address  0xe60070ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_misc_sbe_err_log_address  0xe60074ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_rddr_misc_mbe_err_log_address  0xe60078ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_sideband_ecc_ctrl_address  0xe6007cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2wac_ecc_address  0xe60080ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2wac_ecc_stat_address  0xe60080ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2wac_ecc_en0_address  0xe60084ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2wac_ecc_en1_address  0xe60088ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2wac_ecc_inj_address  0xe6008cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2wac_ecc_freeze_enable_address  0xe60090ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2qoc_ecc_address  0xe600a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2qoc_ecc_stat_address  0xe600a0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2qoc_ecc_en0_address  0xe600a4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2qoc_ecc_en1_address  0xe600a8ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2qoc_ecc_inj_address  0xe600acul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_s2p2qoc_ecc_freeze_enable_address  0xe600b0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmcrr_ecc_address  0xe600c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmcrr_ecc_stat_address  0xe600c0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmcrr_ecc_en0_address  0xe600c4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmcrr_ecc_en1_address  0xe600c8ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmcrr_ecc_inj_address  0xe600ccul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmcrr_ecc_freeze_enable_address  0xe600d0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmpfc_ecc_address  0xe600e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmpfc_ecc_stat_address  0xe600e0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmpfc_ecc_en0_address  0xe600e4ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmpfc_ecc_en1_address  0xe600e8ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmpfc_ecc_inj_address  0xe600ecul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_p2s2tmpfc_ecc_freeze_enable_address  0xe600f0ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_afifo_overflow_address  0xe60100ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_afifo_overflow_stat_address  0xe60100ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_afifo_overflow_en0_address  0xe60104ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_afifo_overflow_en1_address  0xe60108ul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_afifo_overflow_inj_address  0xe6010cul
#define DEF_tof3_reg_device_select_tm_top_tm_ddr_top_tm_fab_shim_intr_afifo_overflow_freeze_enable_address  0xe60110ul
#define DEF_tof3_reg_eth400g_address  0x2000000ul
#define DEF_tof3_reg_eth400g_array_element_size  0x40000ul
#define DEF_tof3_reg_eth400g_array_count  0x21ul
#define DEF_tof3_reg_eth400g_array_index_max  0x20ul
#define DEF_tof3_reg_eth400g_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_address  0x2000000ul
#define DEF_tof3_reg_eth400g_eth400g_app_scratch_address  0x2000000ul
#define DEF_tof3_reg_eth400g_eth400g_app_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_scratch_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_dft_csr_address  0x2000010ul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_soft_reset_address  0x2000014ul
#define DEF_tof3_reg_eth400g_eth400g_app_chnl_seq_address  0x2000018ul
#define DEF_tof3_reg_eth400g_eth400g_app_port_alive_lut_address  0x200001cul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_mac_ts_offset_ctrl_address  0x2000020ul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_0_2_address  0x2000020ul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_ctrl_1_2_address  0x2000024ul
#define DEF_tof3_reg_eth400g_eth400g_app_global_intr_stat_address  0x2000028ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_ctrl_address  0x2000030ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_ctrl_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_status_address  0x2000040ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_status_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_status_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_status_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_status_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_txcrc_trunc_ctrl_address  0x2000050ul
#define DEF_tof3_reg_eth400g_eth400g_app_txcrc_trunc_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_txcrc_trunc_ctrl_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_txcrc_trunc_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_txcrc_trunc_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxff_ctrl_address  0x2000060ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxff_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxff_ctrl_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxff_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxff_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxpkt_err_sts_address  0x2000070ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxpkt_err_sts_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxpkt_err_sts_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxpkt_err_sts_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxpkt_err_sts_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_ring_addr_address  0x2000080ul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_ring_wdata_address  0x2000084ul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_ring_rdata_address  0x2000088ul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_ring_ctrl_address  0x200008cul
#define DEF_tof3_reg_eth400g_eth400g_app_eth_ring_setup_address  0x2000090ul
#define DEF_tof3_reg_eth400g_eth400g_app_soft_port_alive_address  0x2000094ul
#define DEF_tof3_reg_eth400g_eth400g_app_chnl_intr_address  0x20000a0ul
#define DEF_tof3_reg_eth400g_eth400g_app_chnl_intr_stat_address  0x20000a0ul
#define DEF_tof3_reg_eth400g_eth400g_app_chnl_intr_en0_address  0x20000a4ul
#define DEF_tof3_reg_eth400g_eth400g_app_chnl_intr_en1_address  0x20000a8ul
#define DEF_tof3_reg_eth400g_eth400g_app_chnl_intr_inj_address  0x20000acul
#define DEF_tof3_reg_eth400g_eth400g_app_chnl_intr_freeze_enable_address  0x20000b0ul
#define DEF_tof3_reg_eth400g_eth400g_app_mem_intr_address  0x20000c0ul
#define DEF_tof3_reg_eth400g_eth400g_app_mem_intr_stat_address  0x20000c0ul
#define DEF_tof3_reg_eth400g_eth400g_app_mem_intr_en0_address  0x20000c4ul
#define DEF_tof3_reg_eth400g_eth400g_app_mem_intr_en1_address  0x20000c8ul
#define DEF_tof3_reg_eth400g_eth400g_app_mem_intr_inj_address  0x20000ccul
#define DEF_tof3_reg_eth400g_eth400g_app_mem_intr_freeze_enable_address  0x20000d0ul
#define DEF_tof3_reg_eth400g_eth400g_app_uctrl_intr_address  0x20000e0ul
#define DEF_tof3_reg_eth400g_eth400g_app_uctrl_intr_stat_address  0x20000e0ul
#define DEF_tof3_reg_eth400g_eth400g_app_uctrl_intr_en0_address  0x20000e4ul
#define DEF_tof3_reg_eth400g_eth400g_app_uctrl_intr_en1_address  0x20000e8ul
#define DEF_tof3_reg_eth400g_eth400g_app_uctrl_intr_inj_address  0x20000ecul
#define DEF_tof3_reg_eth400g_eth400g_app_uctrl_intr_freeze_enable_address  0x20000f0ul
#define DEF_tof3_reg_eth400g_eth400g_app_txff_ecc_address  0x20000f4ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxff_stat_ecc_address  0x20000f8ul
#define DEF_tof3_reg_eth400g_eth400g_app_txfifo_sbe_err_log_address  0x20000fcul
#define DEF_tof3_reg_eth400g_eth400g_app_txfifo_mbe_err_log_address  0x2000100ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxappfifo_sbe_err_log_address  0x2000104ul
#define DEF_tof3_reg_eth400g_eth400g_app_rxappfifo_mbe_err_log_address  0x2000108ul
#define DEF_tof3_reg_eth400g_eth400g_app_statmem_sbe_err_log_address  0x200010cul
#define DEF_tof3_reg_eth400g_eth400g_app_statmem_mbe_err_log_address  0x2000110ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80mem_sbe_err_log_address  0x2000114ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80mem_mbe_err_log_address  0x2000118ul
#define DEF_tof3_reg_eth400g_eth400g_app_crcerr_inj_address  0x200011cul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_intr_address  0x2000120ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_intr_stat_address  0x2000120ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_intr_en0_address  0x2000124ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_intr_en1_address  0x2000128ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_intr_inj_address  0x200012cul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_intr_freeze_enable_address  0x2000130ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_debug_ctrl_address  0x2000134ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_debug_head_ptr_address  0x2000138ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_debug_tail_ptr_address  0x200013cul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_stall_on_error_address  0x2000140ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_halted_status_address  0x2000144ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_watchdog_ctrl_address  0x2000148ul
#define DEF_tof3_reg_eth400g_eth400g_app_tv80_watchdog_count_address  0x200014cul
#define DEF_tof3_reg_eth400g_eth400g_app_rxpol_ctrl_address  0x2000150ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_lut_decode_address  0x2000154ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile0_address  0x2000160ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile0_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile0_array_count  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile0_array_index_max  0x7ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile0_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile1_address  0x2000180ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile1_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile1_array_count  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile1_array_index_max  0x7ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile1_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile2_address  0x20001a0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile2_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile2_array_count  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile2_array_index_max  0x7ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile2_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile3_address  0x20001c0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile3_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile3_array_count  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile3_array_index_max  0x7ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile3_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile4_address  0x20001e0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile4_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile4_array_count  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile4_array_index_max  0x7ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile4_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile5_address  0x2000200ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile5_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile5_array_count  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile5_array_index_max  0x7ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_profile5_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_good_counter_address  0x2000220ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_good_counter_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_good_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_good_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_good_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_bad_counter_address  0x2000230ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_bad_counter_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_bad_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_bad_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_app_icrc_pkt_bad_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_app_err_icrc_intr_address  0x2000240ul
#define DEF_tof3_reg_eth400g_eth400g_app_err_icrc_intr_stat_address  0x2000240ul
#define DEF_tof3_reg_eth400g_eth400g_app_err_icrc_intr_en0_address  0x2000244ul
#define DEF_tof3_reg_eth400g_eth400g_app_err_icrc_intr_en1_address  0x2000248ul
#define DEF_tof3_reg_eth400g_eth400g_app_err_icrc_intr_inj_address  0x200024cul
#define DEF_tof3_reg_eth400g_eth400g_app_err_icrc_intr_freeze_enable_address  0x2000250ul
#define DEF_tof3_reg_eth400g_eth400g_sys_address  0x2001000ul
#define DEF_tof3_reg_eth400g_eth400g_sys_scratch_address  0x2001000ul
#define DEF_tof3_reg_eth400g_eth400g_sys_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_scratch_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_mac_address  0x2001010ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_mac_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_mac_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_mac_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_mac_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_sreset_address  0x2001020ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_sreset_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_sreset_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_sreset_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_sreset_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_address  0x2001030ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_pkt_len_address  0x2001040ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_pkt_len_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_pkt_len_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_pkt_len_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_pkt_len_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_fifo_address  0x2001050ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_fifo_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_fifo_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_fifo_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_tx_fifo_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_address  0x2001060ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_pkt_len_address  0x2001070ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_pkt_len_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_pkt_len_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_pkt_len_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_sys_mac_rx_pkt_len_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_pause_rx_mac_addr_address  0x2001080ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_pause_rx_mac_addr_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_pause_rx_mac_addr_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_pause_rx_mac_addr_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_pause_rx_mac_addr_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_pause_rx_mac_addr_static_pause_rx_mac_addr_0_2_address  0x2001080ul
#define DEF_tof3_reg_eth400g_eth400g_sys_static_pause_rx_mac_addr_static_pause_rx_mac_addr_1_2_address  0x2001084ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_pause_rx_ctrl_address  0x20010a0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_pause_rx_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_pause_rx_ctrl_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_pause_rx_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_pause_rx_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_txfifo_depth_address  0x20010b0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_txfifo_depth_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_txfifo_depth_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_txfifo_depth_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_txfifo_depth_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_rxfilt_address  0x20010c0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_rxfilt_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_rxfilt_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_rxfilt_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_rxfilt_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_txfilt_address  0x20010d0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_txfilt_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_txfilt_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_txfilt_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_txfilt_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_statmem_csr_wdata0_address  0x20010e0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_statmem_csr_wdata1_address  0x20010e4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_statmem_csr_ctrl_address  0x20010e8ul
#define DEF_tof3_reg_eth400g_eth400g_sys_statmem_csr_rdata0_address  0x20010ecul
#define DEF_tof3_reg_eth400g_eth400g_sys_statmem_csr_rdata1_address  0x20010f0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_statmem_csr_rerr_address  0x20010f4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_stat_clear_req_address  0x20010f8ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cfg_mac_lpbk_address  0x20010fcul
#define DEF_tof3_reg_eth400g_eth400g_sys_tx_intr_address  0x2001100ul
#define DEF_tof3_reg_eth400g_eth400g_sys_tx_intr_stat_address  0x2001100ul
#define DEF_tof3_reg_eth400g_eth400g_sys_tx_intr_en0_address  0x2001104ul
#define DEF_tof3_reg_eth400g_eth400g_sys_tx_intr_en1_address  0x2001108ul
#define DEF_tof3_reg_eth400g_eth400g_sys_tx_intr_inj_address  0x200110cul
#define DEF_tof3_reg_eth400g_eth400g_sys_tx_intr_freeze_enable_address  0x2001110ul
#define DEF_tof3_reg_eth400g_eth400g_sys_rx_intr_address  0x2001120ul
#define DEF_tof3_reg_eth400g_eth400g_sys_rx_intr_stat_address  0x2001120ul
#define DEF_tof3_reg_eth400g_eth400g_sys_rx_intr_en0_address  0x2001124ul
#define DEF_tof3_reg_eth400g_eth400g_sys_rx_intr_en1_address  0x2001128ul
#define DEF_tof3_reg_eth400g_eth400g_sys_rx_intr_inj_address  0x200112cul
#define DEF_tof3_reg_eth400g_eth400g_sys_rx_intr_freeze_enable_address  0x2001130ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_intr_address  0x2001140ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_intr_stat_address  0x2001140ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_intr_en0_address  0x2001144ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_intr_en1_address  0x2001148ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_intr_inj_address  0x200114cul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_intr_freeze_enable_address  0x2001150ul
#define DEF_tof3_reg_eth400g_eth400g_sys_err_ptp_intr_address  0x2001160ul
#define DEF_tof3_reg_eth400g_eth400g_sys_err_ptp_intr_stat_address  0x2001160ul
#define DEF_tof3_reg_eth400g_eth400g_sys_err_ptp_intr_en0_address  0x2001164ul
#define DEF_tof3_reg_eth400g_eth400g_sys_err_ptp_intr_en1_address  0x2001168ul
#define DEF_tof3_reg_eth400g_eth400g_sys_err_ptp_intr_inj_address  0x200116cul
#define DEF_tof3_reg_eth400g_eth400g_sys_err_ptp_intr_freeze_enable_address  0x2001170ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_stat_address  0x2001174ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_out_address  0x2001180ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_out_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_out_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_out_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_out_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_out_cts_fifo_out_0_2_address  0x2001180ul
#define DEF_tof3_reg_eth400g_eth400g_sys_cts_fifo_out_cts_fifo_out_1_2_address  0x2001184ul
#define DEF_tof3_reg_eth400g_eth400g_mac_address  0x2002000ul
#define DEF_tof3_reg_eth400g_eth400g_mac_scratch_address  0x2002000ul
#define DEF_tof3_reg_eth400g_eth400g_mac_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_scratch_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pma_address  0x2002010ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_strb_address  0x2002014ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_ccc_ctrl_address  0x2002018ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_ccc_scale_fns_address  0x200201cul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_txserdesmux_address  0x2002020ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_rxserdesmux_address  0x2002024ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_am_period_ctrl0_address  0x2002028ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_am_period_ctrl1_address  0x200202cul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_am_period_ctrl2_address  0x2002030ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_am_period_ctrl3_address  0x2002034ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_am_period_ctrl4_address  0x2002038ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_counter_cor_address  0x200203cul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_mac_address  0x2002040ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_mac_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_mac_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_mac_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_mac_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pause_tx_mac_addr_address  0x2002060ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pause_tx_mac_addr_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pause_tx_mac_addr_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pause_tx_mac_addr_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pause_tx_mac_addr_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pause_tx_mac_addr_static_pause_tx_mac_addr_0_2_address  0x2002060ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pause_tx_mac_addr_static_pause_tx_mac_addr_1_2_address  0x2002064ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_time_address  0x2002080ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_time_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_time_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_time_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_time_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_ctrl_address  0x2002090ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_ctrl_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pause_tx_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_rs_ctrl_address  0x20020a0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_rs_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_rs_ctrl_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_rs_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_rs_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_mode_ctrl_address  0x20020b0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_mode_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_mode_ctrl_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_mode_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_mode_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_ui_scale_fns_address  0x20020c0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_ui_scale_fns_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_ui_scale_fns_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_ui_scale_fns_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_ui_scale_fns_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_tx_dly_adj_fns_address  0x20020d0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_tx_dly_adj_fns_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_tx_dly_adj_fns_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_tx_dly_adj_fns_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_tx_dly_adj_fns_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_rx_dly_adj_fns_address  0x20020e0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_rx_dly_adj_fns_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_rx_dly_adj_fns_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_rx_dly_adj_fns_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_ptp_rx_dly_adj_fns_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_address  0x20020f0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_tx_address  0x2002100ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_tx_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_tx_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_tx_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_tx_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_rx_address  0x2002110ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_rx_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_rx_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_rx_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_static_pcs_rx_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_lsb_address  0x2002120ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_lsb_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_lsb_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_lsb_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_lsb_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_msb_address  0x2002130ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_msb_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_msb_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_msb_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_a_msb_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_lsb_address  0x2002140ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_lsb_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_lsb_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_lsb_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_lsb_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_msb_address  0x2002150ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_msb_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_msb_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_msb_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs_base_tx_c49_test_pattern_seed_b_msb_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_activate_threshold_address  0x2002160ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_activate_threshold_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_activate_threshold_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_activate_threshold_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_activate_threshold_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_deactivate_threshold_address  0x2002170ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_deactivate_threshold_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_deactivate_threshold_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_deactivate_threshold_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_deactivate_threshold_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_interval_address  0x2002180ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_interval_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_interval_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_interval_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_rx_fec_degraded_ser_interval_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pma_tx_fifo_paf_address  0x2002190ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pma_tx_fifo_paf_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pma_tx_fifo_paf_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pma_tx_fifo_paf_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pma_tx_fifo_paf_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_tx_address  0x20021a0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_tx_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_tx_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_tx_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cfg_pcs119_tx_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rx_status_address  0x20021b0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rx_status_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rx_status_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rx_status_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rx_status_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rxfifo_depth_address  0x20021c0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rxfifo_depth_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rxfifo_depth_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rxfifo_depth_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_rxfifo_depth_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_lock_address  0x20021d0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_lock_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_lock_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_lock_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_lock_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_lock_address  0x20021e0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_lock_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_lock_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_lock_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_lock_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_err_latched_address  0x20021f0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_err_latched_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_err_latched_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_err_latched_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_block_err_latched_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_err_latched_address  0x2002200ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_err_latched_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_err_latched_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_err_latched_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_amp_err_latched_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_unc_err_counter_address  0x2002220ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_unc_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_unc_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_unc_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_unc_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_unc_err_counter_fec_unc_err_counter_0_2_address  0x2002220ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_unc_err_counter_fec_unc_err_counter_1_2_address  0x2002224ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_cor_err_counter_address  0x2002240ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_cor_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_cor_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_cor_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_cor_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_cor_err_counter_fec_cor_err_counter_0_2_address  0x2002240ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_cor_err_counter_fec_cor_err_counter_1_2_address  0x2002244ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_symb_err_counter_address  0x2002260ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_symb_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_symb_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_symb_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_symb_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_symb_err_counter_fec_symb_err_counter_0_2_address  0x2002260ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_symb_err_counter_fec_symb_err_counter_1_2_address  0x2002264ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_ber_counter_address  0x2002280ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_ber_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_ber_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_ber_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_ber_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_ber_counter_pcs_ber_counter_0_2_address  0x2002280ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_ber_counter_pcs_ber_counter_1_2_address  0x2002284ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_err_block_counter_address  0x20022a0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_err_block_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_err_block_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_err_block_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_err_block_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_err_block_counter_pcs_err_block_counter_0_2_address  0x20022a0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_err_block_counter_pcs_err_block_counter_1_2_address  0x20022a4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_test_err_counter_address  0x20022c0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_test_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_test_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_test_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_test_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_test_err_counter_pcs_test_err_counter_0_2_address  0x20022c0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_test_err_counter_pcs_test_err_counter_1_2_address  0x20022c4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_block_err_counter_address  0x20022e0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_block_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_block_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_block_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_block_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_block_err_counter_pcs_block_err_counter_0_2_address  0x20022e0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_block_err_counter_pcs_block_err_counter_1_2_address  0x20022e4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_amp_err_counter_address  0x2002300ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_amp_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_amp_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_amp_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_amp_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_amp_err_counter_pcs_amp_err_counter_0_2_address  0x2002300ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_amp_err_counter_pcs_amp_err_counter_1_2_address  0x2002304ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_skew_err_counter_address  0x2002320ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_skew_err_counter_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_skew_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_skew_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_skew_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_fec_err_counter_address  0x2002330ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_fec_err_counter_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_fec_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_fec_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_fec_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_map_err_counter_address  0x2002340ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_map_err_counter_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_map_err_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_map_err_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_align_map_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_hi_ber_counter_address  0x2002350ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_hi_ber_counter_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_hi_ber_counter_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_hi_ber_counter_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_hi_ber_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_symb_err_counter_address  0x2002380ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_symb_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_symb_err_counter_array_count  0x10ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_symb_err_counter_array_index_max  0xful
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_symb_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_symb_err_counter_fec_lane_symb_err_counter_0_2_address  0x2002380ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_symb_err_counter_fec_lane_symb_err_counter_1_2_address  0x2002384ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_bit_err_counter_address  0x2002400ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_bit_err_counter_array_element_size  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_bit_err_counter_array_count  0x10ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_bit_err_counter_array_index_max  0xful
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_bit_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_bit_err_counter_fec_lane_bit_err_counter_0_2_address  0x2002400ul
#define DEF_tof3_reg_eth400g_eth400g_mac_fec_lane_bit_err_counter_fec_lane_bit_err_counter_1_2_address  0x2002404ul
#define DEF_tof3_reg_eth400g_eth400g_mac_bip_err_counter_address  0x2002500ul
#define DEF_tof3_reg_eth400g_eth400g_mac_bip_err_counter_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_bip_err_counter_array_count  0x28ul
#define DEF_tof3_reg_eth400g_eth400g_mac_bip_err_counter_array_index_max  0x27ul
#define DEF_tof3_reg_eth400g_eth400g_mac_bip_err_counter_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index0_address  0x20025a0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index0_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index0_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index0_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index0_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index1_address  0x20025b0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index1_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index1_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index1_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index1_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index2_address  0x20025c0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index2_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index2_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index2_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index2_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index3_address  0x20025d0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index3_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index3_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index3_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index3_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index4_address  0x20025e0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index4_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index4_array_count  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index4_array_index_max  0x3ul
#define DEF_tof3_reg_eth400g_eth400g_mac_pcs_rx_map_index4_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_mem_intr_address  0x2002600ul
#define DEF_tof3_reg_eth400g_eth400g_mac_mem_intr_stat_address  0x2002600ul
#define DEF_tof3_reg_eth400g_eth400g_mac_mem_intr_en0_address  0x2002604ul
#define DEF_tof3_reg_eth400g_eth400g_mac_mem_intr_en1_address  0x2002608ul
#define DEF_tof3_reg_eth400g_eth400g_mac_mem_intr_inj_address  0x200260cul
#define DEF_tof3_reg_eth400g_eth400g_mac_mem_intr_freeze_enable_address  0x2002610ul
#define DEF_tof3_reg_eth400g_eth400g_mac_link_intr_address  0x2002620ul
#define DEF_tof3_reg_eth400g_eth400g_mac_link_intr_stat_address  0x2002620ul
#define DEF_tof3_reg_eth400g_eth400g_mac_link_intr_en0_address  0x2002624ul
#define DEF_tof3_reg_eth400g_eth400g_mac_link_intr_en1_address  0x2002628ul
#define DEF_tof3_reg_eth400g_eth400g_mac_link_intr_inj_address  0x200262cul
#define DEF_tof3_reg_eth400g_eth400g_mac_link_intr_freeze_enable_address  0x2002630ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cl119_ecc_0_address  0x2002634ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cl119_ecc_1_address  0x2002638ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_ecc_address  0x200263cul
#define DEF_tof3_reg_eth400g_eth400g_mac_txappfifo_ecc_address  0x2002640ul
#define DEF_tof3_reg_eth400g_eth400g_mac_txothfifo_ecc_address  0x2002644ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_distr_ecc_address  0x2002648ul
#define DEF_tof3_reg_eth400g_eth400g_mac_cl119_sbe_err_log_address  0x200264cul
#define DEF_tof3_reg_eth400g_eth400g_mac_cl119_mbe_err_log_address  0x2002650ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_sbe_err_log_address  0x2002654ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_mbe_err_log_address  0x2002658ul
#define DEF_tof3_reg_eth400g_eth400g_mac_txappfifo_sbe_err_log_address  0x200265cul
#define DEF_tof3_reg_eth400g_eth400g_mac_txappfifo_mbe_err_log_address  0x2002660ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_distr_sbe_err_log_address  0x2002664ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_distr_mbe_err_log_address  0x2002668ul
#define DEF_tof3_reg_eth400g_eth400g_mac_txctlfifo_sbe_err_log_address  0x200266cul
#define DEF_tof3_reg_eth400g_eth400g_mac_txctlfifo_mbe_err_log_address  0x2002670ul
#define DEF_tof3_reg_eth400g_eth400g_mac_txresfifo_sbe_err_log_address  0x2002674ul
#define DEF_tof3_reg_eth400g_eth400g_mac_txresfifo_mbe_err_log_address  0x2002678ul
#define DEF_tof3_reg_eth400g_eth400g_mac_txcorfifo_sbe_err_log_address  0x200267cul
#define DEF_tof3_reg_eth400g_eth400g_mac_txcorfifo_mbe_err_log_address  0x2002680ul
#define DEF_tof3_reg_eth400g_eth400g_mac_tx_krpfec_err_inj_symb_address  0x20026c0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_tx_krpfec_err_inj_symb_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_tx_krpfec_err_inj_symb_array_count  0x10ul
#define DEF_tof3_reg_eth400g_eth400g_mac_tx_krpfec_err_inj_symb_array_index_max  0xful
#define DEF_tof3_reg_eth400g_eth400g_mac_tx_krpfec_err_inj_symb_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_tx_krpfec_err_inj_ctrl_address  0x2002700ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_ctrl_address  0x2002704ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_lut_address  0x2002720ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_lut_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_lut_array_count  0x8ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_lut_array_index_max  0x7ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_lut_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_cnt_address  0x2002800ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_cnt_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_cnt_array_count  0x80ul
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_cnt_array_index_max  0x7ful
#define DEF_tof3_reg_eth400g_eth400g_mac_krpfec_err_distr_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_eth400g_eth400g_tv80_address  0x2010000ul
#define DEF_tof3_reg_eth400g_eth400g_tv80_dummy_register_address  0x2010000ul
#define DEF_tof3_reg_eth400g_eth400g_tv80_dummy_register_array_element_size  0x4ul
#define DEF_tof3_reg_eth400g_eth400g_tv80_dummy_register_array_count  0x2000ul
#define DEF_tof3_reg_eth400g_eth400g_tv80_dummy_register_array_index_max  0x1ffful
#define DEF_tof3_reg_eth400g_eth400g_tv80_dummy_register_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_address  0x3000000ul
#define DEF_tof3_reg_serdes_serdes0_address  0x3000000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_address  0x3000000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_address  0x3000000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_array_count  0x4ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_array_index_max  0x3ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_register_per_lane_address  0x3000000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_cmn_address  0x3020000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_cmn_register_common_address  0x3020000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_mem_address  0x3028000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_mem_register_mem_address  0x3028000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_mem_register_mem_array_count  0x2000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_mem_register_mem_array_index_max  0x1ffful
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_addrmap_serdes4ln_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_address  0x3030000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_scratch_0_address  0x3030000ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_scratch_1_address  0x3030004ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_scratch_2_address  0x3030008ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_scratch_3_address  0x303000cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_dft_csr_address  0x3030010ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_clkobs_ctrl_address  0x3030014ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_rxsigok_ctrl_address  0x3030018ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_ppm_sel_address  0x303001cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_ppm_ctrl_address  0x3030020ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_ppm_stat_address  0x3030024ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_soft_reset_address  0x3030028ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_common_ctrl_address  0x303002cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_common_stat_address  0x3030030ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_reg_ctrl_address  0x3030034ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_sds_intr_address  0x3030040ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_sds_intr_stat_address  0x3030040ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_sds_intr_en0_address  0x3030044ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_sds_intr_en1_address  0x3030048ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_sds_intr_inj_address  0x303004cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_sds_intr_freeze_enable_address  0x3030050ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_anlt_intr_address  0x3030060ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_anlt_intr_stat_address  0x3030060ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_anlt_intr_en0_address  0x3030064ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_anlt_intr_en1_address  0x3030068ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_anlt_intr_inj_address  0x303006cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_anlt_intr_freeze_enable_address  0x3030070ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_ecc_address  0x3030074ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_sbe_err_log_address  0x3030078ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_mbe_err_log_address  0x303007cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_tx_pmafifo_mincnt_address  0x3030080ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_tx_pmafifo_mincnt_array_count  0x4ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_tx_pmafifo_mincnt_array_index_max  0x3ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_address  0x3030100ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_array_element_size  0x34ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_array_count  0x4ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_array_index_max  0x3ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_tx_state_address  0x3030100ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_tx_control_address  0x3030104ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_tx_fir_address  0x3030108ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_rx_state_address  0x303010cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_rx_control_address  0x3030110ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_rx_linkeval_address  0x3030114ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_rx_linkstat_address  0x3030118ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_loopback_address  0x303011cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x3030120ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_eth_anlt_stat0_address  0x3030124ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_eth_anlt_stat1_address  0x3030128ul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x303012cul
#define DEF_tof3_reg_serdes_serdes0_serdes4ln_glue_regs_serdes_lane_serdes_pending_status_address  0x3030130ul
#define DEF_tof3_reg_serdes_serdes1_address  0x3040000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_address  0x3040000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_address  0x3040000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_register_per_lane_address  0x3040000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_cmn_address  0x3060000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_cmn_register_common_address  0x3060000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_mem_address  0x3068000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_mem_register_mem_address  0x3068000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes1_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_address  0x3070000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_scratch_0_address  0x3070000ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_scratch_1_address  0x3070004ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_scratch_2_address  0x3070008ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_scratch_3_address  0x307000cul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_dft_csr_address  0x3070010ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3070014ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3070018ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_ppm_sel_address  0x307001cul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_ppm_ctrl_address  0x3070020ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_ppm_stat_address  0x3070024ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_soft_reset_address  0x3070028ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_reg_ctrl_address  0x307002cul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_sds_intr_address  0x3070040ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_sds_intr_stat_address  0x3070040ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_sds_intr_en0_address  0x3070044ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_sds_intr_en1_address  0x3070048ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_sds_intr_inj_address  0x307004cul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_sds_intr_freeze_enable_address  0x3070050ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_anlt_intr_address  0x3070060ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_anlt_intr_stat_address  0x3070060ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_anlt_intr_en0_address  0x3070064ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_anlt_intr_en1_address  0x3070068ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_anlt_intr_inj_address  0x307006cul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3070070ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_ecc_address  0x3070074ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_sbe_err_log_address  0x3070078ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_mbe_err_log_address  0x307007cul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3070080ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_address  0x3070100ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3070100ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3070104ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3070108ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x307010cul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3070110ul
#define DEF_tof3_reg_serdes_serdes1_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3070114ul
#define DEF_tof3_reg_serdes_serdes2_address  0x3080000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_address  0x3080000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_address  0x3080000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_register_per_lane_address  0x3080000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_cmn_address  0x30a0000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_cmn_register_common_address  0x30a0000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_mem_address  0x30a8000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_mem_register_mem_address  0x30a8000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes2_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_address  0x30b0000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_scratch_0_address  0x30b0000ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_scratch_1_address  0x30b0004ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_scratch_2_address  0x30b0008ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_scratch_3_address  0x30b000cul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_dft_csr_address  0x30b0010ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_clkobs_ctrl_address  0x30b0014ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x30b0018ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_ppm_sel_address  0x30b001cul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_ppm_ctrl_address  0x30b0020ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_ppm_stat_address  0x30b0024ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_soft_reset_address  0x30b0028ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_reg_ctrl_address  0x30b002cul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_sds_intr_address  0x30b0040ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_sds_intr_stat_address  0x30b0040ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_sds_intr_en0_address  0x30b0044ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_sds_intr_en1_address  0x30b0048ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_sds_intr_inj_address  0x30b004cul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_sds_intr_freeze_enable_address  0x30b0050ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_anlt_intr_address  0x30b0060ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_anlt_intr_stat_address  0x30b0060ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_anlt_intr_en0_address  0x30b0064ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_anlt_intr_en1_address  0x30b0068ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_anlt_intr_inj_address  0x30b006cul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_anlt_intr_freeze_enable_address  0x30b0070ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_ecc_address  0x30b0074ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_sbe_err_log_address  0x30b0078ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_mbe_err_log_address  0x30b007cul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_tx_pmafifo_mincnt_address  0x30b0080ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_address  0x30b0100ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x30b0100ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x30b0104ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x30b0108ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x30b010cul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x30b0110ul
#define DEF_tof3_reg_serdes_serdes2_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x30b0114ul
#define DEF_tof3_reg_serdes_serdes3_address  0x30c0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_address  0x30c0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_address  0x30c0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_register_per_lane_address  0x30c0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_cmn_address  0x30e0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_cmn_register_common_address  0x30e0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_mem_address  0x30e8000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_mem_register_mem_address  0x30e8000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes3_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_address  0x30f0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_scratch_0_address  0x30f0000ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_scratch_1_address  0x30f0004ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_scratch_2_address  0x30f0008ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_scratch_3_address  0x30f000cul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_dft_csr_address  0x30f0010ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_clkobs_ctrl_address  0x30f0014ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x30f0018ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_ppm_sel_address  0x30f001cul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_ppm_ctrl_address  0x30f0020ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_ppm_stat_address  0x30f0024ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_soft_reset_address  0x30f0028ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_reg_ctrl_address  0x30f002cul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_sds_intr_address  0x30f0040ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_sds_intr_stat_address  0x30f0040ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_sds_intr_en0_address  0x30f0044ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_sds_intr_en1_address  0x30f0048ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_sds_intr_inj_address  0x30f004cul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_sds_intr_freeze_enable_address  0x30f0050ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_anlt_intr_address  0x30f0060ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_anlt_intr_stat_address  0x30f0060ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_anlt_intr_en0_address  0x30f0064ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_anlt_intr_en1_address  0x30f0068ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_anlt_intr_inj_address  0x30f006cul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_anlt_intr_freeze_enable_address  0x30f0070ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_ecc_address  0x30f0074ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_sbe_err_log_address  0x30f0078ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_mbe_err_log_address  0x30f007cul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_tx_pmafifo_mincnt_address  0x30f0080ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_address  0x30f0100ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x30f0100ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x30f0104ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x30f0108ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x30f010cul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x30f0110ul
#define DEF_tof3_reg_serdes_serdes3_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x30f0114ul
#define DEF_tof3_reg_serdes_serdes4_address  0x3100000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_address  0x3100000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_address  0x3100000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_register_per_lane_address  0x3100000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_cmn_address  0x3120000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_cmn_register_common_address  0x3120000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_mem_address  0x3128000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_mem_register_mem_address  0x3128000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes4_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_address  0x3130000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_scratch_0_address  0x3130000ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_scratch_1_address  0x3130004ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_scratch_2_address  0x3130008ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_scratch_3_address  0x313000cul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_dft_csr_address  0x3130010ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3130014ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3130018ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_ppm_sel_address  0x313001cul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_ppm_ctrl_address  0x3130020ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_ppm_stat_address  0x3130024ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_soft_reset_address  0x3130028ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_reg_ctrl_address  0x313002cul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_sds_intr_address  0x3130040ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_sds_intr_stat_address  0x3130040ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_sds_intr_en0_address  0x3130044ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_sds_intr_en1_address  0x3130048ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_sds_intr_inj_address  0x313004cul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_sds_intr_freeze_enable_address  0x3130050ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_anlt_intr_address  0x3130060ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_anlt_intr_stat_address  0x3130060ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_anlt_intr_en0_address  0x3130064ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_anlt_intr_en1_address  0x3130068ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_anlt_intr_inj_address  0x313006cul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3130070ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_ecc_address  0x3130074ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_sbe_err_log_address  0x3130078ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_mbe_err_log_address  0x313007cul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3130080ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_address  0x3130100ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3130100ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3130104ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3130108ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x313010cul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3130110ul
#define DEF_tof3_reg_serdes_serdes4_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3130114ul
#define DEF_tof3_reg_serdes_serdes5_address  0x3140000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_address  0x3140000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_address  0x3140000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_register_per_lane_address  0x3140000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_cmn_address  0x3160000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_cmn_register_common_address  0x3160000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_mem_address  0x3168000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_mem_register_mem_address  0x3168000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes5_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_address  0x3170000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_scratch_0_address  0x3170000ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_scratch_1_address  0x3170004ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_scratch_2_address  0x3170008ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_scratch_3_address  0x317000cul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_dft_csr_address  0x3170010ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3170014ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3170018ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_ppm_sel_address  0x317001cul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_ppm_ctrl_address  0x3170020ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_ppm_stat_address  0x3170024ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_soft_reset_address  0x3170028ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_reg_ctrl_address  0x317002cul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_sds_intr_address  0x3170040ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_sds_intr_stat_address  0x3170040ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_sds_intr_en0_address  0x3170044ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_sds_intr_en1_address  0x3170048ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_sds_intr_inj_address  0x317004cul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_sds_intr_freeze_enable_address  0x3170050ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_anlt_intr_address  0x3170060ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_anlt_intr_stat_address  0x3170060ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_anlt_intr_en0_address  0x3170064ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_anlt_intr_en1_address  0x3170068ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_anlt_intr_inj_address  0x317006cul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3170070ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_ecc_address  0x3170074ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_sbe_err_log_address  0x3170078ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_mbe_err_log_address  0x317007cul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3170080ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_address  0x3170100ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3170100ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3170104ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3170108ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x317010cul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3170110ul
#define DEF_tof3_reg_serdes_serdes5_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3170114ul
#define DEF_tof3_reg_serdes_serdes6_address  0x3180000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_address  0x3180000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_address  0x3180000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_register_per_lane_address  0x3180000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_cmn_address  0x31a0000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_cmn_register_common_address  0x31a0000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_mem_address  0x31a8000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_mem_register_mem_address  0x31a8000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes6_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_address  0x31b0000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_scratch_0_address  0x31b0000ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_scratch_1_address  0x31b0004ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_scratch_2_address  0x31b0008ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_scratch_3_address  0x31b000cul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_dft_csr_address  0x31b0010ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_clkobs_ctrl_address  0x31b0014ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x31b0018ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_ppm_sel_address  0x31b001cul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_ppm_ctrl_address  0x31b0020ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_ppm_stat_address  0x31b0024ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_soft_reset_address  0x31b0028ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_reg_ctrl_address  0x31b002cul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_sds_intr_address  0x31b0040ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_sds_intr_stat_address  0x31b0040ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_sds_intr_en0_address  0x31b0044ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_sds_intr_en1_address  0x31b0048ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_sds_intr_inj_address  0x31b004cul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_sds_intr_freeze_enable_address  0x31b0050ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_anlt_intr_address  0x31b0060ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_anlt_intr_stat_address  0x31b0060ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_anlt_intr_en0_address  0x31b0064ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_anlt_intr_en1_address  0x31b0068ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_anlt_intr_inj_address  0x31b006cul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_anlt_intr_freeze_enable_address  0x31b0070ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_ecc_address  0x31b0074ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_sbe_err_log_address  0x31b0078ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_mbe_err_log_address  0x31b007cul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_tx_pmafifo_mincnt_address  0x31b0080ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_address  0x31b0100ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x31b0100ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x31b0104ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x31b0108ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x31b010cul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x31b0110ul
#define DEF_tof3_reg_serdes_serdes6_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x31b0114ul
#define DEF_tof3_reg_serdes_serdes7_address  0x31c0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_address  0x31c0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_address  0x31c0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_register_per_lane_address  0x31c0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_cmn_address  0x31e0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_cmn_register_common_address  0x31e0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_mem_address  0x31e8000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_mem_register_mem_address  0x31e8000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes7_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_address  0x31f0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_scratch_0_address  0x31f0000ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_scratch_1_address  0x31f0004ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_scratch_2_address  0x31f0008ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_scratch_3_address  0x31f000cul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_dft_csr_address  0x31f0010ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_clkobs_ctrl_address  0x31f0014ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x31f0018ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_ppm_sel_address  0x31f001cul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_ppm_ctrl_address  0x31f0020ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_ppm_stat_address  0x31f0024ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_soft_reset_address  0x31f0028ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_reg_ctrl_address  0x31f002cul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_sds_intr_address  0x31f0040ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_sds_intr_stat_address  0x31f0040ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_sds_intr_en0_address  0x31f0044ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_sds_intr_en1_address  0x31f0048ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_sds_intr_inj_address  0x31f004cul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_sds_intr_freeze_enable_address  0x31f0050ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_anlt_intr_address  0x31f0060ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_anlt_intr_stat_address  0x31f0060ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_anlt_intr_en0_address  0x31f0064ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_anlt_intr_en1_address  0x31f0068ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_anlt_intr_inj_address  0x31f006cul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_anlt_intr_freeze_enable_address  0x31f0070ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_ecc_address  0x31f0074ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_sbe_err_log_address  0x31f0078ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_mbe_err_log_address  0x31f007cul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_tx_pmafifo_mincnt_address  0x31f0080ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_address  0x31f0100ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x31f0100ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x31f0104ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x31f0108ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x31f010cul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x31f0110ul
#define DEF_tof3_reg_serdes_serdes7_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x31f0114ul
#define DEF_tof3_reg_serdes_serdes8_address  0x3200000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_address  0x3200000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_address  0x3200000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_register_per_lane_address  0x3200000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_cmn_address  0x3220000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_cmn_register_common_address  0x3220000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_mem_address  0x3228000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_mem_register_mem_address  0x3228000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes8_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_address  0x3230000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_scratch_0_address  0x3230000ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_scratch_1_address  0x3230004ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_scratch_2_address  0x3230008ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_scratch_3_address  0x323000cul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_dft_csr_address  0x3230010ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3230014ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3230018ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_ppm_sel_address  0x323001cul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_ppm_ctrl_address  0x3230020ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_ppm_stat_address  0x3230024ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_soft_reset_address  0x3230028ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_reg_ctrl_address  0x323002cul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_sds_intr_address  0x3230040ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_sds_intr_stat_address  0x3230040ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_sds_intr_en0_address  0x3230044ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_sds_intr_en1_address  0x3230048ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_sds_intr_inj_address  0x323004cul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_sds_intr_freeze_enable_address  0x3230050ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_anlt_intr_address  0x3230060ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_anlt_intr_stat_address  0x3230060ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_anlt_intr_en0_address  0x3230064ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_anlt_intr_en1_address  0x3230068ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_anlt_intr_inj_address  0x323006cul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3230070ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_ecc_address  0x3230074ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_sbe_err_log_address  0x3230078ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_mbe_err_log_address  0x323007cul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3230080ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_address  0x3230100ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3230100ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3230104ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3230108ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x323010cul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3230110ul
#define DEF_tof3_reg_serdes_serdes8_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3230114ul
#define DEF_tof3_reg_serdes_serdes9_address  0x3240000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_address  0x3240000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_address  0x3240000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_register_per_lane_address  0x3240000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_cmn_address  0x3260000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_cmn_register_common_address  0x3260000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_mem_address  0x3268000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_mem_register_mem_address  0x3268000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes9_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_address  0x3270000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_scratch_0_address  0x3270000ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_scratch_1_address  0x3270004ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_scratch_2_address  0x3270008ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_scratch_3_address  0x327000cul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_dft_csr_address  0x3270010ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3270014ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3270018ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_ppm_sel_address  0x327001cul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_ppm_ctrl_address  0x3270020ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_ppm_stat_address  0x3270024ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_soft_reset_address  0x3270028ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_reg_ctrl_address  0x327002cul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_sds_intr_address  0x3270040ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_sds_intr_stat_address  0x3270040ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_sds_intr_en0_address  0x3270044ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_sds_intr_en1_address  0x3270048ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_sds_intr_inj_address  0x327004cul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_sds_intr_freeze_enable_address  0x3270050ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_anlt_intr_address  0x3270060ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_anlt_intr_stat_address  0x3270060ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_anlt_intr_en0_address  0x3270064ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_anlt_intr_en1_address  0x3270068ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_anlt_intr_inj_address  0x327006cul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3270070ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_ecc_address  0x3270074ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_sbe_err_log_address  0x3270078ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_mbe_err_log_address  0x327007cul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3270080ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_address  0x3270100ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3270100ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3270104ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3270108ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x327010cul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3270110ul
#define DEF_tof3_reg_serdes_serdes9_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3270114ul
#define DEF_tof3_reg_serdes_serdes10_address  0x3280000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_address  0x3280000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_address  0x3280000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_register_per_lane_address  0x3280000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_cmn_address  0x32a0000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_cmn_register_common_address  0x32a0000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_mem_address  0x32a8000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_mem_register_mem_address  0x32a8000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes10_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_address  0x32b0000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_scratch_0_address  0x32b0000ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_scratch_1_address  0x32b0004ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_scratch_2_address  0x32b0008ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_scratch_3_address  0x32b000cul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_dft_csr_address  0x32b0010ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_clkobs_ctrl_address  0x32b0014ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x32b0018ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_ppm_sel_address  0x32b001cul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_ppm_ctrl_address  0x32b0020ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_ppm_stat_address  0x32b0024ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_soft_reset_address  0x32b0028ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_reg_ctrl_address  0x32b002cul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_sds_intr_address  0x32b0040ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_sds_intr_stat_address  0x32b0040ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_sds_intr_en0_address  0x32b0044ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_sds_intr_en1_address  0x32b0048ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_sds_intr_inj_address  0x32b004cul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_sds_intr_freeze_enable_address  0x32b0050ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_anlt_intr_address  0x32b0060ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_anlt_intr_stat_address  0x32b0060ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_anlt_intr_en0_address  0x32b0064ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_anlt_intr_en1_address  0x32b0068ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_anlt_intr_inj_address  0x32b006cul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_anlt_intr_freeze_enable_address  0x32b0070ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_ecc_address  0x32b0074ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_sbe_err_log_address  0x32b0078ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_mbe_err_log_address  0x32b007cul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_tx_pmafifo_mincnt_address  0x32b0080ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_address  0x32b0100ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x32b0100ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x32b0104ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x32b0108ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x32b010cul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x32b0110ul
#define DEF_tof3_reg_serdes_serdes10_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x32b0114ul
#define DEF_tof3_reg_serdes_serdes11_address  0x32c0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_address  0x32c0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_address  0x32c0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_register_per_lane_address  0x32c0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_cmn_address  0x32e0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_cmn_register_common_address  0x32e0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_mem_address  0x32e8000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_mem_register_mem_address  0x32e8000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes11_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_address  0x32f0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_scratch_0_address  0x32f0000ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_scratch_1_address  0x32f0004ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_scratch_2_address  0x32f0008ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_scratch_3_address  0x32f000cul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_dft_csr_address  0x32f0010ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_clkobs_ctrl_address  0x32f0014ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x32f0018ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_ppm_sel_address  0x32f001cul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_ppm_ctrl_address  0x32f0020ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_ppm_stat_address  0x32f0024ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_soft_reset_address  0x32f0028ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_reg_ctrl_address  0x32f002cul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_sds_intr_address  0x32f0040ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_sds_intr_stat_address  0x32f0040ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_sds_intr_en0_address  0x32f0044ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_sds_intr_en1_address  0x32f0048ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_sds_intr_inj_address  0x32f004cul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_sds_intr_freeze_enable_address  0x32f0050ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_anlt_intr_address  0x32f0060ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_anlt_intr_stat_address  0x32f0060ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_anlt_intr_en0_address  0x32f0064ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_anlt_intr_en1_address  0x32f0068ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_anlt_intr_inj_address  0x32f006cul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_anlt_intr_freeze_enable_address  0x32f0070ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_ecc_address  0x32f0074ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_sbe_err_log_address  0x32f0078ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_mbe_err_log_address  0x32f007cul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_tx_pmafifo_mincnt_address  0x32f0080ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_address  0x32f0100ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x32f0100ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x32f0104ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x32f0108ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x32f010cul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x32f0110ul
#define DEF_tof3_reg_serdes_serdes11_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x32f0114ul
#define DEF_tof3_reg_serdes_serdes12_address  0x3300000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_address  0x3300000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_address  0x3300000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_register_per_lane_address  0x3300000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_cmn_address  0x3320000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_cmn_register_common_address  0x3320000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_mem_address  0x3328000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_mem_register_mem_address  0x3328000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes12_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_address  0x3330000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_scratch_0_address  0x3330000ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_scratch_1_address  0x3330004ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_scratch_2_address  0x3330008ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_scratch_3_address  0x333000cul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_dft_csr_address  0x3330010ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3330014ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3330018ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_ppm_sel_address  0x333001cul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_ppm_ctrl_address  0x3330020ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_ppm_stat_address  0x3330024ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_soft_reset_address  0x3330028ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_reg_ctrl_address  0x333002cul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_sds_intr_address  0x3330040ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_sds_intr_stat_address  0x3330040ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_sds_intr_en0_address  0x3330044ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_sds_intr_en1_address  0x3330048ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_sds_intr_inj_address  0x333004cul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_sds_intr_freeze_enable_address  0x3330050ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_anlt_intr_address  0x3330060ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_anlt_intr_stat_address  0x3330060ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_anlt_intr_en0_address  0x3330064ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_anlt_intr_en1_address  0x3330068ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_anlt_intr_inj_address  0x333006cul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3330070ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_ecc_address  0x3330074ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_sbe_err_log_address  0x3330078ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_mbe_err_log_address  0x333007cul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3330080ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_address  0x3330100ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3330100ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3330104ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3330108ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x333010cul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3330110ul
#define DEF_tof3_reg_serdes_serdes12_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3330114ul
#define DEF_tof3_reg_serdes_serdes13_address  0x3340000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_address  0x3340000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_address  0x3340000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_register_per_lane_address  0x3340000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_cmn_address  0x3360000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_cmn_register_common_address  0x3360000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_mem_address  0x3368000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_mem_register_mem_address  0x3368000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes13_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_address  0x3370000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_scratch_0_address  0x3370000ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_scratch_1_address  0x3370004ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_scratch_2_address  0x3370008ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_scratch_3_address  0x337000cul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_dft_csr_address  0x3370010ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3370014ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3370018ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_ppm_sel_address  0x337001cul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_ppm_ctrl_address  0x3370020ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_ppm_stat_address  0x3370024ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_soft_reset_address  0x3370028ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_reg_ctrl_address  0x337002cul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_sds_intr_address  0x3370040ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_sds_intr_stat_address  0x3370040ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_sds_intr_en0_address  0x3370044ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_sds_intr_en1_address  0x3370048ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_sds_intr_inj_address  0x337004cul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_sds_intr_freeze_enable_address  0x3370050ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_anlt_intr_address  0x3370060ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_anlt_intr_stat_address  0x3370060ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_anlt_intr_en0_address  0x3370064ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_anlt_intr_en1_address  0x3370068ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_anlt_intr_inj_address  0x337006cul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3370070ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_ecc_address  0x3370074ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_sbe_err_log_address  0x3370078ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_mbe_err_log_address  0x337007cul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3370080ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_address  0x3370100ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3370100ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3370104ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3370108ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x337010cul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3370110ul
#define DEF_tof3_reg_serdes_serdes13_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3370114ul
#define DEF_tof3_reg_serdes_serdes14_address  0x3380000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_address  0x3380000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_address  0x3380000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_register_per_lane_address  0x3380000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_cmn_address  0x33a0000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_cmn_register_common_address  0x33a0000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_mem_address  0x33a8000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_mem_register_mem_address  0x33a8000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes14_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_address  0x33b0000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_scratch_0_address  0x33b0000ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_scratch_1_address  0x33b0004ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_scratch_2_address  0x33b0008ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_scratch_3_address  0x33b000cul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_dft_csr_address  0x33b0010ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_clkobs_ctrl_address  0x33b0014ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x33b0018ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_ppm_sel_address  0x33b001cul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_ppm_ctrl_address  0x33b0020ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_ppm_stat_address  0x33b0024ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_soft_reset_address  0x33b0028ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_reg_ctrl_address  0x33b002cul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_sds_intr_address  0x33b0040ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_sds_intr_stat_address  0x33b0040ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_sds_intr_en0_address  0x33b0044ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_sds_intr_en1_address  0x33b0048ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_sds_intr_inj_address  0x33b004cul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_sds_intr_freeze_enable_address  0x33b0050ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_anlt_intr_address  0x33b0060ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_anlt_intr_stat_address  0x33b0060ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_anlt_intr_en0_address  0x33b0064ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_anlt_intr_en1_address  0x33b0068ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_anlt_intr_inj_address  0x33b006cul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_anlt_intr_freeze_enable_address  0x33b0070ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_ecc_address  0x33b0074ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_sbe_err_log_address  0x33b0078ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_mbe_err_log_address  0x33b007cul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_tx_pmafifo_mincnt_address  0x33b0080ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_address  0x33b0100ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x33b0100ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x33b0104ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x33b0108ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x33b010cul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x33b0110ul
#define DEF_tof3_reg_serdes_serdes14_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x33b0114ul
#define DEF_tof3_reg_serdes_serdes15_address  0x33c0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_address  0x33c0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_address  0x33c0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_register_per_lane_address  0x33c0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_cmn_address  0x33e0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_cmn_register_common_address  0x33e0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_mem_address  0x33e8000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_mem_register_mem_address  0x33e8000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes15_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_address  0x33f0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_scratch_0_address  0x33f0000ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_scratch_1_address  0x33f0004ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_scratch_2_address  0x33f0008ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_scratch_3_address  0x33f000cul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_dft_csr_address  0x33f0010ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_clkobs_ctrl_address  0x33f0014ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x33f0018ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_ppm_sel_address  0x33f001cul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_ppm_ctrl_address  0x33f0020ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_ppm_stat_address  0x33f0024ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_soft_reset_address  0x33f0028ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_reg_ctrl_address  0x33f002cul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_sds_intr_address  0x33f0040ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_sds_intr_stat_address  0x33f0040ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_sds_intr_en0_address  0x33f0044ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_sds_intr_en1_address  0x33f0048ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_sds_intr_inj_address  0x33f004cul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_sds_intr_freeze_enable_address  0x33f0050ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_anlt_intr_address  0x33f0060ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_anlt_intr_stat_address  0x33f0060ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_anlt_intr_en0_address  0x33f0064ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_anlt_intr_en1_address  0x33f0068ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_anlt_intr_inj_address  0x33f006cul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_anlt_intr_freeze_enable_address  0x33f0070ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_ecc_address  0x33f0074ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_sbe_err_log_address  0x33f0078ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_mbe_err_log_address  0x33f007cul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_tx_pmafifo_mincnt_address  0x33f0080ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_address  0x33f0100ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x33f0100ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x33f0104ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x33f0108ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x33f010cul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x33f0110ul
#define DEF_tof3_reg_serdes_serdes15_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x33f0114ul
#define DEF_tof3_reg_serdes_serdes16_address  0x3400000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_address  0x3400000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_address  0x3400000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_register_per_lane_address  0x3400000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_cmn_address  0x3420000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_cmn_register_common_address  0x3420000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_mem_address  0x3428000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_mem_register_mem_address  0x3428000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes16_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_address  0x3430000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_scratch_0_address  0x3430000ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_scratch_1_address  0x3430004ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_scratch_2_address  0x3430008ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_scratch_3_address  0x343000cul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_dft_csr_address  0x3430010ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3430014ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3430018ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_ppm_sel_address  0x343001cul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_ppm_ctrl_address  0x3430020ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_ppm_stat_address  0x3430024ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_soft_reset_address  0x3430028ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_reg_ctrl_address  0x343002cul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_sds_intr_address  0x3430040ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_sds_intr_stat_address  0x3430040ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_sds_intr_en0_address  0x3430044ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_sds_intr_en1_address  0x3430048ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_sds_intr_inj_address  0x343004cul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_sds_intr_freeze_enable_address  0x3430050ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_anlt_intr_address  0x3430060ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_anlt_intr_stat_address  0x3430060ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_anlt_intr_en0_address  0x3430064ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_anlt_intr_en1_address  0x3430068ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_anlt_intr_inj_address  0x343006cul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3430070ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_ecc_address  0x3430074ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_sbe_err_log_address  0x3430078ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_mbe_err_log_address  0x343007cul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3430080ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_address  0x3430100ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3430100ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3430104ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3430108ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x343010cul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3430110ul
#define DEF_tof3_reg_serdes_serdes16_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3430114ul
#define DEF_tof3_reg_serdes_serdes17_address  0x3440000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_address  0x3440000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_address  0x3440000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_register_per_lane_address  0x3440000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_cmn_address  0x3460000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_cmn_register_common_address  0x3460000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_mem_address  0x3468000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_mem_register_mem_address  0x3468000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes17_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_address  0x3470000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_scratch_0_address  0x3470000ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_scratch_1_address  0x3470004ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_scratch_2_address  0x3470008ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_scratch_3_address  0x347000cul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_dft_csr_address  0x3470010ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3470014ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3470018ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_ppm_sel_address  0x347001cul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_ppm_ctrl_address  0x3470020ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_ppm_stat_address  0x3470024ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_soft_reset_address  0x3470028ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_reg_ctrl_address  0x347002cul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_sds_intr_address  0x3470040ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_sds_intr_stat_address  0x3470040ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_sds_intr_en0_address  0x3470044ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_sds_intr_en1_address  0x3470048ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_sds_intr_inj_address  0x347004cul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_sds_intr_freeze_enable_address  0x3470050ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_anlt_intr_address  0x3470060ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_anlt_intr_stat_address  0x3470060ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_anlt_intr_en0_address  0x3470064ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_anlt_intr_en1_address  0x3470068ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_anlt_intr_inj_address  0x347006cul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3470070ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_ecc_address  0x3470074ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_sbe_err_log_address  0x3470078ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_mbe_err_log_address  0x347007cul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3470080ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_address  0x3470100ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3470100ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3470104ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3470108ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x347010cul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3470110ul
#define DEF_tof3_reg_serdes_serdes17_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3470114ul
#define DEF_tof3_reg_serdes_serdes18_address  0x3480000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_address  0x3480000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_address  0x3480000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_register_per_lane_address  0x3480000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_cmn_address  0x34a0000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_cmn_register_common_address  0x34a0000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_mem_address  0x34a8000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_mem_register_mem_address  0x34a8000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes18_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_address  0x34b0000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_scratch_0_address  0x34b0000ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_scratch_1_address  0x34b0004ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_scratch_2_address  0x34b0008ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_scratch_3_address  0x34b000cul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_dft_csr_address  0x34b0010ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_clkobs_ctrl_address  0x34b0014ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x34b0018ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_ppm_sel_address  0x34b001cul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_ppm_ctrl_address  0x34b0020ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_ppm_stat_address  0x34b0024ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_soft_reset_address  0x34b0028ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_reg_ctrl_address  0x34b002cul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_sds_intr_address  0x34b0040ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_sds_intr_stat_address  0x34b0040ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_sds_intr_en0_address  0x34b0044ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_sds_intr_en1_address  0x34b0048ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_sds_intr_inj_address  0x34b004cul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_sds_intr_freeze_enable_address  0x34b0050ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_anlt_intr_address  0x34b0060ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_anlt_intr_stat_address  0x34b0060ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_anlt_intr_en0_address  0x34b0064ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_anlt_intr_en1_address  0x34b0068ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_anlt_intr_inj_address  0x34b006cul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_anlt_intr_freeze_enable_address  0x34b0070ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_ecc_address  0x34b0074ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_sbe_err_log_address  0x34b0078ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_mbe_err_log_address  0x34b007cul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_tx_pmafifo_mincnt_address  0x34b0080ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_address  0x34b0100ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x34b0100ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x34b0104ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x34b0108ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x34b010cul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x34b0110ul
#define DEF_tof3_reg_serdes_serdes18_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x34b0114ul
#define DEF_tof3_reg_serdes_serdes19_address  0x34c0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_address  0x34c0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_address  0x34c0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_register_per_lane_address  0x34c0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_cmn_address  0x34e0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_cmn_register_common_address  0x34e0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_mem_address  0x34e8000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_mem_register_mem_address  0x34e8000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes19_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_address  0x34f0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_scratch_0_address  0x34f0000ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_scratch_1_address  0x34f0004ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_scratch_2_address  0x34f0008ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_scratch_3_address  0x34f000cul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_dft_csr_address  0x34f0010ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_clkobs_ctrl_address  0x34f0014ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x34f0018ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_ppm_sel_address  0x34f001cul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_ppm_ctrl_address  0x34f0020ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_ppm_stat_address  0x34f0024ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_soft_reset_address  0x34f0028ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_reg_ctrl_address  0x34f002cul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_sds_intr_address  0x34f0040ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_sds_intr_stat_address  0x34f0040ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_sds_intr_en0_address  0x34f0044ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_sds_intr_en1_address  0x34f0048ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_sds_intr_inj_address  0x34f004cul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_sds_intr_freeze_enable_address  0x34f0050ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_anlt_intr_address  0x34f0060ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_anlt_intr_stat_address  0x34f0060ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_anlt_intr_en0_address  0x34f0064ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_anlt_intr_en1_address  0x34f0068ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_anlt_intr_inj_address  0x34f006cul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_anlt_intr_freeze_enable_address  0x34f0070ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_ecc_address  0x34f0074ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_sbe_err_log_address  0x34f0078ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_mbe_err_log_address  0x34f007cul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_tx_pmafifo_mincnt_address  0x34f0080ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_address  0x34f0100ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x34f0100ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x34f0104ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x34f0108ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x34f010cul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x34f0110ul
#define DEF_tof3_reg_serdes_serdes19_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x34f0114ul
#define DEF_tof3_reg_serdes_serdes20_address  0x3500000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_address  0x3500000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_address  0x3500000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_register_per_lane_address  0x3500000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_cmn_address  0x3520000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_cmn_register_common_address  0x3520000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_mem_address  0x3528000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_mem_register_mem_address  0x3528000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes20_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_address  0x3530000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_scratch_0_address  0x3530000ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_scratch_1_address  0x3530004ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_scratch_2_address  0x3530008ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_scratch_3_address  0x353000cul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_dft_csr_address  0x3530010ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3530014ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3530018ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_ppm_sel_address  0x353001cul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_ppm_ctrl_address  0x3530020ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_ppm_stat_address  0x3530024ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_soft_reset_address  0x3530028ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_reg_ctrl_address  0x353002cul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_sds_intr_address  0x3530040ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_sds_intr_stat_address  0x3530040ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_sds_intr_en0_address  0x3530044ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_sds_intr_en1_address  0x3530048ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_sds_intr_inj_address  0x353004cul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_sds_intr_freeze_enable_address  0x3530050ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_anlt_intr_address  0x3530060ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_anlt_intr_stat_address  0x3530060ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_anlt_intr_en0_address  0x3530064ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_anlt_intr_en1_address  0x3530068ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_anlt_intr_inj_address  0x353006cul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3530070ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_ecc_address  0x3530074ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_sbe_err_log_address  0x3530078ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_mbe_err_log_address  0x353007cul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3530080ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_address  0x3530100ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3530100ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3530104ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3530108ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x353010cul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3530110ul
#define DEF_tof3_reg_serdes_serdes20_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3530114ul
#define DEF_tof3_reg_serdes_serdes21_address  0x3540000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_address  0x3540000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_address  0x3540000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_register_per_lane_address  0x3540000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_cmn_address  0x3560000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_cmn_register_common_address  0x3560000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_mem_address  0x3568000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_mem_register_mem_address  0x3568000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes21_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_address  0x3570000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_scratch_0_address  0x3570000ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_scratch_1_address  0x3570004ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_scratch_2_address  0x3570008ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_scratch_3_address  0x357000cul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_dft_csr_address  0x3570010ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3570014ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3570018ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_ppm_sel_address  0x357001cul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_ppm_ctrl_address  0x3570020ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_ppm_stat_address  0x3570024ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_soft_reset_address  0x3570028ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_reg_ctrl_address  0x357002cul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_sds_intr_address  0x3570040ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_sds_intr_stat_address  0x3570040ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_sds_intr_en0_address  0x3570044ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_sds_intr_en1_address  0x3570048ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_sds_intr_inj_address  0x357004cul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_sds_intr_freeze_enable_address  0x3570050ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_anlt_intr_address  0x3570060ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_anlt_intr_stat_address  0x3570060ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_anlt_intr_en0_address  0x3570064ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_anlt_intr_en1_address  0x3570068ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_anlt_intr_inj_address  0x357006cul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3570070ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_ecc_address  0x3570074ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_sbe_err_log_address  0x3570078ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_mbe_err_log_address  0x357007cul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3570080ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_address  0x3570100ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3570100ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3570104ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3570108ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x357010cul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3570110ul
#define DEF_tof3_reg_serdes_serdes21_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3570114ul
#define DEF_tof3_reg_serdes_serdes22_address  0x3580000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_address  0x3580000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_address  0x3580000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_register_per_lane_address  0x3580000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_cmn_address  0x35a0000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_cmn_register_common_address  0x35a0000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_mem_address  0x35a8000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_mem_register_mem_address  0x35a8000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes22_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_address  0x35b0000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_scratch_0_address  0x35b0000ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_scratch_1_address  0x35b0004ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_scratch_2_address  0x35b0008ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_scratch_3_address  0x35b000cul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_dft_csr_address  0x35b0010ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_clkobs_ctrl_address  0x35b0014ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x35b0018ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_ppm_sel_address  0x35b001cul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_ppm_ctrl_address  0x35b0020ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_ppm_stat_address  0x35b0024ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_soft_reset_address  0x35b0028ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_reg_ctrl_address  0x35b002cul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_sds_intr_address  0x35b0040ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_sds_intr_stat_address  0x35b0040ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_sds_intr_en0_address  0x35b0044ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_sds_intr_en1_address  0x35b0048ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_sds_intr_inj_address  0x35b004cul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_sds_intr_freeze_enable_address  0x35b0050ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_anlt_intr_address  0x35b0060ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_anlt_intr_stat_address  0x35b0060ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_anlt_intr_en0_address  0x35b0064ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_anlt_intr_en1_address  0x35b0068ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_anlt_intr_inj_address  0x35b006cul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_anlt_intr_freeze_enable_address  0x35b0070ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_ecc_address  0x35b0074ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_sbe_err_log_address  0x35b0078ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_mbe_err_log_address  0x35b007cul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_tx_pmafifo_mincnt_address  0x35b0080ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_address  0x35b0100ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x35b0100ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x35b0104ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x35b0108ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x35b010cul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x35b0110ul
#define DEF_tof3_reg_serdes_serdes22_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x35b0114ul
#define DEF_tof3_reg_serdes_serdes23_address  0x35c0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_address  0x35c0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_address  0x35c0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_register_per_lane_address  0x35c0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_cmn_address  0x35e0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_cmn_register_common_address  0x35e0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_mem_address  0x35e8000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_mem_register_mem_address  0x35e8000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes23_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_address  0x35f0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_scratch_0_address  0x35f0000ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_scratch_1_address  0x35f0004ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_scratch_2_address  0x35f0008ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_scratch_3_address  0x35f000cul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_dft_csr_address  0x35f0010ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_clkobs_ctrl_address  0x35f0014ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x35f0018ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_ppm_sel_address  0x35f001cul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_ppm_ctrl_address  0x35f0020ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_ppm_stat_address  0x35f0024ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_soft_reset_address  0x35f0028ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_reg_ctrl_address  0x35f002cul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_sds_intr_address  0x35f0040ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_sds_intr_stat_address  0x35f0040ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_sds_intr_en0_address  0x35f0044ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_sds_intr_en1_address  0x35f0048ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_sds_intr_inj_address  0x35f004cul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_sds_intr_freeze_enable_address  0x35f0050ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_anlt_intr_address  0x35f0060ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_anlt_intr_stat_address  0x35f0060ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_anlt_intr_en0_address  0x35f0064ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_anlt_intr_en1_address  0x35f0068ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_anlt_intr_inj_address  0x35f006cul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_anlt_intr_freeze_enable_address  0x35f0070ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_ecc_address  0x35f0074ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_sbe_err_log_address  0x35f0078ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_mbe_err_log_address  0x35f007cul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_tx_pmafifo_mincnt_address  0x35f0080ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_address  0x35f0100ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x35f0100ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x35f0104ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x35f0108ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x35f010cul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x35f0110ul
#define DEF_tof3_reg_serdes_serdes23_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x35f0114ul
#define DEF_tof3_reg_serdes_serdes24_address  0x3600000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_address  0x3600000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_address  0x3600000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_register_per_lane_address  0x3600000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_cmn_address  0x3620000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_cmn_register_common_address  0x3620000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_mem_address  0x3628000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_mem_register_mem_address  0x3628000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes24_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_address  0x3630000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_scratch_0_address  0x3630000ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_scratch_1_address  0x3630004ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_scratch_2_address  0x3630008ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_scratch_3_address  0x363000cul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_dft_csr_address  0x3630010ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3630014ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3630018ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_ppm_sel_address  0x363001cul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_ppm_ctrl_address  0x3630020ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_ppm_stat_address  0x3630024ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_soft_reset_address  0x3630028ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_reg_ctrl_address  0x363002cul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_sds_intr_address  0x3630040ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_sds_intr_stat_address  0x3630040ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_sds_intr_en0_address  0x3630044ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_sds_intr_en1_address  0x3630048ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_sds_intr_inj_address  0x363004cul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_sds_intr_freeze_enable_address  0x3630050ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_anlt_intr_address  0x3630060ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_anlt_intr_stat_address  0x3630060ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_anlt_intr_en0_address  0x3630064ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_anlt_intr_en1_address  0x3630068ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_anlt_intr_inj_address  0x363006cul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3630070ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_ecc_address  0x3630074ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_sbe_err_log_address  0x3630078ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_mbe_err_log_address  0x363007cul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3630080ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_address  0x3630100ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3630100ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3630104ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3630108ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x363010cul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3630110ul
#define DEF_tof3_reg_serdes_serdes24_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3630114ul
#define DEF_tof3_reg_serdes_serdes25_address  0x3640000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_address  0x3640000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_address  0x3640000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_register_per_lane_address  0x3640000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_cmn_address  0x3660000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_cmn_register_common_address  0x3660000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_mem_address  0x3668000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_mem_register_mem_address  0x3668000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes25_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_address  0x3670000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_scratch_0_address  0x3670000ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_scratch_1_address  0x3670004ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_scratch_2_address  0x3670008ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_scratch_3_address  0x367000cul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_dft_csr_address  0x3670010ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3670014ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3670018ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_ppm_sel_address  0x367001cul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_ppm_ctrl_address  0x3670020ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_ppm_stat_address  0x3670024ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_soft_reset_address  0x3670028ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_reg_ctrl_address  0x367002cul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_sds_intr_address  0x3670040ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_sds_intr_stat_address  0x3670040ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_sds_intr_en0_address  0x3670044ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_sds_intr_en1_address  0x3670048ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_sds_intr_inj_address  0x367004cul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_sds_intr_freeze_enable_address  0x3670050ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_anlt_intr_address  0x3670060ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_anlt_intr_stat_address  0x3670060ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_anlt_intr_en0_address  0x3670064ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_anlt_intr_en1_address  0x3670068ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_anlt_intr_inj_address  0x367006cul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3670070ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_ecc_address  0x3670074ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_sbe_err_log_address  0x3670078ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_mbe_err_log_address  0x367007cul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3670080ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_address  0x3670100ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3670100ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3670104ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3670108ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x367010cul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3670110ul
#define DEF_tof3_reg_serdes_serdes25_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3670114ul
#define DEF_tof3_reg_serdes_serdes26_address  0x3680000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_address  0x3680000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_address  0x3680000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_register_per_lane_address  0x3680000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_cmn_address  0x36a0000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_cmn_register_common_address  0x36a0000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_mem_address  0x36a8000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_mem_register_mem_address  0x36a8000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes26_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_address  0x36b0000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_scratch_0_address  0x36b0000ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_scratch_1_address  0x36b0004ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_scratch_2_address  0x36b0008ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_scratch_3_address  0x36b000cul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_dft_csr_address  0x36b0010ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_clkobs_ctrl_address  0x36b0014ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x36b0018ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_ppm_sel_address  0x36b001cul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_ppm_ctrl_address  0x36b0020ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_ppm_stat_address  0x36b0024ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_soft_reset_address  0x36b0028ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_reg_ctrl_address  0x36b002cul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_sds_intr_address  0x36b0040ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_sds_intr_stat_address  0x36b0040ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_sds_intr_en0_address  0x36b0044ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_sds_intr_en1_address  0x36b0048ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_sds_intr_inj_address  0x36b004cul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_sds_intr_freeze_enable_address  0x36b0050ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_anlt_intr_address  0x36b0060ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_anlt_intr_stat_address  0x36b0060ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_anlt_intr_en0_address  0x36b0064ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_anlt_intr_en1_address  0x36b0068ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_anlt_intr_inj_address  0x36b006cul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_anlt_intr_freeze_enable_address  0x36b0070ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_ecc_address  0x36b0074ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_sbe_err_log_address  0x36b0078ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_mbe_err_log_address  0x36b007cul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_tx_pmafifo_mincnt_address  0x36b0080ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_address  0x36b0100ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x36b0100ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x36b0104ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x36b0108ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x36b010cul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x36b0110ul
#define DEF_tof3_reg_serdes_serdes26_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x36b0114ul
#define DEF_tof3_reg_serdes_serdes27_address  0x36c0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_address  0x36c0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_address  0x36c0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_register_per_lane_address  0x36c0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_cmn_address  0x36e0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_cmn_register_common_address  0x36e0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_mem_address  0x36e8000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_mem_register_mem_address  0x36e8000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes27_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_address  0x36f0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_scratch_0_address  0x36f0000ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_scratch_1_address  0x36f0004ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_scratch_2_address  0x36f0008ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_scratch_3_address  0x36f000cul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_dft_csr_address  0x36f0010ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_clkobs_ctrl_address  0x36f0014ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x36f0018ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_ppm_sel_address  0x36f001cul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_ppm_ctrl_address  0x36f0020ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_ppm_stat_address  0x36f0024ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_soft_reset_address  0x36f0028ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_reg_ctrl_address  0x36f002cul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_sds_intr_address  0x36f0040ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_sds_intr_stat_address  0x36f0040ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_sds_intr_en0_address  0x36f0044ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_sds_intr_en1_address  0x36f0048ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_sds_intr_inj_address  0x36f004cul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_sds_intr_freeze_enable_address  0x36f0050ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_anlt_intr_address  0x36f0060ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_anlt_intr_stat_address  0x36f0060ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_anlt_intr_en0_address  0x36f0064ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_anlt_intr_en1_address  0x36f0068ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_anlt_intr_inj_address  0x36f006cul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_anlt_intr_freeze_enable_address  0x36f0070ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_ecc_address  0x36f0074ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_sbe_err_log_address  0x36f0078ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_mbe_err_log_address  0x36f007cul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_tx_pmafifo_mincnt_address  0x36f0080ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_address  0x36f0100ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x36f0100ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x36f0104ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x36f0108ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x36f010cul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x36f0110ul
#define DEF_tof3_reg_serdes_serdes27_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x36f0114ul
#define DEF_tof3_reg_serdes_serdes28_address  0x3700000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_address  0x3700000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_address  0x3700000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_register_per_lane_address  0x3700000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_cmn_address  0x3720000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_cmn_register_common_address  0x3720000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_mem_address  0x3728000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_mem_register_mem_address  0x3728000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes28_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_address  0x3730000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_scratch_0_address  0x3730000ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_scratch_1_address  0x3730004ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_scratch_2_address  0x3730008ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_scratch_3_address  0x373000cul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_dft_csr_address  0x3730010ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3730014ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3730018ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_ppm_sel_address  0x373001cul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_ppm_ctrl_address  0x3730020ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_ppm_stat_address  0x3730024ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_soft_reset_address  0x3730028ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_reg_ctrl_address  0x373002cul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_sds_intr_address  0x3730040ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_sds_intr_stat_address  0x3730040ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_sds_intr_en0_address  0x3730044ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_sds_intr_en1_address  0x3730048ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_sds_intr_inj_address  0x373004cul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_sds_intr_freeze_enable_address  0x3730050ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_anlt_intr_address  0x3730060ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_anlt_intr_stat_address  0x3730060ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_anlt_intr_en0_address  0x3730064ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_anlt_intr_en1_address  0x3730068ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_anlt_intr_inj_address  0x373006cul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3730070ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_ecc_address  0x3730074ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_sbe_err_log_address  0x3730078ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_mbe_err_log_address  0x373007cul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3730080ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_address  0x3730100ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3730100ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3730104ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3730108ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x373010cul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3730110ul
#define DEF_tof3_reg_serdes_serdes28_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3730114ul
#define DEF_tof3_reg_serdes_serdes29_address  0x3740000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_address  0x3740000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_address  0x3740000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_register_per_lane_address  0x3740000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_cmn_address  0x3760000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_cmn_register_common_address  0x3760000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_mem_address  0x3768000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_mem_register_mem_address  0x3768000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes29_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_address  0x3770000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_scratch_0_address  0x3770000ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_scratch_1_address  0x3770004ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_scratch_2_address  0x3770008ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_scratch_3_address  0x377000cul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_dft_csr_address  0x3770010ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3770014ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3770018ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_ppm_sel_address  0x377001cul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_ppm_ctrl_address  0x3770020ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_ppm_stat_address  0x3770024ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_soft_reset_address  0x3770028ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_reg_ctrl_address  0x377002cul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_sds_intr_address  0x3770040ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_sds_intr_stat_address  0x3770040ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_sds_intr_en0_address  0x3770044ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_sds_intr_en1_address  0x3770048ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_sds_intr_inj_address  0x377004cul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_sds_intr_freeze_enable_address  0x3770050ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_anlt_intr_address  0x3770060ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_anlt_intr_stat_address  0x3770060ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_anlt_intr_en0_address  0x3770064ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_anlt_intr_en1_address  0x3770068ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_anlt_intr_inj_address  0x377006cul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3770070ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_ecc_address  0x3770074ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_sbe_err_log_address  0x3770078ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_mbe_err_log_address  0x377007cul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3770080ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_address  0x3770100ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3770100ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3770104ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3770108ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x377010cul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3770110ul
#define DEF_tof3_reg_serdes_serdes29_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3770114ul
#define DEF_tof3_reg_serdes_serdes30_address  0x3780000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_address  0x3780000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_address  0x3780000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_register_per_lane_address  0x3780000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_cmn_address  0x37a0000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_cmn_register_common_address  0x37a0000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_mem_address  0x37a8000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_mem_register_mem_address  0x37a8000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes30_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_address  0x37b0000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_scratch_0_address  0x37b0000ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_scratch_1_address  0x37b0004ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_scratch_2_address  0x37b0008ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_scratch_3_address  0x37b000cul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_dft_csr_address  0x37b0010ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_clkobs_ctrl_address  0x37b0014ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x37b0018ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_ppm_sel_address  0x37b001cul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_ppm_ctrl_address  0x37b0020ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_ppm_stat_address  0x37b0024ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_soft_reset_address  0x37b0028ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_reg_ctrl_address  0x37b002cul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_sds_intr_address  0x37b0040ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_sds_intr_stat_address  0x37b0040ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_sds_intr_en0_address  0x37b0044ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_sds_intr_en1_address  0x37b0048ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_sds_intr_inj_address  0x37b004cul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_sds_intr_freeze_enable_address  0x37b0050ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_anlt_intr_address  0x37b0060ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_anlt_intr_stat_address  0x37b0060ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_anlt_intr_en0_address  0x37b0064ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_anlt_intr_en1_address  0x37b0068ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_anlt_intr_inj_address  0x37b006cul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_anlt_intr_freeze_enable_address  0x37b0070ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_ecc_address  0x37b0074ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_sbe_err_log_address  0x37b0078ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_mbe_err_log_address  0x37b007cul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_tx_pmafifo_mincnt_address  0x37b0080ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_address  0x37b0100ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x37b0100ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x37b0104ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x37b0108ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x37b010cul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x37b0110ul
#define DEF_tof3_reg_serdes_serdes30_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x37b0114ul
#define DEF_tof3_reg_serdes_serdes31_address  0x37c0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_address  0x37c0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_address  0x37c0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_register_per_lane_address  0x37c0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_cmn_address  0x37e0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_cmn_register_common_address  0x37e0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_mem_address  0x37e8000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_mem_register_mem_address  0x37e8000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes31_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_address  0x37f0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_scratch_0_address  0x37f0000ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_scratch_1_address  0x37f0004ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_scratch_2_address  0x37f0008ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_scratch_3_address  0x37f000cul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_dft_csr_address  0x37f0010ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_clkobs_ctrl_address  0x37f0014ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x37f0018ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_ppm_sel_address  0x37f001cul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_ppm_ctrl_address  0x37f0020ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_ppm_stat_address  0x37f0024ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_soft_reset_address  0x37f0028ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_reg_ctrl_address  0x37f002cul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_sds_intr_address  0x37f0040ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_sds_intr_stat_address  0x37f0040ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_sds_intr_en0_address  0x37f0044ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_sds_intr_en1_address  0x37f0048ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_sds_intr_inj_address  0x37f004cul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_sds_intr_freeze_enable_address  0x37f0050ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_anlt_intr_address  0x37f0060ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_anlt_intr_stat_address  0x37f0060ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_anlt_intr_en0_address  0x37f0064ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_anlt_intr_en1_address  0x37f0068ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_anlt_intr_inj_address  0x37f006cul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_anlt_intr_freeze_enable_address  0x37f0070ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_ecc_address  0x37f0074ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_sbe_err_log_address  0x37f0078ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_mbe_err_log_address  0x37f007cul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_tx_pmafifo_mincnt_address  0x37f0080ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_address  0x37f0100ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x37f0100ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x37f0104ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x37f0108ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x37f010cul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x37f0110ul
#define DEF_tof3_reg_serdes_serdes31_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x37f0114ul
#define DEF_tof3_reg_serdes_serdes32_address  0x3800000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_address  0x3800000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_address  0x3800000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_array_element_size  0x4000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_register_per_lane_address  0x3800000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_register_per_lane_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_register_per_lane_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_register_per_lane_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_lane_register_per_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_cmn_address  0x3820000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_cmn_register_common_address  0x3820000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_cmn_register_common_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_cmn_register_common_array_count  0x400ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_cmn_register_common_array_index_max  0x3fful
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_cmn_register_common_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_mem_address  0x3828000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_mem_register_mem_address  0x3828000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_mem_register_mem_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_mem_register_mem_array_count  0x1000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_mem_register_mem_array_index_max  0xffful
#define DEF_tof3_reg_serdes_serdes32_serdes_addrmap_serdes_mem_register_mem_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_address  0x3830000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_scratch_0_address  0x3830000ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_scratch_1_address  0x3830004ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_scratch_2_address  0x3830008ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_scratch_3_address  0x383000cul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_dft_csr_address  0x3830010ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_clkobs_ctrl_address  0x3830014ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_rxsigok_ctrl_address  0x3830018ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_ppm_sel_address  0x383001cul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_ppm_ctrl_address  0x3830020ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_ppm_stat_address  0x3830024ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_soft_reset_address  0x3830028ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_reg_ctrl_address  0x383002cul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_sds_intr_address  0x3830040ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_sds_intr_stat_address  0x3830040ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_sds_intr_en0_address  0x3830044ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_sds_intr_en1_address  0x3830048ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_sds_intr_inj_address  0x383004cul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_sds_intr_freeze_enable_address  0x3830050ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_anlt_intr_address  0x3830060ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_anlt_intr_stat_address  0x3830060ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_anlt_intr_en0_address  0x3830064ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_anlt_intr_en1_address  0x3830068ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_anlt_intr_inj_address  0x383006cul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_anlt_intr_freeze_enable_address  0x3830070ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_ecc_address  0x3830074ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_sbe_err_log_address  0x3830078ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_mbe_err_log_address  0x383007cul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_tx_pmafifo_mincnt_address  0x3830080ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_tx_pmafifo_mincnt_array_element_size  0x4ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_tx_pmafifo_mincnt_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_tx_pmafifo_mincnt_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_tx_pmafifo_mincnt_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_address  0x3830100ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_array_element_size  0x18ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_array_count  0x8ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_array_index_max  0x7ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_array_index_min  0x0ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_serdes_tx_control_address  0x3830100ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_serdes_rx_control_address  0x3830104ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_serdes_rx_status_address  0x3830108ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_serdes_eth_anlt_ctrl_address  0x383010cul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_serdes_eth_anlt_stat_address  0x3830110ul
#define DEF_tof3_reg_serdes_serdes32_serdes_glue_regs_serdes_lane_serdes_eth_anlt_muxes_address  0x3830114ul
#define DEF_tof3_reg_pipes_address  0x4000000ul
#define DEF_tof3_reg_pipes_array_element_size  0x1000000ul
#define DEF_tof3_reg_pipes_array_count  0x4ul
#define DEF_tof3_reg_pipes_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_address  0x4000000ul
#define DEF_tof3_reg_pipes_mau_array_element_size  0x80000ul
#define DEF_tof3_reg_pipes_mau_array_count  0x14ul
#define DEF_tof3_reg_pipes_mau_array_index_max  0x13ul
#define DEF_tof3_reg_pipes_mau_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_address  0x4000000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_address  0x4000000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_address  0x4000000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_2_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_2_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword16_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_address  0x4001000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_2_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_2_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword16_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_address  0x4002000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_2_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_2_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword32_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_address  0x4002800ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_2_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_2_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_mocha_subword8_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_address  0x4003000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_2_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_2_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword32_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_address  0x4003800ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_2_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_2_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_dark_subword8_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_address  0x4008000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_2_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_2_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword16_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_address  0x400c000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_2_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_2_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword32_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_address  0x400e000ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_2_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_2_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_3_count  0x20ul
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_3_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_dp_imem_imem_subword8_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_address  0x4020000ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_imem_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_address  0x4020080ul
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_actionmux_din_power_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_address  0x4020100ul
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_match_input_xbar_din_power_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_address  0x4020180ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_address  0x4020180ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_fsm_snapshot_cur_stateq_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_config_address  0x4020188ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_trigger_hi_address  0x402018cul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_trigger_lo_address  0x40201a0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_hi_address  0x40201a4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_timestamp_lo_address  0x40201b0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_address  0x40201b8ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_ctl_mau_snapshot_datapath_capture_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_addr_format_address  0x40201c0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_addr_format_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_addr_format_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_addr_format_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_imem_table_addr_format_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_addr_address  0x4020400ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_addr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_address  0x4020440ul
#define DEF_tof3_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_mau_snapshot_imem_logical_read_adr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_intr_enable0_mau_gfm_hash_address  0x4020480ul
#define DEF_tof3_reg_pipes_mau_dp_intr_enable1_mau_gfm_hash_address  0x4020484ul
#define DEF_tof3_reg_pipes_mau_dp_intr_inject_mau_gfm_hash_address  0x4020488ul
#define DEF_tof3_reg_pipes_mau_dp_intr_freeze_enable_mau_gfm_hash_address  0x402048cul
#define DEF_tof3_reg_pipes_mau_dp_imem_word_read_override_address  0x40204a0ul
#define DEF_tof3_reg_pipes_mau_dp_mau_snapshot_imem_logical_selector_fallback_address  0x40204a4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_address  0x40204b0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_selector_fallback_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_dft_csr_memctrl_dp_address  0x40204c0ul
#define DEF_tof3_reg_pipes_mau_dp_action_output_delay_address  0x40204c8ul
#define DEF_tof3_reg_pipes_mau_dp_action_output_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_action_output_delay_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_action_output_delay_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_action_output_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_cur_stage_dependency_on_prev_address  0x40204d0ul
#define DEF_tof3_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_cur_stage_dependency_on_prev_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_next_stage_dependency_on_cur_address  0x40204d8ul
#define DEF_tof3_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_next_stage_dependency_on_cur_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_pipelength_added_stages_address  0x40204e0ul
#define DEF_tof3_reg_pipes_mau_dp_pipelength_added_stages_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_pipelength_added_stages_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_pipelength_added_stages_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_pipelength_added_stages_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_address  0x40204e8ul
#define DEF_tof3_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_mau_match_input_xbar_exact_match_enable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_match_ie_input_mux_sel_address  0x40204f0ul
#define DEF_tof3_reg_pipes_mau_dp_imem_parity_ctl_address  0x40204f4ul
#define DEF_tof3_reg_pipes_mau_dp_phv_fifo_enable_address  0x40204f8ul
#define DEF_tof3_reg_pipes_mau_dp_stage_concurrent_with_prev_address  0x40204fcul
#define DEF_tof3_reg_pipes_mau_dp_imem_table_addr_egress_address  0x4020600ul
#define DEF_tof3_reg_pipes_mau_dp_mau_diag_adb_ctl_address  0x4020604ul
#define DEF_tof3_reg_pipes_mau_dp_intr_status_mau_imem_address  0x4020608ul
#define DEF_tof3_reg_pipes_mau_dp_intr_enable0_mau_imem_address  0x402060cul
#define DEF_tof3_reg_pipes_mau_dp_intr_enable1_mau_imem_address  0x4020610ul
#define DEF_tof3_reg_pipes_mau_dp_intr_inject_mau_imem_address  0x4020614ul
#define DEF_tof3_reg_pipes_mau_dp_intr_freeze_enable_mau_imem_address  0x4020618ul
#define DEF_tof3_reg_pipes_mau_dp_intr_status_mau_snapshot_address  0x402061cul
#define DEF_tof3_reg_pipes_mau_dp_intr_enable0_mau_snapshot_address  0x4020620ul
#define DEF_tof3_reg_pipes_mau_dp_intr_enable1_mau_snapshot_address  0x4020624ul
#define DEF_tof3_reg_pipes_mau_dp_intr_inject_mau_snapshot_address  0x4020628ul
#define DEF_tof3_reg_pipes_mau_dp_intr_freeze_enable_mau_snapshot_address  0x402062cul
#define DEF_tof3_reg_pipes_mau_dp_mau_scratch_address  0x4020630ul
#define DEF_tof3_reg_pipes_mau_dp_imem_sbe_errlog_address  0x4020634ul
#define DEF_tof3_reg_pipes_mau_dp_hashout_ctl_address  0x4020638ul
#define DEF_tof3_reg_pipes_mau_dp_intr_status_mau_gfm_hash_address  0x402063cul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_address  0x4020680ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_address  0x4020700ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_phv_egress_thread_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_address  0x4020780ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_dp_phv_ingress_thread_imem_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_address  0x4022000ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_address  0x4022000ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_address  0x4022000ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_0_count  0x40ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_0_index_max  0x3ful
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_lo_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_address  0x4022200ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_0_count  0x40ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_0_index_max  0x3ful
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword32b_hi_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_address  0x4022800ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_0_count  0x40ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_0_index_max  0x3ful
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword8b_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_address  0x4022c00ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_0_count  0x60ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_0_index_max  0x5ful
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_match_mau_snapshot_match_subword16b_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_address  0x4023000ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_element_size  0x800ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_address  0x4023000ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_0_count  0x14ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_0_index_max  0x13ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_lo_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_address  0x4023100ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_0_count  0x14ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_0_index_max  0x13ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword32b_hi_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_address  0x4023400ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_0_count  0x14ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_0_index_max  0x13ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword8b_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_address  0x4023600ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_0_count  0x14ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_0_index_max  0x13ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_snapshot_dp_snapshot_capture_mau_snapshot_capture_subword16b_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_address  0x4030000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_address  0x4030000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_address  0x4030000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_1_count  0x100ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_1_index_max  0xfful
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_816b_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_address  0x4032000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_mau_match_input_xbar_ternary_match_enable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_address  0x4032080ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_address  0x4032080ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_count  0x11ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_index_max  0x10ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_tswizzle_tcam_byte_swizzle_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_address  0x4033000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_1_count  0x100ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_1_index_max  0xfful
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_xbar_match_input_xbar_32b_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_address  0x4038000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_address  0x4038000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_0_count  0x8ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_0_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_parity_group_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_address  0x4038100ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_count  0x34ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_index_max  0x33ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_hash_seed_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_address  0x403c000ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_0_count  0x40ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_0_index_max  0x3ful
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_1_count  0x40ul
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_1_index_max  0x3ful
#define DEF_tof3_reg_pipes_mau_dp_xbar_hash_hash_galois_field_matrix_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_address  0x4040000ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_cresp_ecc_address  0x4040000ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_sreq_ecc_address  0x4040004ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_ecc_address  0x4040008ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_ecc_sbe_errlog_address  0x404000cul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_ecc_mbe_errlog_address  0x4040010ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_req_interval_address  0x4040014ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_req_limit_address  0x4040018ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_intr_status_mau_cfg_address  0x404001cul
#define DEF_tof3_reg_pipes_mau_cfg_regs_intr_enable0_mau_cfg_address  0x4040020ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_intr_enable1_mau_cfg_address  0x4040024ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_intr_inject_mau_cfg_address  0x4040028ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_intr_freeze_enable_mau_cfg_address  0x404002cul
#define DEF_tof3_reg_pipes_mau_cfg_regs_intr_decode_top_address  0x4040030ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_q_hole_acc_errlog_hi_address  0x4040034ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_q_hole_acc_errlog_lo_address  0x4040038ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_sreq_stats_timeout_errlog_address  0x404003cul
#define DEF_tof3_reg_pipes_mau_cfg_regs_sreq_idle_timeout_errlog_address  0x4040080ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_movereg_tcam_only_address  0x4040084ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_mem_slow_mode_address  0x4040088ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_lt_thread_address  0x404008cul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_dram_thread_address  0x4040090ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_imem_bubble_req_address  0x4040094ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_cmd_queue_timeout_address  0x4040098ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_pbus_enable_address  0x404009cul
#define DEF_tof3_reg_pipes_mau_cfg_regs_stats_dump_ctl_address  0x40400c0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_cfg_regs_stats_dump_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_idle_dump_ctl_address  0x4040100ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_cfg_regs_idle_dump_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_valid_ctl_address  0x4040140ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_cfg_ctl_address  0x4040144ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_tcam_hit_xbar_ctl_address  0x4040148ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_protocol_errlog_address  0x404014cul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_address  0x4040160ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_diag_cfg_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_creq_errlog_address  0x4040180ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_creq_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_address  0x4040190ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_cresp_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_address  0x40401a0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_sreq_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_address  0x40401b0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_stats_alu_lt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_address  0x40401c0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_uram_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_address  0x40401d0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_pre_drain_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_address  0x40401d8ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_amod_wide_bubble_rsp_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_address  0x40401e0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_mram_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_address  0x40401e8ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_mau_cfg_sreq_timeout_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_dft_csr_memctrl_glue_address  0x40401f0ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_tcam_scrub_ctl_address  0x40401f4ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_stage_dump_ctl_address  0x40401f8ul
#define DEF_tof3_reg_pipes_mau_cfg_regs_pbs_creq_ecc_address  0x40401fcul
#define DEF_tof3_reg_pipes_mau_tcams_address  0x4040800ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_address  0x4040800ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_address  0x4040800ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_2_count  0x8ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_2_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_validbit_xbar_ctl_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_address  0x4040a00ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_byte_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_address  0x4040a80ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_output_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_address  0x4040b00ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_extra_bit_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_address  0x4040b80ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_tcams_vh_data_xbar_tcam_row_halfbyte_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_col_address  0x4040c00ul
#define DEF_tof3_reg_pipes_mau_tcams_col_array_element_size  0x100ul
#define DEF_tof3_reg_pipes_mau_tcams_col_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_tcams_col_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_tcams_col_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_mode_address  0x4040c00ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_mode_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_mode_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_mode_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_mode_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_address  0x4040c40ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_ghost_thread_en_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_result_ctl_address  0x4040c80ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_result_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_result_ctl_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_result_ctl_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_result_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_map_oxbar_ctl_address  0x4040cc0ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_map_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_map_oxbar_ctl_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_map_oxbar_ctl_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_tcams_col_tcam_map_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_intr_enable0_mau_tcam_array_address  0x4040e00ul
#define DEF_tof3_reg_pipes_mau_tcams_intr_enable1_mau_tcam_array_address  0x4040e04ul
#define DEF_tof3_reg_pipes_mau_tcams_intr_inject_mau_tcam_array_address  0x4040e08ul
#define DEF_tof3_reg_pipes_mau_tcams_intr_freeze_enable_mau_tcam_array_address  0x4040e0cul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_match_adr_shift_address  0x4040e20ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_match_adr_shift_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_match_adr_shift_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_match_adr_shift_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_match_adr_shift_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_output_table_thread_address  0x4040e40ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_output_table_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_output_table_thread_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_output_table_thread_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_output_table_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_mpr_tcam_table_oxbar_ctl_address  0x4040e60ul
#define DEF_tof3_reg_pipes_mau_tcams_mpr_tcam_table_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_mpr_tcam_table_oxbar_ctl_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_tcams_mpr_tcam_table_oxbar_ctl_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_tcams_mpr_tcam_table_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_scratch_address  0x4040f00ul
#define DEF_tof3_reg_pipes_mau_tcams_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_scratch_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_tcams_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_address  0x4040f10ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_lo_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_address  0x4040f20ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_logical_channel_errlog_hi_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_atomic_mod_tcam_go_address  0x4040f30ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_error_detect_enable_address  0x4040f38ul
#define DEF_tof3_reg_pipes_mau_tcams_intr_status_mau_tcam_array_address  0x4040f3cul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_parity_control_address  0x4040f80ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_parity_control_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_parity_control_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_parity_control_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_parity_control_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_sbe_errlog_address  0x4040fc0ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_sbe_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_sbe_errlog_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_sbe_errlog_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_tcams_tcam_sbe_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_address  0x4060000ul
#define DEF_tof3_reg_pipes_mau_rams_array_address  0x4060000ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_address  0x4060000ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_address  0x4060000ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_array_element_size  0x40ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_address  0x4060000ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_r_l_action_o_mux_select_address  0x4060000ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_l_stats_alu_o_mux_select_address  0x4060004ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_l_meter_alu_o_mux_select_address  0x4060008ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_l_oflo_wr_o_mux_select_address  0x406000cul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_l_oflo2_wr_o_mux_select_address  0x4060010ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_r_action_o_mux_select_address  0x4060014ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_r_stats_alu_o_mux_select_address  0x4060018ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_r_meter_alu_o_mux_select_address  0x406001cul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_r_oflo_wr_o_mux_select_address  0x4060020ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_r_oflo2_wr_o_mux_select_address  0x4060024ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_b_oflo_wr_o_mux_select_address  0x4060028ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_b_oflo2dn_wr_o_mux_select_address  0x406002cul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_b_oflo2up_rd_o_mux_select_address  0x4060030ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_t_oflo_rd_o_mux_select_address  0x4060034ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_t_oflo2dn_rd_o_mux_select_address  0x4060038ul
#define DEF_tof3_reg_pipes_mau_rams_array_switchbox_row_ctl_t_oflo2up_wr_o_mux_select_address  0x406003cul
#define DEF_tof3_reg_pipes_mau_rams_array_row_address  0x4068000ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_array_element_size  0x1000ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_address  0x4068000ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_array_element_size  0x80ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_mask_address  0x4068000ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_mask_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_mask_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_unit_ram_ctl_address  0x4068010ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_ram_vpn_address  0x4068014ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_nibble_s0q1_enable_address  0x4068018ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_nibble_s1q0_enable_address  0x406801cul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_next_table_bitpos_address  0x4068040ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_unit_ram_ecc_address  0x4068044ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_unit_ram_sbe_errlog_address  0x4068048ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_unit_ram_mbe_errlog_address  0x406804cul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_bytemask_address  0x4068060ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_count  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_ram_match_bytemask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_address  0x4068800ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_2_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_2_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_exactmatch_row_vh_xbar_byteswizzle_ctl_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_address  0x4068c00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_address  0x4068c00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_bank_enable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_alu_hashdata_bytemask_address  0x4068c80ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_address  0x4068c90ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_row_hashadr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_address  0x4068cc0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_adr_xbar_exactmatch_mem_hashadr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_address  0x4068d00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_address  0x4068d00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bank_enable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_address_address  0x4068d10ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_address_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_version_valid_address  0x4068d20ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_version_valid_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_address  0x4068d30ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_input_data_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_address  0x4068d38ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_result_bus_select_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_address  0x4068d80ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_address  0x4068dc0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_match_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_address  0x4068de0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_bus_overload_bytemask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_address  0x4068df0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_stash_stash_hashkey_data_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_address  0x4068e00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_array_element_size  0x80ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_ctl_address  0x4068e00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_matchdata_xor_en_address  0x4068e04ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_address  0x4068e10ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_vv_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_address  0x4068e40ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_entry_matchdata_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_address  0x4068e60ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_gateway_table_gateway_table_data_entry_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_xbar_address  0x4068f00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_xbar_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_xbar_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_xbar_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_xbar_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_xbar_exactmatch_row_vh_xbar_ctl_address  0x4068f00ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_vh_xbar_stateful_meter_alu_data_ctl_address  0x4068f04ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_intr_freeze_enable_mau_unit_ram_row_address  0x4068f10ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_address  0x4068f18ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_tind_ecc_error_uram_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_address  0x4068f20ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_emm_ecc_error_uram_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_address  0x4068f28ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_actiondata_error_uram_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_intr_status_mau_unit_ram_row_address  0x4068f30ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_intr_enable0_mau_unit_ram_row_address  0x4068f34ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_intr_enable1_mau_unit_ram_row_address  0x4068f38ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_intr_inject_mau_unit_ram_row_address  0x4068f3cul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_address  0x4068f80ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_mau_diag_row_adb_clk_enable_address  0x4068f80ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_xbar_disable_ram_adr_address  0x4068f84ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_byte_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_address  0x4068f98ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_input_bytemask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_address  0x4068fc0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_0_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_0_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_halfword_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_address  0x4068fe0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_array_row_action_hv_xbar_action_hv_ixbar_ctl_word_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_address  0x4070000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_address  0x4070000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_array_element_size  0x400ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_address  0x4070000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_address  0x4070000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_idletime_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_address  0x4070020ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo2_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_address  0x4070030ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_tind_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_address  0x4070038ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_vh_xbars_adr_dist_oflo_adr_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_address  0x4070080ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_vpn_ctl_address  0x4070080ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_status_mau_synth2port_address  0x4070084ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_enable0_mau_synth2port_address  0x4070088ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_enable1_mau_synth2port_address  0x407008cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_intr_inject_mau_synth2port_address  0x4070090ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_mau_synth2port_errlog_address  0x4070094ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_mau_synth2port_error_ctl_address  0x4070098ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_ctl_address  0x407009cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_address  0x40700c0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_0_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_0_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_fabric_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_address  0x40700e0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_0_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_0_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_i2portctl_synth2port_hbus_members_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_address  0x4070200ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_address  0x4070200ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_left_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_address  0x4070220ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_atomic_mod_shadow_ram_status_right_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_inj_address  0x4070280ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_inj_address  0x4070284ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_adrmux_row_mem_slow_mode_address  0x4070288ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_intr_status_mau_adrmux_row_address  0x407028cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_intr_enable0_mau_adrmux_row_address  0x4070290ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_intr_enable1_mau_adrmux_row_address  0x4070294ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_intr_inject_mau_adrmux_row_address  0x4070298ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_intr_freeze_enable_mau_adrmux_row_address  0x407029cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_address  0x40702c0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_ram_address_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_address  0x4070300ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_unitram_config_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_address  0x4070340ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_config_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_address  0x4070360ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_sbe_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_address  0x4070380ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_mapram_mbe_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_address  0x40703a0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_logical_to_physical_sweep_grant_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_address  0x40703c0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_physical_to_logical_req_inc_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_address  0x40703e0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_row_adrmux_idletime_cfg_rd_clear_val_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_address  0x4072000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_address  0x4072040ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_phv_hash_shift_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_address  0x4072060ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_ctl_address  0x4072060ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_ctl_r_oflo_color_write_o_mux_select_address  0x4072060ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_write_switchbox_ctl_b_oflo_color_write_o_mux_select_address  0x4072064ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_address  0x4072100ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mau_selector_action_adr_shift_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_address  0x4072120ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_intr_mau_decode_memory_core_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_address  0x4072130ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_data_delay_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_address  0x4072180ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_address  0x4072180ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_element_size  0x20ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_address  0x4072180ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_t_oflo2up_adr_o_mux_select_address  0x4072180ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_l_oflo_adr_o_mux_select_address  0x4072188ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_l_oflo2_adr_o_mux_select_address  0x407218cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_r_oflo_adr_o_mux_select_address  0x4072190ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_r_oflo2_adr_o_mux_select_address  0x4072194ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_b_oflo_adr_o_mux_select_address  0x4072198ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_adr_switchbox_row_ctl_b_oflo2dn_adr_o_mux_select_address  0x407219cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_address  0x4072400ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_address  0x4072400ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_element_size  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_address  0x4072400ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_t_oflo_color_o_mux_select_address  0x4072400ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_r_color0_mux_select_address  0x4072408ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_mapram_color_switchbox_row_ctl_r_color1_mux_select_address  0x407240cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_address  0x4072480ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_action_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_address  0x4072490ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_alu_group_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_address  0x40724c0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_0_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_0_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_selector_action_adr_fallback_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_address  0x4072600ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_array_element_size  0x80ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_address  0x4072600ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_address  0x4072600ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_update_interval_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_mau_stats_alu_status_ctl_address  0x4072610ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_statistics_ctl_address  0x4072618ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_statistics_ctl_teop_en_address  0x407261cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_mau_diag_stats_alu_address  0x4072640ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_status_mau_stats_alu_address  0x4072644ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_enable0_mau_stats_alu_address  0x4072648ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_enable1_mau_stats_alu_address  0x407264cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_intr_inject_mau_stats_alu_address  0x4072660ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_mau_stats_alu_status_address  0x4072664ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_address  0x4072670ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_stats_wrap_stats_lrt_threshold_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_address  0x4073000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_array_element_size  0x400ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_meter_address  0x4073000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_meter_meter_ctl_teop_en_address  0x4073000ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_meter_red_value_ctl_address  0x4073008ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_meter_meter_ctl_address  0x407300cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_address  0x4073020ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_selector_alu_ctl_address  0x4073020ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_status_mau_selector_alu_address  0x4073024ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_enable0_mau_selector_alu_address  0x4073028ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_enable1_mau_selector_alu_address  0x407302cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_intr_inject_mau_selector_alu_address  0x4073030ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_mau_selector_alu_errlog_address  0x4073034ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_mau_meter_alu_group_status_address  0x4073038ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_selector_mau_meter_alu_group_status_ctl_address  0x407303cul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_address  0x4073200ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_mau_diag_meter_alu_group_address  0x4073200ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_stateful_clear_action_output_address  0x4073204ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_address  0x4073210ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_address  0x4073220ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_const_regfile_msbs_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_address  0x4073230ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathtable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_address  0x4073280ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_common_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_address  0x4073290ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_tmatch_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_address  0x40732c0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_state_alu_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_address  0x4073300ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr2_state_alu_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_address  0x4073340ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_cmp_alu_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_address  0x4073380ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_output_alu_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_stateful_pred_intr_address  0x40733c0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_mathunit_ctl_address  0x40733c8ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_stateful_ctl_address  0x40733ccul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_address  0x40733e0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_map_alu_meter_group_stateful_salu_instr_tmatch_alu_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_address  0x4078000ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_address  0x4078000ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_address  0x4078000ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_to_teop_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_address  0x4078010ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_bus_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_address  0x4078020ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_snapshot_meter_adr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_address  0x4078030ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_enable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_address  0x4078038ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_eop_bus_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_address  0x4078040ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_stats_alu_to_logical_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_address  0x4078048ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_meter_alu_to_logical_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_address  0x4078050ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_pop_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_address  0x4078058ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_bubble_req_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_address  0x4078060ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_bubble_req_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_address  0x4078068ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idle_bubble_req_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_address  0x4078070ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_bubble_req_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_address  0x4078078ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_oflo_adr_user_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_address  0x4078100ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_atomic_mod_sram_go_pending_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_enable_address  0x4078108ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_adr_dist_idletime_adr_oxbar_ctl_address  0x407810cul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_oflo_ctl_address  0x4078110ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_mem_slow_mode_address  0x4078114ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_enable_address  0x4078118ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_32b_oxbar_ctl_address  0x407811cul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_32b_oxbar_premux_ctl_address  0x4078120ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_8b_oxbar_ctl_address  0x4078124ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_adb_map_address  0x4078128ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_stats_adr_sel_address  0x407812cul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_meter_adr_sel_address  0x4078130ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_diag_eop_vld_xport_address  0x4078134ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_intr_status_mau_ad_address  0x4078138ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_intr_enable0_mau_ad_address  0x407813cul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_address  0x4078180ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_count  0x20ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_8b_ixbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_address  0x4078200ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_count  0x20ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_index_max  0x1ful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_16b_ixbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_address  0x4078280ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_32b_ixbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_address  0x40782c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_output_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_address  0x4078300ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_color_logical_to_phys_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_address  0x4078340ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_action_data_adr_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_address  0x4078380ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_stats_adr_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_address  0x40783c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_meter_adr_icxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_address  0x4078400ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_sweep_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_address  0x4078440ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_address  0x4078480ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_intr_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_address  0x40784c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_idle_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_address  0x4078500ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_logical_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_address  0x4078540ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_stage_vpn_offset_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_address  0x4078580ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stateful_instr_width_logical_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_intr_enable1_mau_ad_address  0x40785c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_intr_inject_mau_ad_address  0x40785c4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_intr_freeze_enable_mau_ad_address  0x40785c8ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_idletime_slip_errlog_address  0x40785ccul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_address  0x40785e0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_count  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_idletime_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_address  0x4078600ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_packet_action_at_headertime_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_address  0x4078620ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_1_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_1_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_ram_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_errlog_address  0x4078640ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_adr_shift_address  0x4078644ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_address  0x4078650ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_address  0x4078660ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_cmd_ovr_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_address  0x4078670ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_sweep_num_subwords_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_address  0x4078680ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_pipe_delay_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_address  0x4078690ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_size_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_address  0x40786a0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_fsm_sweep_offset_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_address  0x40786b0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_lrt_sweep_adr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_address  0x40786c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_immediate_data_rng_logical_map_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_address  0x40786d0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_ad_direct_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_address  0x40786e0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_stats_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_address  0x40786f0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_movereg_meter_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_address  0x4078700ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_meter_virt_lt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_address  0x4078710ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_ad_stats_virt_lt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_address  0x4078720ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_control_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_address  0x4078730ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_stats_parity_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_address  0x4078740ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_deferred_meter_parity_control_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_address  0x4078750ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_def_meter_sbe_errlog_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_address  0x4078760ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_adr_dist_table_thread_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_address  0x4078770ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stats_alu_vpn_range_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_address  0x4078780ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_meter_alu_vpn_range_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_address  0x4078790ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_mau_stateful_log_counter_oxbar_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_address  0x40787a0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_meter_alu_adr_range_check_icxbar_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_address  0x40787b0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_stats_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_address  0x40787c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_dp_teop_meter_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_address  0x40787d0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_stats_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_address  0x40787e0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_teop_to_meter_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_address  0x40787f0ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_adrdist_stats_to_teop_adr_oxbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_address  0x407c000ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_address  0x407c000ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_0_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_0_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_xbar_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_address  0x407c040ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_glob_exec_lut_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_address  0x407c080ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_hitmap_output_map_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_address  0x407c0c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_next_table_lut_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_address  0x407c100ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_stash_row_nxtable_bus_drive_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_address  0x407c140ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_logicaltable_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_address  0x407c180ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_inhibit_lut_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_address  0x407c1c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_to_pbus_xbar_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_address  0x407c200ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exit_gateway_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_bus_prop_address  0x407c240ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_bus_prop_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_address  0x407c280ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_tcam_hit_address_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_address  0x407c2c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_physical_exact_match_hit_address_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_address  0x407c300ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_1_count  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_1_index_max  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_clear_address  0x407c340ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_clear_address  0x407c344ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_actiondata_error_ctl_address  0x407c348ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_imem_parity_error_ctl_address  0x407c34cul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_address  0x407c360ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_hit_to_logical_table_ixbar_outputmap_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_address  0x407c380ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_count  0x6ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_index_max  0x5ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_address  0x407c3a0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_long_brch_lut_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_address  0x407c3c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_pbus_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_address  0x407c3e0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_pbus_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_address  0x407c800ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_array_element_size  0x80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_array_count  0xcul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_array_index_max  0xbul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_address  0x407c800ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_row_action_nxtable_bus_drive_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_address  0x407c840ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_col_hitmap_output_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_address  0x407d000ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_disable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_address  0x407d020ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_tind_disable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_table_prop_address  0x407d040ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_table_prop_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_address  0x407d060ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_address  0x407d080ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_2_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_2_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_ctl_ixbar_map_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_address  0x407d0a0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_delay_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_logical_table_thread_address  0x407d0b0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_logical_table_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_logical_table_thread_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_logical_table_thread_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_logical_table_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_address  0x407d0c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_glob_exec_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_address  0x407d0d0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_always_run_address  0x407d0e0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_always_run_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_always_run_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_always_run_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_always_run_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_address  0x407d0f0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_mapram_color_map_to_logical_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_address  0x407d100ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_physical_to_meter_alu_icxbar_map_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_address  0x407d110ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_map_to_logical_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_address  0x407d120ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selector_action_entry_size_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_address  0x407d130ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_selector_action_adr_shift_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_stage_id_address  0x407d140ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_stage_id_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_address  0x407d150ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_next_table_out_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_address  0x407d160ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_next_table_out_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_address  0x407d170ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_address  0x407d180ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl2_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_address  0x407d190ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_counter_ctl3_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_address  0x407d1a0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_fifo_level_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_address  0x407d1b0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_watermark_threshold_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_address  0x407d1c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stateful_log_cur_watermark_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_dft_csr_memctrl_mmc_address  0x407d1d0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_alu_thread_address  0x407d1d8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_alu_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_address  0x407d1e0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_address  0x407d1e8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_en_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_address  0x407d1f0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_phys_result_thread_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_address  0x407d1f8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_en_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_address  0x407d400ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mode_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_address  0x407d408ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_expand_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_address  0x407d410ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_mod_enable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_address  0x407d418ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_alu_to_logical_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_address  0x407d420ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_logical_to_meter_alu_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_address  0x407d428ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_action_adr_vpn_mod_enable_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_predication_ctl_address  0x407d430ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_predication_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_predication_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_predication_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_predication_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_thread_delay_address  0x407d438ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_thread_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_address  0x407d440ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_exact_shift_ovr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_address  0x407d448ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_table_active_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_address  0x407d450ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_capture_datapath_error_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_address  0x407d458ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_global_exec_out_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_address  0x407d460ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_long_branch_out_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_address  0x407d468ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_global_exec_out_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_address  0x407d470ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_mpr_long_branch_out_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_address  0x407d478ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_table_counter_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_address  0x407d480ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_address  0x407d488ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ecc_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_address  0x407d490ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gfm_parity_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_address  0x407d498ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_emm_ecc_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_prev_error_ctl_address  0x407d4a0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_prev_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_address  0x407d4a8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_fifo_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_address  0x407d4b0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_err_idata_ovr_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_address  0x407d4b8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_o_error_fifo_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_address  0x407d4c0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_stats_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_address  0x407d4c8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_s2p_meter_error_ctl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_logical_result_delay_address  0x407d4d0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_exact_match_logical_result_en_address  0x407d4d4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_map_en_address  0x407d4d8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_map_en_gateway_address  0x407d4dcul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_tcam_actionbit_map_en_address  0x407d4e0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_terminate_address  0x407d4e4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_is_a_brch_address  0x407d4e8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_ghost_thread_address  0x407d4ecul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_stage_id_address  0x407d4f0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_en_address  0x407d4f4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_actionbit_map_en_address  0x407d4f8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_en_address  0x407d4fcul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_address  0x407d600ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_loca_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_address  0x407d800ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_map_glob_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_address  0x407da00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_address  0x407dc00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_address  0x407de00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_address  0x407e000ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_address  0x407e200ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_address  0x407e400ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_exact_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_address  0x407e600ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_1_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_1_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_next_table_lut_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_address  0x407e800ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_0_count  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_0_index_max  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_match_to_logical_table_ixbar_outputmap_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_address  0x407e900ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_2_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_2_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_map_data_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_address  0x407ea00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_0_count  0x3ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_0_index_max  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_next_table_lut_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_address  0x407eb00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_0_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_0_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_2_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_2_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_3_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_3_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_data_array_dim_3_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_en_address  0x407ec00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_en_address  0x407ec04ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_match_central_mapram_read_color_oflo_ctl_address  0x407ec08ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_en_address  0x407ec0cul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selector_hash_sps_enable_address  0x407ec10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_config_address  0x407ec14ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_hash_group_shiftcount_address  0x407ec18ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_meter_group_table_vpn_max_address  0x407ec1cul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_precolor_hash_sel_address  0x407ec20ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_bus_dep_address  0x407ec24ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_glob_exec_thread_address  0x407ec28ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_long_brch_thread_address  0x407ec2cul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mpr_always_run_address  0x407ec30ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_en_address  0x407ec34ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_logical_table_hit_address  0x407ec38ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_snapshot_gateway_table_inhibit_logical_address  0x407ec3cul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_address  0x407ec80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_payload_shifter_enable_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_address  0x407ed00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_address  0x407ed80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_default_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_address  0x407ee00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_address  0x407ee80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_address  0x407ef00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_address  0x407ef80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_address  0x407f000ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_vpn_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_address  0x407f080ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_address  0x407f100ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_address  0x407f180ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_address  0x407f200ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_address  0x407f280ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_address  0x407f300ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_address  0x407f380ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_address  0x407f400ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_hole_swizzle_mode_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_address  0x407f480ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_address  0x407f500ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_address  0x407f580ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_address  0x407f600ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_address  0x407f680ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_address  0x407f700ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_address  0x407f780ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_default_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_address  0x407f800ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_0_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_0_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_actionbit_map_data_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_address  0x407f880ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_per_entry_en_mux_ctl_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_address  0x407f900ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_shiftcount_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_address  0x407f980ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_mask_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_address  0x407fa00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_selectorlength_default_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_address  0x407fa80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_0_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_0_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_1_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_1_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_type_position_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_address  0x407fb00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_0_count  0x8ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_0_index_max  0x7ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_0_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_1_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_1_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_1_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_2_count  0x2ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_2_index_max  0x1ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_gateway_payload_match_adr_array_dim_2_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_address  0x407fb80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tcam_match_adr_to_physical_oxbar_outputmap_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ram_data_size_address  0x407fbc0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_tind_ram_data_size_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_format_data_address  0x407fc00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_format_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_format_data_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_format_data_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_next_table_format_data_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_exec_address  0x407fc40ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_exec_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_address  0x407fc80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_miss_long_brch_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_address  0x407fcc0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_pred_long_brch_lt_src_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_address  0x407fd00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_address  0x407fd40ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_immediate_data_miss_value_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_address  0x407fd80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_address  0x407fdc0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_action_instruction_adr_miss_value_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_address  0x407fe00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_address  0x407fe40ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_actiondata_adr_miss_value_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_address  0x407fe80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_address  0x407fec0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_stats_adr_miss_value_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_address  0x407ff00ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_address  0x407ff40ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_meter_adr_miss_value_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_address  0x407ff80ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_tcam_shiftcount_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_address  0x407ffc0ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_count  0x10ul
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_index_max  0xful
#define DEF_tof3_reg_pipes_mau_rams_match_merge_mau_idletime_adr_miss_value_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_address  0x4c00000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_address  0x4c00000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_address  0x4c00000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_element_size  0x2000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_address  0x4c00000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_address  0x4c00000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_sw_reset_address  0x4c00000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_status_address  0x4c00008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_status_glb_status_0_2_address  0x4c00008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_status_glb_status_1_2_address  0x4c0000cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_prsr_crd_stat_address  0x4c00010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_port_rates_address  0x4c00014ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_port_en_address  0x4c00018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ctrl_address  0x4c00020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ctrl_glb_ctrl_0_2_address  0x4c00020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ctrl_glb_ctrl_1_2_address  0x4c00024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_parser_maxbyte_address  0x4c00028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_address  0x4c00080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_stat_address  0x4c00080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_stat_stat_0_3_address  0x4c00080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_stat_stat_1_3_address  0x4c00084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_stat_stat_2_3_address  0x4c00088ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en0_address  0x4c00090ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en0_en0_0_3_address  0x4c00090ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en0_en0_1_3_address  0x4c00094ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en0_en0_2_3_address  0x4c00098ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en1_address  0x4c000a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en1_en1_0_3_address  0x4c000a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en1_en1_1_3_address  0x4c000a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_en1_en1_2_3_address  0x4c000a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_inj_address  0x4c000b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_inj_inj_0_3_address  0x4c000b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_inj_inj_1_3_address  0x4c000b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_inj_inj_2_3_address  0x4c000b8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_freeze_enable_address  0x4c000c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_freeze_enable_freeze_enable_0_3_address  0x4c000c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_freeze_enable_freeze_enable_1_3_address  0x4c000c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_stat_freeze_enable_freeze_enable_2_3_address  0x4c000c8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_address  0x4c00100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pc_fatal_err_address  0x4c00100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mac_protocol_err_address  0x4c00104ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mac_runt_pkt_err_address  0x4c00108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mac_oversz_pkt_err_address  0x4c0010cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal0_err_address  0x4c00110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal1_err_address  0x4c00114ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal2_err_address  0x4c00118ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_pkt_ctl_fatal3_err_address  0x4c0011cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal0_err_address  0x4c00120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal1_err_address  0x4c00124ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal2_err_address  0x4c00128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dprsr_pkt_ctl_fatal3_err_address  0x4c0012cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal0_err_address  0x4c00130ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal1_err_address  0x4c00134ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal2_err_address  0x4c00138ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_fifo_fatal3_err_address  0x4c0013cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem0_ecc_dual_err_addr_address  0x4c00140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem0_ecc_sngl_err_addr_address  0x4c00144ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem1_ecc_dual_err_addr_address  0x4c00148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_pbc_mem1_ecc_sngl_err_addr_address  0x4c0014cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_ecc_dual_err_addr_address  0x4c00150ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_ecc_sngl_err_addr_address  0x4c00154ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_meta_fifo_ecc_dual_err_addr_address  0x4c00158ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_mbc_meta_fifo_ecc_sngl_err_addr_address  0x4c0015cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem0_ecc_dual_err_addr_address  0x4c00160ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem0_ecc_sngl_err_addr_address  0x4c00164ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem1_ecc_dual_err_addr_address  0x4c00168ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem1_ecc_sngl_err_addr_address  0x4c0016cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem2_ecc_dual_err_addr_address  0x4c00170ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_llc_mem2_ecc_sngl_err_addr_address  0x4c00174ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem0_ecc_dual_err_addr_address  0x4c00178ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem0_ecc_sngl_err_addr_address  0x4c0017cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem1_ecc_dual_err_addr_address  0x4c00180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_drop_mem1_ecc_sngl_err_addr_address  0x4c00184ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem0_ecc_dual_err_addr_address  0x4c00188ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem0_ecc_sngl_err_addr_address  0x4c0018cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem1_ecc_dual_err_addr_address  0x4c00190ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_merge_mem1_ecc_sngl_err_addr_address  0x4c00194ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_ecc_dual_err_addr_address  0x4c00198ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_papc_ecc_sngl_err_addr_address  0x4c0019cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dppc_ecc_dual_err_addr_address  0x4c001a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_dppc_ecc_sngl_err_addr_address  0x4c001a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem0_ecc_dual_err_addr_address  0x4c001a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem0_ecc_sngl_err_addr_address  0x4c001acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem1_ecc_dual_err_addr_address  0x4c001b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem1_ecc_sngl_err_addr_address  0x4c001b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem2_ecc_dual_err_addr_address  0x4c001b8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem2_ecc_sngl_err_addr_address  0x4c001bcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem3_ecc_dual_err_addr_address  0x4c001c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_gacc_mem3_ecc_sngl_err_addr_address  0x4c001c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_bcc_ecc_dual_err_addr_address  0x4c001c8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_bcc_ecc_sngl_err_addr_address  0x4c001ccul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_iport_mem_ecc_dual_err_addr_address  0x4c001d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_iport_mem_ecc_sngl_err_addr_address  0x4c001d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_tbl_mem0_ecc_dual_err_addr_address  0x4c001d8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_tbl_mem0_ecc_sngl_err_addr_address  0x4c001dcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_tbl_mem1_ecc_dual_err_addr_address  0x4c001e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_meta_tbl_mem1_ecc_sngl_err_addr_address  0x4c001e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_ro_port_mem_ecc_dual_err_addr_address  0x4c001e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_ro_port_mem_ecc_sngl_err_addr_address  0x4c001ecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_ro_resub_mem_ecc_dual_err_addr_address  0x4c001f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_intr_log_group_prsr_ro_resub_mem_ecc_sngl_err_addr_address  0x4c001f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_ecc_inj_address  0x4c001f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_ecc_inj_ecc_inj_0_2_address  0x4c001f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_ecc_inj_ecc_inj_1_2_address  0x4c001fcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_ecc_dis_address  0x4c00200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_dft_csr_address  0x4c00204ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ipb_mtu_address  0x4c00208ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_glb_group_glb_ipb_tim_off_address  0x4c0020cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_address  0x4c00800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_ctrl_address  0x4c00800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00804ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_meta_fifo_ctrl_address  0x4c00808ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_address  0x4c00810ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00810ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00814ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00818ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_ctrl_address  0x4c00820ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00820ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00824ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_acc_stat_address  0x4c00828ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum0_cfg_address  0x4c0082cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum1_cfg_address  0x4c00830ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_metanum_cfg_address  0x4c00834ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_stat_address  0x4c00838ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum0_address  0x4c0083cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pktnum1_address  0x4c00840ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_metanum_address  0x4c00844ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_drop_pkt_address  0x4c00848ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00848ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c0084cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_discard_pkt_address  0x4c00850ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00850ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00854ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_trunc_pkt_address  0x4c00858ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00858ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c0085cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_drop_trunc_pkt_address  0x4c00860ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00860ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00864ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_discard_pkt_address  0x4c00868ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00868ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c0086cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_discard_pkt_address  0x4c00870ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00870ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00874ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_pkt_address  0x4c00878ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00878ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c0087cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_err_pkt_address  0x4c00880ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00880ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00884ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_pkt_address  0x4c00888ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00888ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c0088cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_err_pkt_address  0x4c00890ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00890ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00894ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_pkt_address  0x4c00898ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00898ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c0089cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_err_pkt_address  0x4c008a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c008a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c008a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_received_pkt_address  0x4c008a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c008a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c008acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_prsr_ronum_address  0x4c008b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan0_group_chnl_pc_fifo_cnt_address  0x4c008b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_address  0x4c00900ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_ctrl_address  0x4c00900ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00900ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00904ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_meta_fifo_ctrl_address  0x4c00908ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_address  0x4c00910ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00910ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00914ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00918ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_ctrl_address  0x4c00920ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00920ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00924ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_acc_stat_address  0x4c00928ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum0_cfg_address  0x4c0092cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum1_cfg_address  0x4c00930ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_metanum_cfg_address  0x4c00934ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_stat_address  0x4c00938ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum0_address  0x4c0093cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pktnum1_address  0x4c00940ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_metanum_address  0x4c00944ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_drop_pkt_address  0x4c00948ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00948ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c0094cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_discard_pkt_address  0x4c00950ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00950ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00954ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_trunc_pkt_address  0x4c00958ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00958ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c0095cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_drop_trunc_pkt_address  0x4c00960ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00960ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00964ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_discard_pkt_address  0x4c00968ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00968ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c0096cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_discard_pkt_address  0x4c00970ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00970ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00974ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_pkt_address  0x4c00978ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00978ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c0097cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_err_pkt_address  0x4c00980ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00980ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00984ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_pkt_address  0x4c00988ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00988ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c0098cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_err_pkt_address  0x4c00990ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00990ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00994ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_pkt_address  0x4c00998ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00998ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c0099cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_err_pkt_address  0x4c009a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c009a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c009a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_received_pkt_address  0x4c009a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c009a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c009acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_prsr_ronum_address  0x4c009b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan1_group_chnl_pc_fifo_cnt_address  0x4c009b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_address  0x4c00a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_ctrl_address  0x4c00a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00a04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_meta_fifo_ctrl_address  0x4c00a08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_address  0x4c00a10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00a10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00a14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00a18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_ctrl_address  0x4c00a20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00a20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00a24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_acc_stat_address  0x4c00a28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum0_cfg_address  0x4c00a2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum1_cfg_address  0x4c00a30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_metanum_cfg_address  0x4c00a34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_stat_address  0x4c00a38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum0_address  0x4c00a3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pktnum1_address  0x4c00a40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_metanum_address  0x4c00a44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_drop_pkt_address  0x4c00a48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00a48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00a4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_discard_pkt_address  0x4c00a50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00a50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00a54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_trunc_pkt_address  0x4c00a58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00a58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00a5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_drop_trunc_pkt_address  0x4c00a60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00a60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00a64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_discard_pkt_address  0x4c00a68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00a68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00a6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_discard_pkt_address  0x4c00a70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00a70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00a74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_pkt_address  0x4c00a78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00a78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c00a7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_err_pkt_address  0x4c00a80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00a80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00a84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_pkt_address  0x4c00a88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00a88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c00a8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_err_pkt_address  0x4c00a90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00a90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00a94ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_pkt_address  0x4c00a98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00a98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c00a9cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_err_pkt_address  0x4c00aa0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c00aa0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c00aa4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_received_pkt_address  0x4c00aa8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00aa8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00aacul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_prsr_ronum_address  0x4c00ab0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan2_group_chnl_pc_fifo_cnt_address  0x4c00ab4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_address  0x4c00b00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_ctrl_address  0x4c00b00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00b00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00b04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_meta_fifo_ctrl_address  0x4c00b08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_address  0x4c00b10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00b10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00b14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00b18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_ctrl_address  0x4c00b20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00b20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00b24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_acc_stat_address  0x4c00b28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum0_cfg_address  0x4c00b2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum1_cfg_address  0x4c00b30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_metanum_cfg_address  0x4c00b34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_stat_address  0x4c00b38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum0_address  0x4c00b3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pktnum1_address  0x4c00b40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_metanum_address  0x4c00b44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_drop_pkt_address  0x4c00b48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00b48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00b4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_discard_pkt_address  0x4c00b50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00b50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00b54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_trunc_pkt_address  0x4c00b58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00b58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00b5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_drop_trunc_pkt_address  0x4c00b60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00b60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00b64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_discard_pkt_address  0x4c00b68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00b68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00b6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_discard_pkt_address  0x4c00b70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00b70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00b74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_pkt_address  0x4c00b78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00b78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c00b7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_err_pkt_address  0x4c00b80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00b80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00b84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_pkt_address  0x4c00b88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00b88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c00b8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_err_pkt_address  0x4c00b90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00b90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00b94ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_pkt_address  0x4c00b98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00b98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c00b9cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_err_pkt_address  0x4c00ba0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c00ba0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c00ba4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_received_pkt_address  0x4c00ba8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00ba8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00bacul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_prsr_ronum_address  0x4c00bb0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan3_group_chnl_pc_fifo_cnt_address  0x4c00bb4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_address  0x4c00c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_ctrl_address  0x4c00c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00c04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_meta_fifo_ctrl_address  0x4c00c08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_address  0x4c00c10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00c10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00c14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00c18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_ctrl_address  0x4c00c20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00c20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00c24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_acc_stat_address  0x4c00c28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum0_cfg_address  0x4c00c2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum1_cfg_address  0x4c00c30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_metanum_cfg_address  0x4c00c34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_stat_address  0x4c00c38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum0_address  0x4c00c3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pktnum1_address  0x4c00c40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_metanum_address  0x4c00c44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_drop_pkt_address  0x4c00c48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00c48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00c4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_discard_pkt_address  0x4c00c50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00c50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00c54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_trunc_pkt_address  0x4c00c58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00c58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00c5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_drop_trunc_pkt_address  0x4c00c60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00c60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00c64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_discard_pkt_address  0x4c00c68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00c68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00c6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_discard_pkt_address  0x4c00c70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00c70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00c74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_pkt_address  0x4c00c78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00c78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c00c7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_err_pkt_address  0x4c00c80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00c80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00c84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_pkt_address  0x4c00c88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00c88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c00c8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_err_pkt_address  0x4c00c90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00c90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00c94ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_pkt_address  0x4c00c98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00c98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c00c9cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_err_pkt_address  0x4c00ca0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c00ca0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c00ca4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_received_pkt_address  0x4c00ca8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00ca8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00cacul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_prsr_ronum_address  0x4c00cb0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan4_group_chnl_pc_fifo_cnt_address  0x4c00cb4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_address  0x4c00d00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_ctrl_address  0x4c00d00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00d00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00d04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_meta_fifo_ctrl_address  0x4c00d08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_address  0x4c00d10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00d10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00d14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00d18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_ctrl_address  0x4c00d20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00d20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00d24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_acc_stat_address  0x4c00d28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum0_cfg_address  0x4c00d2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum1_cfg_address  0x4c00d30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_metanum_cfg_address  0x4c00d34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_stat_address  0x4c00d38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum0_address  0x4c00d3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pktnum1_address  0x4c00d40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_metanum_address  0x4c00d44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_drop_pkt_address  0x4c00d48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00d48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00d4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_discard_pkt_address  0x4c00d50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00d50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00d54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_trunc_pkt_address  0x4c00d58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00d58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00d5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_drop_trunc_pkt_address  0x4c00d60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00d60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00d64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_discard_pkt_address  0x4c00d68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00d68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00d6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_discard_pkt_address  0x4c00d70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00d70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00d74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_pkt_address  0x4c00d78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00d78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c00d7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_err_pkt_address  0x4c00d80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00d80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00d84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_pkt_address  0x4c00d88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00d88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c00d8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_err_pkt_address  0x4c00d90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00d90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00d94ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_pkt_address  0x4c00d98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00d98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c00d9cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_err_pkt_address  0x4c00da0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c00da0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c00da4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_received_pkt_address  0x4c00da8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00da8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00dacul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_prsr_ronum_address  0x4c00db0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan5_group_chnl_pc_fifo_cnt_address  0x4c00db4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_address  0x4c00e00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_ctrl_address  0x4c00e00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00e00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00e04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_meta_fifo_ctrl_address  0x4c00e08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_address  0x4c00e10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00e10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00e14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00e18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_ctrl_address  0x4c00e20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00e20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00e24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_acc_stat_address  0x4c00e28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum0_cfg_address  0x4c00e2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum1_cfg_address  0x4c00e30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_metanum_cfg_address  0x4c00e34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_stat_address  0x4c00e38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum0_address  0x4c00e3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pktnum1_address  0x4c00e40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_metanum_address  0x4c00e44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_drop_pkt_address  0x4c00e48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00e48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00e4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_discard_pkt_address  0x4c00e50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00e50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00e54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_trunc_pkt_address  0x4c00e58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00e58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00e5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_drop_trunc_pkt_address  0x4c00e60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00e60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00e64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_discard_pkt_address  0x4c00e68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00e68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00e6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_discard_pkt_address  0x4c00e70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00e70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00e74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_pkt_address  0x4c00e78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00e78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c00e7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_err_pkt_address  0x4c00e80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00e80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00e84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_pkt_address  0x4c00e88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00e88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c00e8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_err_pkt_address  0x4c00e90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00e90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00e94ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_pkt_address  0x4c00e98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00e98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c00e9cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_err_pkt_address  0x4c00ea0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c00ea0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c00ea4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_received_pkt_address  0x4c00ea8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00ea8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00eacul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_prsr_ronum_address  0x4c00eb0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan6_group_chnl_pc_fifo_cnt_address  0x4c00eb4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_address  0x4c00f00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_ctrl_address  0x4c00f00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c00f00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c00f04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_meta_fifo_ctrl_address  0x4c00f08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_address  0x4c00f10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_3_address  0x4c00f10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_3_address  0x4c00f14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_2_3_address  0x4c00f18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_ctrl_address  0x4c00f20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_ctrl_chnl_acc_ctrl_0_2_address  0x4c00f20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_ctrl_chnl_acc_ctrl_1_2_address  0x4c00f24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_acc_stat_address  0x4c00f28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum0_cfg_address  0x4c00f2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum1_cfg_address  0x4c00f30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_metanum_cfg_address  0x4c00f34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_stat_address  0x4c00f38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum0_address  0x4c00f3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pktnum1_address  0x4c00f40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_metanum_address  0x4c00f44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_drop_pkt_address  0x4c00f48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_0_2_address  0x4c00f48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_drop_pkt_chnl_deparser_drop_pkt_1_2_address  0x4c00f4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_discard_pkt_address  0x4c00f50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_0_2_address  0x4c00f50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_discard_pkt_chnl_wsch_discard_pkt_1_2_address  0x4c00f54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_trunc_pkt_address  0x4c00f58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_0_2_address  0x4c00f58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_wsch_trunc_pkt_chnl_wsch_trunc_pkt_1_2_address  0x4c00f5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_drop_trunc_pkt_address  0x4c00f60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_0_2_address  0x4c00f60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_drop_trunc_pkt_chnl_drop_trunc_pkt_1_2_address  0x4c00f64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_discard_pkt_address  0x4c00f68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_0_2_address  0x4c00f68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_discard_pkt_chnl_resubmit_discard_pkt_1_2_address  0x4c00f6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_discard_pkt_address  0x4c00f70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_0_2_address  0x4c00f70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_discard_pkt_chnl_parser_discard_pkt_1_2_address  0x4c00f74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_pkt_address  0x4c00f78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c00f78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c00f7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_err_pkt_address  0x4c00f80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c00f80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c00f84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_pkt_address  0x4c00f88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c00f88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c00f8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_err_pkt_address  0x4c00f90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c00f90ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c00f94ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_pkt_address  0x4c00f98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_pkt_chnl_macs_received_pkt_0_2_address  0x4c00f98ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_pkt_chnl_macs_received_pkt_1_2_address  0x4c00f9cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_err_pkt_address  0x4c00fa0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_0_2_address  0x4c00fa0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_macs_received_err_pkt_chnl_macs_received_err_pkt_1_2_address  0x4c00fa4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_received_pkt_address  0x4c00fa8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_0_2_address  0x4c00fa8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_resubmit_received_pkt_chnl_resubmit_received_pkt_1_2_address  0x4c00facul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_prsr_ronum_address  0x4c00fb0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_chan7_group_chnl_pc_fifo_cnt_address  0x4c00fb4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_debug_bus_ctrl_address  0x4c00fb8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_ipbreg_scratch_address  0x4c00fbcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_address  0x4c01000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_element_size  0x400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_scratch_address  0x4c01000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_port_rate_cfg_address  0x4c01004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_port_chnl_en_address  0x4c01008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_state_address  0x4c0100cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_address  0x4c01010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_start_lookup_offsets_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_max_iter_address  0x4c01018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_max_cycle_address  0x4c0101cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_len_adj_address  0x4c01020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_start_address  0x4c01024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_thresh_address  0x4c01028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_address  0x4c01030ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pri_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_seq_reset_address  0x4c01038ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ver_upd_address  0x4c0103cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_address  0x4c01040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_0_8_address  0x4c01040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_1_8_address  0x4c01044ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_2_8_address  0x4c01048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_3_8_address  0x4c0104cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_4_8_address  0x4c01050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_5_8_address  0x4c01054ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_6_8_address  0x4c01058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_phv_owner_7_8_address  0x4c0105cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_address  0x4c01060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_0_8_address  0x4c01060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_1_8_address  0x4c01064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_2_8_address  0x4c01068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_3_8_address  0x4c0106cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_4_8_address  0x4c01070ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_5_8_address  0x4c01074ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_6_8_address  0x4c01078ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_multi_wr_no_multi_wr_7_8_address  0x4c0107cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_address  0x4c01080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_0_8_address  0x4c01080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_1_8_address  0x4c01084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_2_8_address  0x4c01088ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_3_8_address  0x4c0108cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_4_8_address  0x4c01090ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_5_8_address  0x4c01094ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_6_8_address  0x4c01098ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_7_8_address  0x4c0109cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_address  0x4c010a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_err_phv_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_out_arb_ctrl_address  0x4c010a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_address  0x4c010b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_0_2_address  0x4c010b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_1_2_address  0x4c010b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_address  0x4c010c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_idle_cnt_0_2_address  0x4c010c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_idle_cnt_idle_cnt_1_2_address  0x4c010c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_address  0x4c010d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_0_2_address  0x4c010d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_1_2_address  0x4c010d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_address  0x4c010e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_0_2_address  0x4c010e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_1_2_address  0x4c010e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_address  0x4c010f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_0_2_address  0x4c010f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_1_2_address  0x4c010f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_cnt_address  0x4c01100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_0_2_address  0x4c01100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_1_2_address  0x4c01104ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_stall_cnt_address  0x4c01108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_0_2_address  0x4c01108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_1_2_address  0x4c0110cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pmarb_full_stall_cnt_address  0x4c01110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pmarb_full_stall_cnt_pmarb_full_stall_cnt_0_2_address  0x4c01110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pmarb_full_stall_cnt_pmarb_full_stall_cnt_1_2_address  0x4c01114ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_cnt_address  0x4c01118ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_0_2_address  0x4c01118ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_1_2_address  0x4c0111cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_cnt_address  0x4c01120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_0_2_address  0x4c01120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_1_2_address  0x4c01124ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_cnt_address  0x4c01128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_0_2_address  0x4c01128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_1_2_address  0x4c0112cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_cnt_address  0x4c01130ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_0_2_address  0x4c01130ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_1_2_address  0x4c01134ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_cnt_address  0x4c01138ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_0_2_address  0x4c01138ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_1_2_address  0x4c0113cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_cnt_address  0x4c01140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_0_2_address  0x4c01140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_1_2_address  0x4c01144ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_cnt_address  0x4c01148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_0_2_address  0x4c01148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_1_2_address  0x4c0114cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_cnt_address  0x4c01150ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_0_2_address  0x4c01150ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_1_2_address  0x4c01154ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_cnt_address  0x4c01158ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_0_2_address  0x4c01158ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_1_2_address  0x4c0115cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_cnt_address  0x4c01160ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_0_2_address  0x4c01160ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_1_2_address  0x4c01164ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_fcs_err_cnt_address  0x4c01168ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_0_2_address  0x4c01168ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_1_2_address  0x4c0116cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_err_cnt_address  0x4c01170ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_0_2_address  0x4c01170ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_1_2_address  0x4c01174ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_cnt_address  0x4c01178ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_0_2_address  0x4c01178ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_1_2_address  0x4c0117cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_cnt_address  0x4c01180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_0_2_address  0x4c01180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_1_2_address  0x4c01184ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_cnt_address  0x4c01188ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_0_2_address  0x4c01188ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_1_2_address  0x4c0118cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_fifo_hi_wmark_address  0x4c01190ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_clot_fifo_hi_wmark_address  0x4c01194ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_pkt_fifo_hi_wmark_address  0x4c01198ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_address  0x4c011a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_stat_address  0x4c011a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_en0_address  0x4c011a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_en1_address  0x4c011a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_inj_address  0x4c011acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_intr_freeze_enable_address  0x4c011b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_no_tcam_match_err_log_address  0x4c011b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_iter_err_log_address  0x4c011b8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_timeout_cycle_err_log_address  0x4c011bcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_partial_hdr_err_log_address  0x4c011c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ctr_range_err_log_address  0x4c011c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_multi_wr_err_log_address  0x4c011c8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_phv_owner_err_log_address  0x4c011ccul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_src_ext_err_log_address  0x4c011d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_sbe_err_log_address  0x4c011d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_aram_mbe_err_log_address  0x4c011d8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_tcam_par_err_log_address  0x4c011dcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ibuf_oflow_err_log_address  0x4c011e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ibuf_uflow_err_log_address  0x4c011e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_oflow_err_log_address  0x4c011e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_uflow_err_log_address  0x4c011ecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_sbe_err_log_address  0x4c011f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_csum_mbe_err_log_address  0x4c011f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ecc_address  0x4c011f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ecc_ecc_0_2_address  0x4c011f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_ecc_ecc_1_2_address  0x4c011fcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_parity_address  0x4c01200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_mem_ctrl_address  0x4c01204ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_op_fifo_state_address  0x4c01208ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_iq_state_address  0x4c0120cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_seq_state_address  0x4c01210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_seq_state_seq_state_0_2_address  0x4c01210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ipbprsr4reg_prsr_seq_state_seq_state_1_2_address  0x4c01214ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_address  0x4c12000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_address  0x4c12000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_scratch_address  0x4c12000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_dft_csr_address  0x4c12004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_address  0x4c12020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_count  0x5ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_port_rate_cfg_4_0_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_address  0x4c12040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_count  0x5ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_mac_empty_4_0_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_debug_ctrl_address  0x4c12054ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_address  0x4c12060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_stat_address  0x4c12060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_en0_address  0x4c12064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_en1_address  0x4c12068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_inj_address  0x4c1206cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_intr_freeze_enable_address  0x4c12070ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_occ_oflow_err_log_address  0x4c12074ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_slot_ou_flow_err_log_address  0x4c12078ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll0_i_pre_wr_addr_address  0x4c1207cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_address  0x4c12200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_scratch_address  0x4c12200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_address  0x4c12210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_port_rate_cfg_8_5_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_address  0x4c12220ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_0_4_address  0x4c12220ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_1_4_address  0x4c12224ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_2_4_address  0x4c12228ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_owner_127_0_phv_owner_127_0_3_4_address  0x4c1222cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_address  0x4c12230ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_0_4_address  0x4c12230ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_1_4_address  0x4c12234ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_2_4_address  0x4c12238ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_phv_clr_on_wr_127_0_phv_clr_on_wr_127_0_3_4_address  0x4c1223cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_address  0x4c12240ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_mac_empty_8_5_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ul_i_pre_wr_addr_address  0x4c12250ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_address  0x4c12800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_scratch_address  0x4c12800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_address  0x4c12a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_start_table_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_address  0x4c12c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_i_pkt_ctr_0_2_address  0x4c12c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_pkt_ctr_i_pkt_ctr_1_2_address  0x4c12c04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_time_address  0x4c12e40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_time_i_ctr_time_0_2_address  0x4c12e40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_time_i_ctr_time_1_2_address  0x4c12e44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_ctr_sample_address  0x4c12e48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_seq_state_address  0x4c12e80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_seq_state_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_seq_state_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_seq_state_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_seq_state_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ll1_i_seq_sample_address  0x4c12ea4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_address  0x4c13000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_scratch_address  0x4c13000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_address  0x4c13020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_count  0x5ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_port_rate_cfg_4_0_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_address  0x4c13040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_count  0x5ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_mac_empty_4_0_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_address  0x4c13060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_stat_address  0x4c13060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_en0_address  0x4c13064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_en1_address  0x4c13068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_inj_address  0x4c1306cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_intr_freeze_enable_address  0x4c13070ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_occ_oflow_err_log_address  0x4c13074ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_slot_ou_flow_err_log_address  0x4c13078ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_e_pre_wr_addr_address  0x4c1307cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr0_tm_status_phv_address  0x4c13080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_address  0x4c13200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_scratch_address  0x4c13200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_address  0x4c13210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_port_rate_cfg_8_5_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_address  0x4c13220ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_0_4_address  0x4c13220ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_1_4_address  0x4c13224ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_2_4_address  0x4c13228ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_owner_255_128_phv_owner_255_128_3_4_address  0x4c1322cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_address  0x4c13230ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_0_4_address  0x4c13230ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_1_4_address  0x4c13234ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_2_4_address  0x4c13238ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_phv_clr_on_wr_255_128_phv_clr_on_wr_255_128_3_4_address  0x4c1323cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_address  0x4c13240ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_mac_empty_8_5_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_ur_e_pre_wr_addr_address  0x4c13250ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_address  0x4c13800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_scratch_address  0x4c13800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_tm_status_phv_address  0x4c13804ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_address  0x4c13a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_start_table_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_g_start_table_address  0x4c13b20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_address  0x4c13c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_e_pkt_ctr_0_2_address  0x4c13c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_pkt_ctr_e_pkt_ctr_1_2_address  0x4c13c04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_time_address  0x4c13e40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_time_e_ctr_time_0_2_address  0x4c13e40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_time_e_ctr_time_1_2_address  0x4c13e44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_ctr_sample_address  0x4c13e48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_seq_state_address  0x4c13e80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_seq_state_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_seq_state_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_seq_state_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_seq_state_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pmergereg_lr1_e_seq_sample_address  0x4c13ea4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_address  0x4c14000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_address  0x4c14000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_scratch_address  0x4c14000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_address  0x4c14040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_rate_ctrl_address  0x4c14064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_rate_ctrl_bond_address  0x4c14068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_address  0x4c14200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_chnl_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_address  0x4c14400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_dprsr_cred_status_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bubble_count_address  0x4c14520ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bubble_count_i_bubble_count_0_2_address  0x4c14520ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bubble_count_i_bubble_count_1_2_address  0x4c14524ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_count_address  0x4c14528ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_count_i_phv_count_0_2_address  0x4c14528ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_phv_count_i_phv_count_1_2_address  0x4c1452cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_eop_count_address  0x4c14530ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_eop_count_i_eop_count_0_2_address  0x4c14530ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_eop_count_i_eop_count_1_2_address  0x4c14534ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_phv_count_address  0x4c14538ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_phv_count_i_norm_phv_count_0_2_address  0x4c14538ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_phv_count_i_norm_phv_count_1_2_address  0x4c1453cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_eop_count_address  0x4c14540ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_eop_count_i_norm_eop_count_0_2_address  0x4c14540ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_norm_eop_count_i_norm_eop_count_1_2_address  0x4c14544ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_phv_count_address  0x4c14548ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_phv_count_i_resub_phv_count_0_2_address  0x4c14548ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_phv_count_i_resub_phv_count_1_2_address  0x4c1454cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_eop_count_address  0x4c14550ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_eop_count_i_resub_eop_count_0_2_address  0x4c14550ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_resub_eop_count_i_resub_eop_count_1_2_address  0x4c14554ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_address  0x4c14580ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_port_dbg_en_address  0x4c145c8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_slot_ctrl_address  0x4c145ccul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_slot_status_address  0x4c145d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_400g_address  0x4c145d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_200g_address  0x4c145d8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_100g_address  0x4c145dcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_50g_address  0x4c145e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_40g_address  0x4c145e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_25g_address  0x4c145e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_pri_inc_ctrl_10g_address  0x4c145ecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_wb_ctrl_address  0x4c145f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_watermark_address  0x4c14600ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_watermark_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_watermark_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_watermark_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_watermark_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_res_watermark_address  0x4c14680ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_res_watermark_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_res_watermark_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_res_watermark_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bc_res_watermark_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_address  0x4c146e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_stat_address  0x4c146e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_en0_address  0x4c146e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_en1_address  0x4c146e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_inj_address  0x4c146ecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_intr_freeze_enable_address  0x4c146f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_avail_oflow_err_log_address  0x4c146f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_bcnt_oflow_err_log_address  0x4c146f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_afifo_oflow_err_log_address  0x4c146fcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_arb_cred_uflow_err_log_address  0x4c14700ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_left_i_arb_cred_oflow_err_log_address  0x4c14704ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_address  0x4c14800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_scratch_address  0x4c14800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_address  0x4c14840ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_rate_ctrl_address  0x4c14864ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_g_phv_rate_ctrl_address  0x4c14868ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_rate_ctrl_bond_address  0x4c1486cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_use_i_phv_rate_ctrl_address  0x4c14870ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_address  0x4c14a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_chnl_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_address  0x4c14c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_dprsr_cred_status_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bubble_count_address  0x4c14d20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bubble_count_e_bubble_count_0_2_address  0x4c14d20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bubble_count_e_bubble_count_1_2_address  0x4c14d24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_count_address  0x4c14d28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_count_e_phv_count_0_2_address  0x4c14d28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_phv_count_e_phv_count_1_2_address  0x4c14d2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_eop_count_address  0x4c14d30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_eop_count_e_eop_count_0_2_address  0x4c14d30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_eop_count_e_eop_count_1_2_address  0x4c14d34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_address  0x4c14d80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_port_dbg_en_address  0x4c14dc8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_slot_ctrl_address  0x4c14dccul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_slot_status_address  0x4c14dd0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_400g_address  0x4c14dd4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_200g_address  0x4c14dd8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_100g_address  0x4c14ddcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_50g_address  0x4c14de0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_40g_address  0x4c14de4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_25g_address  0x4c14de8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_pri_inc_ctrl_10g_address  0x4c14decul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_wb_ctrl_address  0x4c14df0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bc_watermark_address  0x4c14e00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bc_watermark_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bc_watermark_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bc_watermark_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bc_watermark_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_address  0x4c14e60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_stat_address  0x4c14e60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_en0_address  0x4c14e64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_en1_address  0x4c14e68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_inj_address  0x4c14e6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_intr_freeze_enable_address  0x4c14e70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_avail_oflow_err_log_address  0x4c14e74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_bcnt_oflow_err_log_address  0x4c14e78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_afifo_oflow_err_log_address  0x4c14e7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_arb_cred_uflow_err_log_address  0x4c14e80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_parbreg_right_e_arb_cred_oflow_err_log_address  0x4c14e84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_address  0x4c1a000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_address  0x4c1a000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_scratch_address  0x4c1a000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_dft_csr_address  0x4c1a004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_port_rate_cfg_address  0x4c1a040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_port_rate_cfg_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_pmerge_cred_wr_address  0x4c1a064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_pmerge_cred_rd_address  0x4c1a068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_slice_drop_cnt_address  0x4c1a080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_slice_drop_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_slice_drop_cnt_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_slice_drop_cnt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_slice_drop_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_slice_drop_cnt_slice_drop_cnt_0_2_address  0x4c1a080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_slice_drop_cnt_slice_drop_cnt_1_2_address  0x4c1a084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_mirr_drop_cnt_address  0x4c1a0a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_mirr_drop_cnt_mirr_drop_cnt_0_2_address  0x4c1a0a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_mirr_drop_cnt_mirr_drop_cnt_1_2_address  0x4c1a0a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_address  0x4c1a100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_array_element_size  0x14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_ecc_slice_buf_0_5_address  0x4c1a100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_ecc_slice_buf_1_5_address  0x4c1a104ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_ecc_slice_buf_2_5_address  0x4c1a108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_ecc_slice_buf_3_5_address  0x4c1a10cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_slice_buf_ecc_slice_buf_4_5_address  0x4c1a110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_address  0x4c1a160ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_ecc_mirr_buf_0_7_address  0x4c1a160ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_ecc_mirr_buf_1_7_address  0x4c1a164ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_ecc_mirr_buf_2_7_address  0x4c1a168ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_ecc_mirr_buf_3_7_address  0x4c1a16cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_ecc_mirr_buf_4_7_address  0x4c1a170ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_ecc_mirr_buf_5_7_address  0x4c1a174ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_mirr_buf_ecc_mirr_buf_6_7_address  0x4c1a178ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_address  0x4c1a180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_ecc_0_2_address  0x4c1a180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_ecc_ecc_1_2_address  0x4c1a184ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_intr_address  0x4c1a1a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_intr_stat_address  0x4c1a1a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_intr_en0_address  0x4c1a1a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_intr_en1_address  0x4c1a1a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_intr_inj_address  0x4c1a1acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_intr_freeze_enable_address  0x4c1a1b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_sb_oflow_err_log_address  0x4c1a1b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_sb_wr2st_afifo_oflow_err_log_address  0x4c1a1b8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_pmerge_sbe_err_log_address  0x4c1a1bcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_pmerge_mbe_err_log_address  0x4c1a1c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_0_mirr_table_id_ctrl_address  0x4c1a1c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_address  0x4c1b000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_scratch_2_address  0x4c1b000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_port_rate_cfg_2_address  0x4c1b040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_port_rate_cfg_2_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_port_rate_cfg_2_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_port_rate_cfg_2_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_port_rate_cfg_2_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_chan_en_address  0x4c1b080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_chan_en_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_chan_en_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_chan_en_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_chan_en_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_pkt_ctr_address  0x4c1b400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_pkt_ctr_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_pkt_ctr_array_count  0x49ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_pkt_ctr_array_index_max  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_pkt_ctr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_pkt_ctr_pkt_ctr_0_2_address  0x4c1b400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_pkt_ctr_pkt_ctr_1_2_address  0x4c1b404ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_ctr_address  0x4c1b800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_ctr_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_ctr_array_count  0x49ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_ctr_array_index_max  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_ctr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_ctr_byte_ctr_0_2_address  0x4c1b800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_ctr_byte_ctr_1_2_address  0x4c1b804ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ctr_time_address  0x4c1ba48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ctr_time_ctr_time_0_2_address  0x4c1ba48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ctr_time_ctr_time_1_2_address  0x4c1ba4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ctr_sample_address  0x4c1ba50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_es_400g_address  0x4c1ba54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_es_200g_address  0x4c1ba58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_es_100g_address  0x4c1ba5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_es_50g_address  0x4c1ba60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_es_40g_address  0x4c1ba64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_es_25g_address  0x4c1ba68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_es_10g_address  0x4c1ba6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_sm_400g_address  0x4c1ba70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_sm_200g_address  0x4c1ba74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_sm_100g_address  0x4c1ba78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_sm_50g_address  0x4c1ba7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_sm_40g_address  0x4c1ba80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_sm_25g_address  0x4c1ba84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_hold_sm_10g_address  0x4c1ba88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_bank_swap_address  0x4c1ba8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sc_delay_address  0x4c1bb00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sc_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sc_delay_array_count  0x20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sc_delay_array_index_max  0x1ful
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sc_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_shaper_ctrl_address  0x4c1bb80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_out_ctrl_address  0x4c1bb84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ecc_2_address  0x4c1bb88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ecc_2_ecc_2_0_2_address  0x4c1bb88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ecc_2_ecc_2_1_2_address  0x4c1bb8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_intr_2_address  0x4c1bba0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_intr_2_stat_address  0x4c1bba0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_intr_2_en0_address  0x4c1bba4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_intr_2_en1_address  0x4c1bba8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_intr_2_inj_address  0x4c1bbacul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_intr_2_freeze_enable_address  0x4c1bbb0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_0_sbe_err_log_address  0x4c1bbb4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_0_mbe_err_log_address  0x4c1bbb8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_1_sbe_err_log_address  0x4c1bbbcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_1_mbe_err_log_address  0x4c1bbc0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_2_sbe_err_log_address  0x4c1bbc4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_2_mbe_err_log_address  0x4c1bbc8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_3_sbe_err_log_address  0x4c1bbccul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_3_mbe_err_log_address  0x4c1bbd0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_oflow_err_log_address  0x4c1bbd4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_uflow_err_log_address  0x4c1bbd8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_sb_arb2wr_afifo_oflow_err_log_address  0x4c1bbdcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_mirr_sbe_err_log_address  0x4c1bbe0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_mirr_mbe_err_log_address  0x4c1bbe4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_adj_sbe_err_log_address  0x4c1bbe8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_byte_adj_mbe_err_log_address  0x4c1bbecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_delay_fifo_perr_err_log_address  0x4c1bbf0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_ipb_pfc_afifo_oflow_err_log_address  0x4c1bbf4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_arb_ctrl_address  0x4c1bbf8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_s2preg_reg_1_wddr_ctrl_address  0x4c1bbfcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_address  0x4c1c000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_address  0x4c1c000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_scratch_address  0x4c1c000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_dft_csr_address  0x4c1c004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_port_rate_cfg_address  0x4c1c040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_port_rate_cfg_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_wr_address  0x4c1c080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_wr_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_wr_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_wr_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_wr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_rd_address  0x4c1c100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_rd_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_rd_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_rd_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_rd_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_pkt_ctr_address  0x4c1c400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_pkt_ctr_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_pkt_ctr_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_pkt_ctr_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_pkt_ctr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_pkt_ctr_pkt_ctr_0_2_address  0x4c1c400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_pkt_ctr_pkt_ctr_1_2_address  0x4c1c404ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_byte_ctr_address  0x4c1c800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_byte_ctr_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_byte_ctr_array_count  0x48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_byte_ctr_array_index_max  0x47ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_byte_ctr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_byte_ctr_byte_ctr_0_2_address  0x4c1c800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_byte_ctr_byte_ctr_1_2_address  0x4c1c804ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_ctr_time_address  0x4c1ca40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_ctr_time_ctr_time_0_2_address  0x4c1ca40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_ctr_time_ctr_time_1_2_address  0x4c1ca44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_ctr_sample_address  0x4c1ca48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_intr_address  0x4c1ca60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_intr_stat_address  0x4c1ca60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_intr_en0_address  0x4c1ca64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_intr_en1_address  0x4c1ca68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_intr_inj_address  0x4c1ca6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_intr_freeze_enable_address  0x4c1ca70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_sb_sbe_err_log_address  0x4c1ca74ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_sb_mbe_err_log_address  0x4c1ca78ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_sb_uflow_err_log_address  0x4c1ca7cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_sb_arb2wr_oflow_err_log_address  0x4c1ca80ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_oflow_err_log_address  0x4c1ca84ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_epb_cred_uflow_err_log_address  0x4c1ca88ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_0_ebuf_pfc_afifo_oflow_err_log_address  0x4c1ca8cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_address  0x4c1d000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_scratch_address  0x4c1d000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_port_rate_cfg_address  0x4c1d040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_port_rate_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_port_rate_cfg_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_port_rate_cfg_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_port_rate_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_sc_delay_address  0x4c1d080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_sc_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_sc_delay_array_count  0x20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_sc_delay_array_index_max  0x1ful
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_sc_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_meta_delay_address  0x4c1d100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_meta_delay_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_meta_delay_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_meta_delay_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_meta_delay_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_bank_swap_address  0x4c1d108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_out_ctrl_address  0x4c1d10cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_cred_ret_ctrl_address  0x4c1d110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_address  0x4c1d200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_array_element_size  0x14ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_ecc_slice_mac_0_5_address  0x4c1d200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_ecc_slice_mac_1_5_address  0x4c1d204ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_ecc_slice_mac_2_5_address  0x4c1d208ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_ecc_slice_mac_3_5_address  0x4c1d20cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_slice_mac_ecc_slice_mac_4_5_address  0x4c1d210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_address  0x4c1d2c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_ecc_0_3_address  0x4c1d2c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_ecc_1_3_address  0x4c1d2c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_ecc_ecc_2_3_address  0x4c1d2c8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_intr_address  0x4c1d2e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_intr_stat_address  0x4c1d2e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_intr_en0_address  0x4c1d2e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_intr_en1_address  0x4c1d2e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_intr_inj_address  0x4c1d2ecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_intr_freeze_enable_address  0x4c1d2f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_perr_in_err_log_address  0x4c1d2f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_mec_sbe_err_log_address  0x4c1d2f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_mec_mbe_err_log_address  0x4c1d2fcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_cec_sbe_err_log_address  0x4c1d300ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_cec_mbe_err_log_address  0x4c1d304ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_sb_oflow_err_log_address  0x4c1d308ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_p2sreg_reg_1_sb_wr2st_afifo_oflow_err_log_address  0x4c1d30cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_address  0x4c1e000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_scratch_address  0x4c1e000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_debug_ctrl_address  0x4c1e004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring_full_thresh_address  0x4c1e008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring_fifo_err_address  0x4c1e00cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring0intr_address  0x4c1e010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring0intr_status0_address  0x4c1e010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring0intr_status1_address  0x4c1e014ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring1intr_address  0x4c1e018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring1intr_status0_address  0x4c1e018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring1intr_status1_address  0x4c1e01cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring2intr_address  0x4c1e020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring2intr_status0_address  0x4c1e020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_csr_ring2intr_status1_address  0x4c1e024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_parde_intr_address  0x4c1e028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_parde_intr_status0_address  0x4c1e028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_parde_intr_status1_address  0x4c1e02cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgluereg_intr_period_address  0x4c1e030ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_address  0x4c20000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_element_size  0x2000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_count  0x9ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_index_max  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_address  0x4c20000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_address  0x4c20000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_sw_reset_address  0x4c20000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_status_address  0x4c20004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_port_rates_address  0x4c20008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_port_en_address  0x4c2000cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_ctrl_address  0x4c20010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_crd_address  0x4c20014ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_crd_stat_address  0x4c20018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_stat_address  0x4c20020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_stat_glb_prsr_stat_0_2_address  0x4c20020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_prsr_stat_glb_prsr_stat_1_2_address  0x4c20024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_parser_maxbyte_address  0x4c20028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_address  0x4c20040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_stat_address  0x4c20040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_stat_stat_0_2_address  0x4c20040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_stat_stat_1_2_address  0x4c20044ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en0_address  0x4c20048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en0_en0_0_2_address  0x4c20048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en0_en0_1_2_address  0x4c2004cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en1_address  0x4c20050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en1_en1_0_2_address  0x4c20050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_en1_en1_1_2_address  0x4c20054ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_inj_address  0x4c20058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_inj_inj_0_2_address  0x4c20058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_inj_inj_1_2_address  0x4c2005cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_freeze_enable_address  0x4c20060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_freeze_enable_freeze_enable_0_2_address  0x4c20060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_stat_freeze_enable_freeze_enable_1_2_address  0x4c20064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_address  0x4c20080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal0_err_address  0x4c20080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal1_err_address  0x4c20084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal2_err_address  0x4c20088ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_fifo_fatal3_err_address  0x4c2008cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_overflow_err_address  0x4c20090ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_ff_ecc_dual_err_addr_address  0x4c20094ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_wpc_ff_ecc_sngl_err_addr_address  0x4c20098ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_intr_log_group_pbc_overflow_chnl_address  0x4c2009cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_ecc_inj_address  0x4c200a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_ecc_dis_address  0x4c200a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_time_offset_address  0x4c200a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_dft_csr_address  0x4c200acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_glb_group_glb_epb_tim_off_address  0x4c200b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_address  0x4c20800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_ctrl_address  0x4c20800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20804ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_ctrl_address  0x4c20808ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20808ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c2080cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_fifo_cfg_address  0x4c20810ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_stat_address  0x4c20818ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_stat_chnl_stat_0_2_address  0x4c20818ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_stat_chnl_stat_1_2_address  0x4c2081cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum0_address  0x4c20820ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum1_address  0x4c20824ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum2_address  0x4c20828ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_pktnum3_address  0x4c2082cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_pkt_address  0x4c20830ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20830ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20834ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_pkt_address  0x4c20838ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20838ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c2083cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_pkt_address  0x4c20840ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20840ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20844ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_pkt_address  0x4c20848ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20848ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c2084cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_err_pkt_address  0x4c20850ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20850ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20854ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_err_pkt_address  0x4c20858ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20858ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c2085cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_err_pkt_address  0x4c20860ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20860ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20864ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_err_pkt_address  0x4c20868ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20868ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan0_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c2086cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_address  0x4c20900ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_ctrl_address  0x4c20900ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20900ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20904ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_ctrl_address  0x4c20908ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20908ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c2090cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_fifo_cfg_address  0x4c20910ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_stat_address  0x4c20918ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_stat_chnl_stat_0_2_address  0x4c20918ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_stat_chnl_stat_1_2_address  0x4c2091cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum0_address  0x4c20920ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum1_address  0x4c20924ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum2_address  0x4c20928ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_pktnum3_address  0x4c2092cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_pkt_address  0x4c20930ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20930ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20934ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_pkt_address  0x4c20938ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20938ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c2093cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_pkt_address  0x4c20940ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20940ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20944ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_pkt_address  0x4c20948ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20948ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c2094cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_err_pkt_address  0x4c20950ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20950ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20954ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_err_pkt_address  0x4c20958ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20958ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c2095cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_err_pkt_address  0x4c20960ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20960ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20964ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_err_pkt_address  0x4c20968ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20968ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan1_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c2096cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_address  0x4c20a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_ctrl_address  0x4c20a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20a00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20a04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_ctrl_address  0x4c20a08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20a08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20a0cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_fifo_cfg_address  0x4c20a10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_stat_address  0x4c20a18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_stat_chnl_stat_0_2_address  0x4c20a18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_stat_chnl_stat_1_2_address  0x4c20a1cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum0_address  0x4c20a20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum1_address  0x4c20a24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum2_address  0x4c20a28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_pktnum3_address  0x4c20a2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_pkt_address  0x4c20a30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20a30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20a34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_pkt_address  0x4c20a38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20a38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c20a3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_pkt_address  0x4c20a40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20a40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20a44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_pkt_address  0x4c20a48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20a48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c20a4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_err_pkt_address  0x4c20a50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20a50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20a54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_err_pkt_address  0x4c20a58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20a58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c20a5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_err_pkt_address  0x4c20a60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20a60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20a64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_err_pkt_address  0x4c20a68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20a68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan2_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c20a6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_address  0x4c20b00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_ctrl_address  0x4c20b00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20b00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20b04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_ctrl_address  0x4c20b08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20b08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20b0cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_fifo_cfg_address  0x4c20b10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_stat_address  0x4c20b18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_stat_chnl_stat_0_2_address  0x4c20b18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_stat_chnl_stat_1_2_address  0x4c20b1cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum0_address  0x4c20b20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum1_address  0x4c20b24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum2_address  0x4c20b28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_pktnum3_address  0x4c20b2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_pkt_address  0x4c20b30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20b30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20b34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_pkt_address  0x4c20b38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20b38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c20b3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_pkt_address  0x4c20b40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20b40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20b44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_pkt_address  0x4c20b48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20b48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c20b4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_err_pkt_address  0x4c20b50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20b50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20b54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_err_pkt_address  0x4c20b58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20b58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c20b5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_err_pkt_address  0x4c20b60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20b60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20b64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_err_pkt_address  0x4c20b68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20b68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan3_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c20b6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_address  0x4c20c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_ctrl_address  0x4c20c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20c00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20c04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_ctrl_address  0x4c20c08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20c08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20c0cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_fifo_cfg_address  0x4c20c10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_stat_address  0x4c20c18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_stat_chnl_stat_0_2_address  0x4c20c18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_stat_chnl_stat_1_2_address  0x4c20c1cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum0_address  0x4c20c20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum1_address  0x4c20c24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum2_address  0x4c20c28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_pktnum3_address  0x4c20c2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_pkt_address  0x4c20c30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20c30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20c34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_pkt_address  0x4c20c38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20c38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c20c3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_pkt_address  0x4c20c40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20c40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20c44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_pkt_address  0x4c20c48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20c48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c20c4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_err_pkt_address  0x4c20c50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20c50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20c54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_err_pkt_address  0x4c20c58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20c58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c20c5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_err_pkt_address  0x4c20c60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20c60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20c64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_err_pkt_address  0x4c20c68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20c68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan4_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c20c6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_address  0x4c20d00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_ctrl_address  0x4c20d00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20d00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20d04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_ctrl_address  0x4c20d08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20d08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20d0cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_fifo_cfg_address  0x4c20d10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_stat_address  0x4c20d18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_stat_chnl_stat_0_2_address  0x4c20d18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_stat_chnl_stat_1_2_address  0x4c20d1cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum0_address  0x4c20d20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum1_address  0x4c20d24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum2_address  0x4c20d28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_pktnum3_address  0x4c20d2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_pkt_address  0x4c20d30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20d30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20d34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_pkt_address  0x4c20d38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20d38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c20d3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_pkt_address  0x4c20d40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20d40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20d44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_pkt_address  0x4c20d48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20d48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c20d4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_err_pkt_address  0x4c20d50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20d50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20d54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_err_pkt_address  0x4c20d58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20d58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c20d5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_err_pkt_address  0x4c20d60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20d60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20d64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_err_pkt_address  0x4c20d68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20d68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan5_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c20d6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_address  0x4c20e00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_ctrl_address  0x4c20e00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20e00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20e04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_ctrl_address  0x4c20e08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20e08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20e0cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_fifo_cfg_address  0x4c20e10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_stat_address  0x4c20e18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_stat_chnl_stat_0_2_address  0x4c20e18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_stat_chnl_stat_1_2_address  0x4c20e1cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum0_address  0x4c20e20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum1_address  0x4c20e24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum2_address  0x4c20e28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_pktnum3_address  0x4c20e2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_pkt_address  0x4c20e30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20e30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20e34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_pkt_address  0x4c20e38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20e38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c20e3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_pkt_address  0x4c20e40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20e40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20e44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_pkt_address  0x4c20e48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20e48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c20e4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_err_pkt_address  0x4c20e50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20e50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20e54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_err_pkt_address  0x4c20e58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20e58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c20e5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_err_pkt_address  0x4c20e60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20e60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20e64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_err_pkt_address  0x4c20e68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20e68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan6_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c20e6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_address  0x4c20f00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_ctrl_address  0x4c20f00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_ctrl_chnl_ctrl_0_2_address  0x4c20f00ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_ctrl_chnl_ctrl_1_2_address  0x4c20f04ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_ctrl_address  0x4c20f08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c20f08ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c20f0cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_fifo_cfg_address  0x4c20f10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_stat_address  0x4c20f18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_stat_chnl_stat_0_2_address  0x4c20f18ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_stat_chnl_stat_1_2_address  0x4c20f1cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum0_address  0x4c20f20ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum1_address  0x4c20f24ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum2_address  0x4c20f28ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_pktnum3_address  0x4c20f2cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_pkt_address  0x4c20f30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_0_2_address  0x4c20f30ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_pkt_chnl_parser_send_pkt_1_2_address  0x4c20f34ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_pkt_address  0x4c20f38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_0_2_address  0x4c20f38ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_pkt_chnl_deparser_send_pkt_1_2_address  0x4c20f3cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_pkt_address  0x4c20f40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_pkt_chnl_warp_send_pkt_0_2_address  0x4c20f40ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_pkt_chnl_warp_send_pkt_1_2_address  0x4c20f44ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_pkt_address  0x4c20f48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_0_2_address  0x4c20f48ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_pkt_chnl_p2s_received_pkt_1_2_address  0x4c20f4cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_err_pkt_address  0x4c20f50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_0_2_address  0x4c20f50ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_parser_send_err_pkt_chnl_parser_send_err_pkt_1_2_address  0x4c20f54ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_err_pkt_address  0x4c20f58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_0_2_address  0x4c20f58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_deparser_send_err_pkt_chnl_deparser_send_err_pkt_1_2_address  0x4c20f5cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_err_pkt_address  0x4c20f60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_0_2_address  0x4c20f60ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_warp_send_err_pkt_chnl_warp_send_err_pkt_1_2_address  0x4c20f64ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_err_pkt_address  0x4c20f68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_0_2_address  0x4c20f68ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_chan7_group_chnl_p2s_received_err_pkt_chnl_p2s_received_err_pkt_1_2_address  0x4c20f6cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_epbreg_scratch_address  0x4c20f70ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_address  0x4c21000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_element_size  0x400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_scratch_address  0x4c21000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_port_rate_cfg_address  0x4c21004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_port_chnl_en_address  0x4c21008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_state_address  0x4c2100cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_address  0x4c21010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_start_lookup_offsets_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_max_iter_address  0x4c21018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_max_cycle_address  0x4c2101cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_len_adj_address  0x4c21020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_start_address  0x4c21024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_thresh_address  0x4c21028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_address  0x4c21030ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pri_map_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_seq_reset_address  0x4c21038ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ver_upd_address  0x4c2103cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_address  0x4c21040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_0_8_address  0x4c21040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_1_8_address  0x4c21044ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_2_8_address  0x4c21048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_3_8_address  0x4c2104cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_4_8_address  0x4c21050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_5_8_address  0x4c21054ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_6_8_address  0x4c21058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_phv_owner_7_8_address  0x4c2105cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_address  0x4c21060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_0_8_address  0x4c21060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_1_8_address  0x4c21064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_2_8_address  0x4c21068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_3_8_address  0x4c2106cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_4_8_address  0x4c21070ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_5_8_address  0x4c21074ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_6_8_address  0x4c21078ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_multi_wr_no_multi_wr_7_8_address  0x4c2107cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_address  0x4c21080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_0_8_address  0x4c21080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_1_8_address  0x4c21084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_2_8_address  0x4c21088ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_3_8_address  0x4c2108cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_4_8_address  0x4c21090ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_5_8_address  0x4c21094ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_6_8_address  0x4c21098ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_clr_on_wr_phv_clr_on_wr_7_8_address  0x4c2109cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_address  0x4c210a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_err_phv_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_out_arb_ctrl_address  0x4c210a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_address  0x4c210b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_0_2_address  0x4c210b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_hdr_byte_cnt_hdr_byte_cnt_1_2_address  0x4c210b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_address  0x4c210c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_idle_cnt_0_2_address  0x4c210c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_idle_cnt_idle_cnt_1_2_address  0x4c210c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_address  0x4c210d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_0_2_address  0x4c210d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_rx_cnt_pkt_rx_cnt_1_2_address  0x4c210d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_address  0x4c210e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_0_2_address  0x4c210e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_tx_cnt_pkt_tx_cnt_1_2_address  0x4c210e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_address  0x4c210f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_0_2_address  0x4c210f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_drop_cnt_pkt_drop_cnt_1_2_address  0x4c210f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_cnt_address  0x4c21100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_0_2_address  0x4c21100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_cnt_op_fifo_full_cnt_1_2_address  0x4c21104ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_stall_cnt_address  0x4c21108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_0_2_address  0x4c21108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_full_stall_cnt_op_fifo_full_stall_cnt_1_2_address  0x4c2110cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pmarb_full_stall_cnt_address  0x4c21110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pmarb_full_stall_cnt_pmarb_full_stall_cnt_0_2_address  0x4c21110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pmarb_full_stall_cnt_pmarb_full_stall_cnt_1_2_address  0x4c21114ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_cnt_address  0x4c21118ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_0_2_address  0x4c21118ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_cnt_no_tcam_match_err_cnt_1_2_address  0x4c2111cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_cnt_address  0x4c21120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_0_2_address  0x4c21120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_cnt_partial_hdr_err_cnt_1_2_address  0x4c21124ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_cnt_address  0x4c21128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_0_2_address  0x4c21128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_cnt_ctr_range_err_cnt_1_2_address  0x4c2112cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_cnt_address  0x4c21130ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_0_2_address  0x4c21130ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_cnt_timeout_iter_err_cnt_1_2_address  0x4c21134ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_cnt_address  0x4c21138ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_0_2_address  0x4c21138ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_cnt_timeout_cycle_err_cnt_1_2_address  0x4c2113cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_cnt_address  0x4c21140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_0_2_address  0x4c21140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_cnt_src_ext_err_cnt_1_2_address  0x4c21144ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_cnt_address  0x4c21148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_0_2_address  0x4c21148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_cnt_phv_owner_err_cnt_1_2_address  0x4c2114cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_cnt_address  0x4c21150ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_0_2_address  0x4c21150ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_cnt_multi_wr_err_cnt_1_2_address  0x4c21154ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_cnt_address  0x4c21158ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_0_2_address  0x4c21158ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_cnt_aram_sbe_cnt_1_2_address  0x4c2115cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_cnt_address  0x4c21160ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_0_2_address  0x4c21160ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_cnt_aram_mbe_cnt_1_2_address  0x4c21164ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_fcs_err_cnt_address  0x4c21168ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_0_2_address  0x4c21168ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_fcs_err_cnt_fcs_err_cnt_1_2_address  0x4c2116cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_err_cnt_address  0x4c21170ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_0_2_address  0x4c21170ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_err_cnt_csum_err_cnt_1_2_address  0x4c21174ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_cnt_address  0x4c21178ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_0_2_address  0x4c21178ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_cnt_tcam_par_err_cnt_1_2_address  0x4c2117cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_cnt_address  0x4c21180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_0_2_address  0x4c21180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_cnt_csum_sbe_cnt_1_2_address  0x4c21184ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_cnt_address  0x4c21188ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_0_2_address  0x4c21188ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_cnt_csum_mbe_cnt_1_2_address  0x4c2118cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_fifo_hi_wmark_address  0x4c21190ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_clot_fifo_hi_wmark_address  0x4c21194ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_pkt_fifo_hi_wmark_address  0x4c21198ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_address  0x4c211a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_stat_address  0x4c211a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_en0_address  0x4c211a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_en1_address  0x4c211a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_inj_address  0x4c211acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_intr_freeze_enable_address  0x4c211b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_no_tcam_match_err_log_address  0x4c211b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_iter_err_log_address  0x4c211b8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_timeout_cycle_err_log_address  0x4c211bcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_partial_hdr_err_log_address  0x4c211c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ctr_range_err_log_address  0x4c211c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_multi_wr_err_log_address  0x4c211c8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_phv_owner_err_log_address  0x4c211ccul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_src_ext_err_log_address  0x4c211d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_sbe_err_log_address  0x4c211d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_aram_mbe_err_log_address  0x4c211d8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_tcam_par_err_log_address  0x4c211dcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ibuf_oflow_err_log_address  0x4c211e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ibuf_uflow_err_log_address  0x4c211e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_oflow_err_log_address  0x4c211e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_uflow_err_log_address  0x4c211ecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_sbe_err_log_address  0x4c211f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_csum_mbe_err_log_address  0x4c211f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ecc_address  0x4c211f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ecc_ecc_0_2_address  0x4c211f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_ecc_ecc_1_2_address  0x4c211fcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_parity_address  0x4c21200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_mem_ctrl_address  0x4c21204ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_op_fifo_state_address  0x4c21208ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_iq_state_address  0x4c2120cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_seq_state_address  0x4c21210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_seq_state_seq_state_0_2_address  0x4c21210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_epbprsr4reg_prsr_seq_state_seq_state_1_2_address  0x4c21214ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_address  0x4c32000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_intr_address  0x4c32000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_intr_stat_address  0x4c32000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_intr_en0_address  0x4c32004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_intr_en1_address  0x4c32008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_intr_inj_address  0x4c3200cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_intr_freeze_enable_address  0x4c32010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_ecc_address  0x4c32014ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_ecc_dis_address  0x4c32018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_capt_dual_ecc_addr_address  0x4c3201cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_capt_single_ecc_addr_address  0x4c32020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_dft_csr_address  0x4c32024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pbusreg_scratch_address  0x4c32028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_address  0x4c34000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_address  0x4c34000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_element_size  0x200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctrl_address  0x4c34000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_payload_ctrl_address  0x4c34004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ingr_port_ctrl_address  0x4c34008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_address  0x4c34010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_0_4_address  0x4c34010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_1_4_address  0x4c34014ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_2_4_address  0x4c34018ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_value_recir_match_value_3_4_address  0x4c3401cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_address  0x4c34020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_0_4_address  0x4c34020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_1_4_address  0x4c34024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_2_4_address  0x4c34028ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_recir_match_mask_recir_match_mask_3_4_address  0x4c3402cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_number_address  0x4c34030ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ibg_jitter_base_value_address  0x4c34034ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_max_ibg_jitter_address  0x4c34038ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ibg_jitter_scale_address  0x4c3403cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ipg_jitter_base_value_address  0x4c34040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_max_ipg_jitter_address  0x4c34044ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_ipg_jitter_scale_address  0x4c34048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_event_timer_address  0x4c3404cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_trigger_address  0x4c34050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_trigger_ctr48_trigger_0_2_address  0x4c34050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_trigger_ctr48_trigger_1_2_address  0x4c34054ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_batch_address  0x4c34058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_batch_ctr48_batch_0_2_address  0x4c34058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_batch_ctr48_batch_1_2_address  0x4c3405cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_packet_address  0x4c34060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_packet_ctr48_packet_0_2_address  0x4c34060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_ctr48_packet_ctr48_packet_1_2_address  0x4c34064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_log_address  0x4c34068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_cnt_evt_ovf_address  0x4c3406cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_app_scratch_address  0x4c34070ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_address  0x4c36000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_address  0x4c36000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_address  0x4c36010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recirc_ts_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_csr_ts_offset_address  0x4c36020ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_tbc_port_ctrl_address  0x4c36024ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_address  0x4c36030ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_port_ctrl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_port_ctrl_address  0x4c36040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_port_ctrl_address  0x4c36048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_port_ctrl_ipb_port_ctrl_0_2_address  0x4c36048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_port_ctrl_ipb_port_ctrl_1_2_address  0x4c3604cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_address  0x4c36060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_element_size  0xcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_pgen_port_down_mask_0_3_address  0x4c36060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_pgen_port_down_mask_1_3_address  0x4c36064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_mask_pgen_port_down_mask_2_3_address  0x4c36068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_address  0x4c36080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_port_down_dis_0_3_address  0x4c36080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_port_down_dis_1_3_address  0x4c36084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_port_down_dis_port_down_dis_2_3_address  0x4c36088ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_retrigger_port_down_address  0x4c3608cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_vec_clr_address  0x4c36090ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_ctrl_address  0x4c36094ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_address  0x4c360a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_0_4_address  0x4c360a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_1_4_address  0x4c360a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_2_4_address  0x4c360a8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_stat_intr_stat_3_4_address  0x4c360acul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_address  0x4c360b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_0_4_address  0x4c360b0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_1_4_address  0x4c360b4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_2_4_address  0x4c360b8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en0_intr_en0_3_4_address  0x4c360bcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_address  0x4c360c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_0_4_address  0x4c360c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_1_4_address  0x4c360c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_2_4_address  0x4c360c8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_en1_intr_en1_3_4_address  0x4c360ccul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_address  0x4c360d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_0_4_address  0x4c360d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_1_4_address  0x4c360d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_2_4_address  0x4c360d8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_freeze_en_freeze_en_3_4_address  0x4c360dcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_address  0x4c360e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_0_4_address  0x4c360e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_1_4_address  0x4c360e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_2_4_address  0x4c360e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_intr_inj_intr_inj_3_4_address  0x4c360ecul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sbe_log_address  0x4c360f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sbe_log_sbe_log_0_2_address  0x4c360f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sbe_log_sbe_log_1_2_address  0x4c360f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_mbe_log_address  0x4c360f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_mbe_log_mbe_log_0_2_address  0x4c360f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_mbe_log_mbe_log_1_2_address  0x4c360fcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_address  0x4c36100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_pgen_chnl_log_0_3_address  0x4c36100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_pgen_chnl_log_1_3_address  0x4c36104ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_chnl_log_pgen_chnl_log_2_3_address  0x4c36108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_pfc_log_address  0x4c36110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_pfc_log_pgen_pfc_log_0_2_address  0x4c36110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_pfc_log_pgen_pfc_log_1_2_address  0x4c36114ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_address  0x4c36120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_element_size  0xcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_pgen_port_down_log_0_3_address  0x4c36120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_pgen_port_down_log_1_3_address  0x4c36124ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_port_down_log_pgen_port_down_log_2_3_address  0x4c36128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_address  0x4c36140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_0_4_address  0x4c36140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_1_4_address  0x4c36144ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_2_4_address  0x4c36148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_recir_log_recir_log_3_4_address  0x4c3614cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_address  0x4c36180ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_weight_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_credit_ctrl_address  0x4c361c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_address  0x4c361d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_ipb_chnl_pfc_cfg_0_3_address  0x4c361d0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_ipb_chnl_pfc_cfg_1_3_address  0x4c361d4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_pfc_cfg_ipb_chnl_pfc_cfg_2_3_address  0x4c361d8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ipb_chnl_xoff_cfg_address  0x4c361dcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_chnl_pfc_cfg_address  0x4c361e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_chnl_pfc_cfg_eth_cpu_chnl_pfc_cfg_0_2_address  0x4c361e0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_chnl_pfc_cfg_eth_cpu_chnl_pfc_cfg_1_2_address  0x4c361e4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_tbc_chnl_pfc_cfg_address  0x4c361e8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_address  0x4c361f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_0_4_address  0x4c361f0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_1_4_address  0x4c361f4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_2_4_address  0x4c361f8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_hdr_cfg_pfc_hdr_3_4_address  0x4c361fcul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_timer_address  0x4c36200ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pfc_max_pkt_size_address  0x4c36204ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_tbc_credit_address  0x4c36208ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_address  0x4c36210ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_init_eth_cpu_credit_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_dwrr_address  0x4c36220ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_chnl_ts_address  0x4c36224ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgen_tdm_ts_address  0x4c36228ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_app_recirc_src_address  0x4c3622cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_hi_prio_address  0x4c36230ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_dft_csr_address  0x4c36234ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_ctrl_address  0x4c36238ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_ctrl_pgen_ctrl_0_2_address  0x4c36238ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgen_ctrl_pgen_ctrl_1_2_address  0x4c3623cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_sbe_log_address  0x4c36240ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_sbe_log_pgr_data_fifo0_sbe_log_0_2_address  0x4c36240ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_sbe_log_pgr_data_fifo0_sbe_log_1_2_address  0x4c36244ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_mbe_log_address  0x4c36248ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_mbe_log_pgr_data_fifo0_mbe_log_0_2_address  0x4c36248ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo0_mbe_log_pgr_data_fifo0_mbe_log_1_2_address  0x4c3624cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_sbe_log_address  0x4c36250ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_sbe_log_pgr_data_fifo1_sbe_log_0_2_address  0x4c36250ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_sbe_log_pgr_data_fifo1_sbe_log_1_2_address  0x4c36254ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_mbe_log_address  0x4c36258ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_mbe_log_pgr_data_fifo1_mbe_log_0_2_address  0x4c36258ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo1_mbe_log_pgr_data_fifo1_mbe_log_1_2_address  0x4c3625cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_sbe_log_address  0x4c36260ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_sbe_log_pgr_data_fifo2_sbe_log_0_2_address  0x4c36260ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_sbe_log_pgr_data_fifo2_sbe_log_1_2_address  0x4c36264ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_mbe_log_address  0x4c36268ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_mbe_log_pgr_data_fifo2_mbe_log_0_2_address  0x4c36268ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_pgr_data_fifo2_mbe_log_pgr_data_fifo2_mbe_log_1_2_address  0x4c3626cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ctr48_ipb_pkt_err_address  0x4c36270ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ctr48_ipb_pkt_err_ctr48_ipb_pkt_err_0_2_address  0x4c36270ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ctr48_ipb_pkt_err_ctr48_ipb_pkt_err_1_2_address  0x4c36274ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_ebuf_pfc_cfg_address  0x4c36278ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_tbc_credit_log_address  0x4c3627cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_address  0x4c36280ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_eth_cpu_credit_log_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_debug_bus_ctrl_address  0x4c36290ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_tbc_pkt_address  0x4c362a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_tbc_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_tbc_pkt_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_tbc_pkt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_tbc_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_tbc_pkt_chnl_rx_tbc_pkt_0_2_address  0x4c362a0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_tbc_pkt_chnl_rx_tbc_pkt_1_2_address  0x4c362a4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_cpu_pkt_address  0x4c362c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_cpu_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_cpu_pkt_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_cpu_pkt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_cpu_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_cpu_pkt_chnl_rx_cpu_pkt_0_2_address  0x4c362c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_cpu_pkt_chnl_rx_cpu_pkt_1_2_address  0x4c362c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_ebuf_pkt_address  0x4c36300ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_ebuf_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_ebuf_pkt_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_ebuf_pkt_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_ebuf_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_ebuf_pkt_chnl_rx_ebuf_pkt_0_2_address  0x4c36300ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_rx_ebuf_pkt_chnl_rx_ebuf_pkt_1_2_address  0x4c36304ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_tbc_pkt_address  0x4c36340ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_tbc_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_tbc_pkt_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_tbc_pkt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_tbc_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_tbc_pkt_chnl_tx_tbc_pkt_0_2_address  0x4c36340ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_tbc_pkt_chnl_tx_tbc_pkt_1_2_address  0x4c36344ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_cpu_pkt_address  0x4c36360ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_cpu_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_cpu_pkt_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_cpu_pkt_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_cpu_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_cpu_pkt_chnl_tx_cpu_pkt_0_2_address  0x4c36360ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_cpu_pkt_chnl_tx_cpu_pkt_1_2_address  0x4c36364ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_ipb_pkt_address  0x4c36380ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_ipb_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_ipb_pkt_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_ipb_pkt_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_ipb_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_ipb_pkt_chnl_tx_ipb_pkt_0_2_address  0x4c36380ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_ipb_pkt_chnl_tx_ipb_pkt_1_2_address  0x4c36384ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_pgen_pkt_address  0x4c363c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_pgen_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_pgen_pkt_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_pgen_pkt_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_pgen_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_pgen_pkt_chnl_tx_pgen_pkt_0_2_address  0x4c363c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_chnl_tx_pgen_pkt_chnl_tx_pgen_pkt_1_2_address  0x4c363c4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_cfg_pgr_drr_init_address  0x4c36400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sta_pgen_chn_fifo_wdcnt_address  0x4c36408ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sta_pgen_chn_fifo_wdcnt_sta_pgen_chn_fifo_wdcnt_0_2_address  0x4c36408ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_pgrreg_pgr_common_sta_pgen_chn_fifo_wdcnt_sta_pgen_chn_fifo_wdcnt_1_2_address  0x4c3640cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_address  0x4c40000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_element_size  0x2000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_address  0x4c40000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_element_size  0x800ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_address  0x4c40000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_port_en_dprsr_address  0x4c40000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_port_en_warp_address  0x4c40004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_glb_ctrl_address  0x4c40008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_glb_ctrl_glb_ctrl_0_2_address  0x4c40008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_glb_ctrl_glb_ctrl_1_2_address  0x4c4000cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_stat_address  0x4c40010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_address  0x4c40040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_mem_ecc_dual_err_addr_address  0x4c40040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_mem_ecc_sngl_err_addr_address  0x4c40044ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_mem_ecc_dual_err_addr_address  0x4c40048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_mem_ecc_sngl_err_addr_address  0x4c4004cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_mem_ecc_dual_err_addr_address  0x4c40050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_mem_ecc_sngl_err_addr_address  0x4c40054ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_fifo_overflow_err_address  0x4c40058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_fifo_overflow_err_address  0x4c4005cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_protocol_err_address  0x4c40060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_protocol_err_address  0x4c40064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_cfifo_overflow_err_address  0x4c40068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_dprsr_cfifo_underflow_err_address  0x4c4006cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_cfifo_overflow_err_address  0x4c40070ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_warp_cfifo_underflow_err_address  0x4c40074ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_cfifo_overflow_err_address  0x4c40078ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_log_group_mac_cfifo_underflow_err_address  0x4c4007cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_en0_address  0x4c40080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_intr_en1_address  0x4c40084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_freeze_en_address  0x4c40088ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_ecc_inj_address  0x4c4008cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_ecc_dis_address  0x4c40090ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_glb_group_dft_csr_address  0x4c40094ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_address  0x4c40400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_element_size  0x58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_ctrl_address  0x4c40400ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_stat_address  0x4c40404ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_ctrl_address  0x4c40408ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c40408ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c4040cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_stat_address  0x4c40410ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_0_2_address  0x4c40410ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_1_2_address  0x4c40414ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_rcv_address  0x4c40418ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_rcv_chnl_pktnum_dprsr_rcv_0_2_address  0x4c40418ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_rcv_chnl_pktnum_dprsr_rcv_1_2_address  0x4c4041cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_err_address  0x4c40420ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_err_chnl_pktnum_dprsr_err_0_2_address  0x4c40420ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_err_chnl_pktnum_dprsr_err_1_2_address  0x4c40424ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_runt_address  0x4c40428ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_runt_chnl_pktnum_dprsr_runt_0_2_address  0x4c40428ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_dprsr_runt_chnl_pktnum_dprsr_runt_1_2_address  0x4c4042cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_rcv_address  0x4c40430ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_rcv_chnl_pktnum_warp_rcv_0_2_address  0x4c40430ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_rcv_chnl_pktnum_warp_rcv_1_2_address  0x4c40434ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_err_address  0x4c40438ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_err_chnl_pktnum_warp_err_0_2_address  0x4c40438ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_err_chnl_pktnum_warp_err_1_2_address  0x4c4043cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_runt_address  0x4c40440ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_runt_chnl_pktnum_warp_runt_0_2_address  0x4c40440ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_warp_runt_chnl_pktnum_warp_runt_1_2_address  0x4c40444ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_mac_xmt_address  0x4c40448ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_mac_xmt_chnl_pktnum_mac_xmt_0_2_address  0x4c40448ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_mac_xmt_chnl_pktnum_mac_xmt_1_2_address  0x4c4044cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_mac_err_address  0x4c40450ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_mac_err_chnl_pktnum_mac_err_0_2_address  0x4c40450ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_chan_group_chnl_pktnum_mac_err_chnl_pktnum_mac_err_1_2_address  0x4c40454ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf400reg_scratch_address  0x4c406c0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_address  0x4c41000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_address  0x4c41000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_port_en_dprsr_address  0x4c41000ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_port_en_warp_address  0x4c41004ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_glb_ctrl_address  0x4c41008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_glb_ctrl_glb_ctrl_0_2_address  0x4c41008ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_glb_ctrl_glb_ctrl_1_2_address  0x4c4100cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_stat_address  0x4c41010ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_address  0x4c41040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_mem_ecc_dual_err_addr_address  0x4c41040ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_mem_ecc_sngl_err_addr_address  0x4c41044ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_fifo_overflow_err_address  0x4c41048ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_fifo_overflow_err_address  0x4c4104cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_protocol_err_address  0x4c41050ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_protocol_err_address  0x4c41054ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_cfifo_overflow_err_address  0x4c41058ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_dprsr_cfifo_underflow_err_address  0x4c4105cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_cfifo_overflow_err_address  0x4c41060ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_warp_cfifo_underflow_err_address  0x4c41064ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_mac_cfifo_overflow_err_address  0x4c41068ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_log_group_mac_cfifo_underflow_err_address  0x4c4106cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_en0_address  0x4c41070ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_intr_en1_address  0x4c41074ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_freeze_en_address  0x4c41078ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_ecc_inj_address  0x4c4107cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_ecc_dis_address  0x4c41080ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_glb_group_dft_csr_address  0x4c41084ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_address  0x4c41100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_element_size  0x58ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_ctrl_address  0x4c41100ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_stat_address  0x4c41104ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_ctrl_address  0x4c41108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_0_2_address  0x4c41108ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_ctrl_chnl_fifo_ctrl_1_2_address  0x4c4110cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_stat_address  0x4c41110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_0_2_address  0x4c41110ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_fifo_stat_chnl_fifo_stat_1_2_address  0x4c41114ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_rcv_address  0x4c41118ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_rcv_chnl_pktnum_dprsr_rcv_0_2_address  0x4c41118ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_rcv_chnl_pktnum_dprsr_rcv_1_2_address  0x4c4111cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_err_address  0x4c41120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_err_chnl_pktnum_dprsr_err_0_2_address  0x4c41120ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_err_chnl_pktnum_dprsr_err_1_2_address  0x4c41124ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_runt_address  0x4c41128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_runt_chnl_pktnum_dprsr_runt_0_2_address  0x4c41128ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_dprsr_runt_chnl_pktnum_dprsr_runt_1_2_address  0x4c4112cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_rcv_address  0x4c41130ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_rcv_chnl_pktnum_warp_rcv_0_2_address  0x4c41130ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_rcv_chnl_pktnum_warp_rcv_1_2_address  0x4c41134ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_err_address  0x4c41138ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_err_chnl_pktnum_warp_err_0_2_address  0x4c41138ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_err_chnl_pktnum_warp_err_1_2_address  0x4c4113cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_runt_address  0x4c41140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_runt_chnl_pktnum_warp_runt_0_2_address  0x4c41140ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_warp_runt_chnl_pktnum_warp_runt_1_2_address  0x4c41144ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_mac_xmt_address  0x4c41148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_mac_xmt_chnl_pktnum_mac_xmt_0_2_address  0x4c41148ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_mac_xmt_chnl_pktnum_mac_xmt_1_2_address  0x4c4114cul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_mac_err_address  0x4c41150ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_mac_err_chnl_pktnum_mac_err_0_2_address  0x4c41150ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_chan_group_chnl_pktnum_mac_err_chnl_pktnum_mac_err_1_2_address  0x4c41154ul
#define DEF_tof3_reg_pipes_pardereg_pgstnreg_ebuf900reg_ebuf100reg_scratch_address  0x4c411b0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_address  0x4c80000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_address  0x4c80000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_address  0x4c80000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_scratch_address  0x4c80000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_dft_csr_address  0x4c80004ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_credit_cfg_address  0x4c80008ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word0_address  0x4c8000cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word1_address  0x4c80010ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word2_address  0x4c80014ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word3_address  0x4c80018ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_sess_entry_word4_address  0x4c8001cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_coal_to_interval_address  0x4c80020ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_address  0x4c80080ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_stat_address  0x4c80080ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_en0_address  0x4c80084ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_en1_address  0x4c80088ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_inj_address  0x4c8008cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_intr_freeze_enable_address  0x4c80090ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_session_sbe_err_log_address  0x4c80094ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_session_mbe_err_log_address  0x4c80098ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_s2p_session_ecc_ctrl_address  0x4c8009cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_mirr_crc_ctrl_address  0x4c800a0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_ctr48_address  0x4c800a8ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_ctr48_ctr48_0_2_address  0x4c800a8ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_ctr48_ctr48_1_2_address  0x4c800acul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_dprsr_bubble_address  0x4c800b0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_curr_s2p_address  0x4c800b4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_copy_to_cpu_tv_address  0x4c800b8ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_regs_min_pkt_len_address  0x4c800bcul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_address  0x4c81000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_address  0x4c81000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_element_size  0x10ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_0_4_address  0x4c81000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_1_4_address  0x4c81004ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_2_4_address  0x4c81008ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_coal_coal_hdr_tbl_coal_hdr_tbl_3_4_address  0x4c8100cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_address  0x4c82000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_address  0x4c82000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_count  0x100ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_index_max  0xfful
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl0_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_address  0x4c82400ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_count  0x100ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_index_max  0xfful
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_s2p_sess_tbl1_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_address  0x4c90000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_element_size  0x800ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_address  0x4c90000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_address  0x4c90000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_count  0x100ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_index_max  0xfful
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_sess_cfg_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_address  0x4c90400ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_address  0x4c90400ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_sess_cfg_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_address  0x4c90440ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_address  0x4c90440ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_mem_coal_to_cfg_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_address  0x4ca0000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_element_size  0x1000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_scratch_address  0x4ca0000ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_slice_ctr_address  0x4ca0004ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_address  0x4ca0020ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_count  0x5ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_wm_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_address  0x4ca0040ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_count  0x5ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_dbuff_th_address  0x4ca0054ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_address  0x4ca0100ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_count  0x36ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_index_max  0x35ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_qdepth_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_address  0x4ca0200ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_count  0x5ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_index_max  0x4ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_mirror_out_pkt_cnt_0_2_address  0x4ca0200ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_out_pkt_cnt_mirror_out_pkt_cnt_1_2_address  0x4ca0204ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_in_pk_cnt_address  0x4ca0228ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_in_pk_cnt_mirror_egress_in_pk_cnt_0_2_address  0x4ca0228ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_in_pk_cnt_mirror_egress_in_pk_cnt_1_2_address  0x4ca022cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_in_pk_cnt_address  0x4ca0230ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_in_pk_cnt_mirror_ingress_in_pk_cnt_0_2_address  0x4ca0230ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_in_pk_cnt_mirror_ingress_in_pk_cnt_1_2_address  0x4ca0234ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_dbuf_drop_pk_cnt_address  0x4ca0238ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_dbuf_drop_pk_cnt_mirror_ingress_dbuf_drop_pk_cnt_0_2_address  0x4ca0238ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_ingress_dbuf_drop_pk_cnt_mirror_ingress_dbuf_drop_pk_cnt_1_2_address  0x4ca023cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_dbuf_drop_pk_cnt_address  0x4ca0240ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_dbuf_drop_pk_cnt_mirror_egress_dbuf_drop_pk_cnt_0_2_address  0x4ca0240ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_mirror_egress_dbuf_drop_pk_cnt_mirror_egress_dbuf_drop_pk_cnt_1_2_address  0x4ca0244ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_m_slice_ecc_address  0x4ca0248ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_address  0x4ca0260ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_stat_address  0x4ca0260ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_en0_address  0x4ca0264ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_en1_address  0x4ca0268ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_inj_address  0x4ca026cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_intr_freeze_enable_address  0x4ca0270ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_session_mem_sbe_err_log_address  0x4ca0274ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_session_mem_mbe_err_log_address  0x4ca0278ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_data_mem_sbe_err_log_address  0x4ca027cul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_data_mem_mbe_err_log_address  0x4ca0280ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_meta_mem_sbe_err_log_address  0x4ca0284ul
#define DEF_tof3_reg_pipes_pardereg_mirreg_mirror_slice_regs_meta_mem_mbe_err_log_address  0x4ca0288ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_address  0x4d00000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_address  0x4d00000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_address  0x4d00000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_address  0x4d00000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_address  0x4d00000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl0_address  0x4d00000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl0_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl0_array_count  0x4000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl0_array_index_max  0x3ffful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl0_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl1_address  0x4d10000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl1_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl1_array_count  0x4000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl1_array_index_max  0x3ffful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_iim_tv_table_tbl1_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_address  0x4d20000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_address  0x4d20000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_address  0x4d20000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_0_4_address  0x4d20000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_1_4_address  0x4d20004ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_2_4_address  0x4d20008ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pov_pov_3_4_address  0x4d2000cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_cnt_i_phv_address  0x4d20010ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_cnt_i_phv_cnt_i_phv_0_2_address  0x4d20010ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_cnt_i_phv_cnt_i_phv_1_2_address  0x4d20014ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_scratch_address  0x4d20018ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg48_address  0x4d20020ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg48_pp_ctr_cfg48_0_2_address  0x4d20020ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg48_pp_ctr_cfg48_1_2_address  0x4d20024ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg_mask_address  0x4d20028ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_i_pp_ctr_cfg_data_address  0x4d2002cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_address  0x4d20040ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_address  0x4d20040ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_0_4_address  0x4d20040ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_1_4_address  0x4d20044ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_2_4_address  0x4d20048ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pov_pov_3_4_address  0x4d2004cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_cnt_i_phv_address  0x4d20050ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_cnt_i_phv_cnt_i_phv_0_2_address  0x4d20050ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_cnt_i_phv_cnt_i_phv_1_2_address  0x4d20054ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_scratch_address  0x4d20058ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg48_address  0x4d20060ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg48_pp_ctr_cfg48_0_2_address  0x4d20060ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg48_pp_ctr_cfg48_1_2_address  0x4d20064ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg_mask_address  0x4d20068ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_main_e_pp_ctr_cfg_data_address  0x4d2006cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_address  0x4d20400ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_address  0x4d20400ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_element_size  0x34ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_0_13_address  0x4d20400ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_1_13_address  0x4d20404ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_2_13_address  0x4d20408ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_3_13_address  0x4d2040cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_4_13_address  0x4d20410ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_5_13_address  0x4d20414ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_6_13_address  0x4d20418ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_7_13_address  0x4d2041cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_8_13_address  0x4d20420ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_9_13_address  0x4d20424ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_10_13_address  0x4d20428ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_11_13_address  0x4d2042cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_learn_tbl_learn_tbl_12_13_address  0x4d20430ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_address  0x4d20600ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_element_size  0x14ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_0_5_address  0x4d20600ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_1_5_address  0x4d20604ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_2_5_address  0x4d20608ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_3_5_address  0x4d2060cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resub_tbl_resub_tbl_4_5_address  0x4d20610ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_address  0x4d206a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_0_5_address  0x4d206a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_1_5_address  0x4d206a4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_2_5_address  0x4d206a8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_3_5_address  0x4d206acul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_pgen_tbl_pgen_tbl_4_5_address  0x4d206b0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_resubmit_mode_address  0x4d206b4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_copy_to_cpu_tv_address  0x4d206b8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_tvt_c2c_mask_address  0x4d206bcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_learn_sel_address  0x4d206c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_resub_sel_address  0x4d206c4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_pgen_address  0x4d206c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_pgen_len_address  0x4d206ccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_pgen_addr_address  0x4d206d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_egress_unicast_port_address  0x4d206d4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_mgid1_address  0x4d206d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_mgid2_address  0x4d206dcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_copy_to_cpu_address  0x4d206e0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_mirr_sel_address  0x4d206e4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_ingr_m_drop_ctl_address  0x4d206e8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_address  0x4d206f0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_m_egress_unicast_port_address  0x4d206f0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_m_mirr_sel_address  0x4d206f4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_egr_m_drop_ctl_address  0x4d206f8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_address  0x4d20700ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_address  0x4d20700ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_cfg_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_address  0x4d20720ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_csum_pov_invert_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_phv_csum_pov_cfg_thread_address  0x4d20740ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_scratch_address  0x4d20744ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_address  0x4d24000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_address  0x4d24000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_address  0x4d24000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_element_size  0x800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_address  0x4d24000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_count  0x120ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_index_max  0x11ful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_ipp_m_i_csum_engine_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_address  0x4d28000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_address  0x4d28000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_address  0x4d28000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_count  0x80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_index_max  0x7ful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_chunk_info_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_address  0x4d28200ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_fd_tags_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_clot_fifo_wmk_address  0x4d28240ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_address  0x4d29000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_address  0x4d29000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_count  0x80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_index_max  0x7ful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_chunk_info_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_address  0x4d29200ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_fd_tags_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_clot_fifo_wmk_address  0x4d29240ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_address  0x4d2a000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_element_size  0x100ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_address  0x4d2a000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_clot_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_address  0x4d2a040ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_phv_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_address  0x4d2a080ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_tags_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_csum_constant_address  0x4d2a0c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_zeros_as_ones_address  0x4d2a0c4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_csum_engine_invert_address  0x4d2a0c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_scratch_address  0x4d2a800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_scratch2_address  0x4d2a804ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_phv8_grp_address  0x4d2a808ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_phv16_grp_address  0x4d2a80cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_phv32_grp_address  0x4d2a810ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_phv8_grp_address  0x4d2a814ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_phv16_grp_address  0x4d2a818ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_phv32_grp_address  0x4d2a81cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac0_rates_address  0x4d2a820ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac0_en_address  0x4d2a824ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac1_rates_address  0x4d2a828ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac1_en_address  0x4d2a82cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac2_rates_address  0x4d2a830ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac2_en_address  0x4d2a834ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac3_rates_address  0x4d2a838ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac3_en_address  0x4d2a83cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac4_rates_address  0x4d2a840ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac4_en_address  0x4d2a844ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac5_rates_address  0x4d2a848ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac5_en_address  0x4d2a84cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac6_rates_address  0x4d2a850ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac6_en_address  0x4d2a854ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac7_rates_address  0x4d2a858ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac7_en_address  0x4d2a85cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac8_rates_address  0x4d2a860ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mac8_en_address  0x4d2a864ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_address  0x4d2a880ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_hash1_address  0x4d2a880ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_hash2_address  0x4d2a884ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_copy_to_cpu_cos_address  0x4d2a888ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_deflect_on_drop_address  0x4d2a88cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_icos_address  0x4d2a890ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_pkt_color_address  0x4d2a894ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_qid_address  0x4d2a898ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_xid_l1_address  0x4d2a89cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_xid_l2_address  0x4d2a8a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_rid_address  0x4d2a8a4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_bypss_egr_address  0x4d2a8a8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_ct_disable_address  0x4d2a8acul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_ct_mcast_address  0x4d2a8b0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_io_sel_address  0x4d2a8b4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_hash_address  0x4d2a8b8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_epipe_port_address  0x4d2a8bcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_qid_address  0x4d2a8c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_dond_ctrl_address  0x4d2a8c4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_icos_address  0x4d2a8c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_mc_ctrl_address  0x4d2a8ccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_c2c_ctrl_address  0x4d2a8d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mirr_coal_smpl_len_address  0x4d2a8d4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_afc_address  0x4d2a8d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mtu_trunc_len_address  0x4d2a8dcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_ingr_meta_pov_m_mtu_trunc_err_f_address  0x4d2a8e0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_address  0x4d2a900ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_force_tx_err_address  0x4d2a900ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_capture_tx_ts_address  0x4d2a904ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_tx_pkt_has_offsets_address  0x4d2a908ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_io_sel_address  0x4d2a90cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_hash_address  0x4d2a910ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_epipe_port_address  0x4d2a914ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_qid_address  0x4d2a918ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_dond_ctrl_address  0x4d2a91cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_icos_address  0x4d2a920ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_mc_ctrl_address  0x4d2a924ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_c2c_ctrl_address  0x4d2a928ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mirr_coal_smpl_len_address  0x4d2a92cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_afc_address  0x4d2a930ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mtu_trunc_len_address  0x4d2a934ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_meta_pov_m_mtu_trunc_err_f_address  0x4d2a938ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_address  0x4d2aa00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_element_size  0x30ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_count  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_index_max  0x7ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_0_12_address  0x4d2aa00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_1_12_address  0x4d2aa04ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_2_12_address  0x4d2aa08ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_3_12_address  0x4d2aa0cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_4_12_address  0x4d2aa10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_5_12_address  0x4d2aa14ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_6_12_address  0x4d2aa18ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_7_12_address  0x4d2aa1cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_8_12_address  0x4d2aa20ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_9_12_address  0x4d2aa24ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_10_12_address  0x4d2aa28ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lrnmask_lrnmask_11_12_address  0x4d2aa2cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_address  0x4d2ab80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_stat_address  0x4d2ab80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_en0_address  0x4d2ab84ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_en1_address  0x4d2ab88ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_inj_address  0x4d2ab8cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_freeze_enable_address  0x4d2ab90ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_tv_tbl_sbe_err_log_address  0x4d2ab94ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_tv_tbl_mbe_err_log_address  0x4d2ab98ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_clot_fifo_sbe_err_log_address  0x4d2ab9cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_clot_fifo_mbe_err_log_address  0x4d2aba0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_clot_fifo_sbe_err_log_address  0x4d2aba4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_clot_fifo_mbe_err_log_address  0x4d2aba8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_fifo_sbe_err_log_address  0x4d2abacul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_fifo_mbe_err_log_address  0x4d2abb0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_tvt_cfg_address  0x4d2abb4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_tvt_ecc_ctrl_address  0x4d2abb8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_clot_fifo_ecc_ctrl_address  0x4d2abbcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_clot_fifo_ecc_ctrl_address  0x4d2abc0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_ecc_ctrl_address  0x4d2abc4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_mau_acctg_fifo_wmk_address  0x4d2abc8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_max_inp_buff_entries_address  0x4d2abccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_slice_max_credits_address  0x4d2abd0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_address  0x4d2abe0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_stat_address  0x4d2abe0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_en0_address  0x4d2abe4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_en1_address  0x4d2abe8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_inj_address  0x4d2abecul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_intr_b_freeze_enable_address  0x4d2abf0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_meta_sbe_err_log_address  0x4d2abf4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_meta_mbe_err_log_address  0x4d2abf8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_meta_sbe_err_log_address  0x4d2abfcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_meta_mbe_err_log_address  0x4d2ac00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_sbe_err_log_address  0x4d2ac04ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_mbe_err_log_address  0x4d2ac08ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_sbe_err_log_address  0x4d2ac0cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_mbe_err_log_address  0x4d2ac10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_sbe_err_log_address  0x4d2ac14ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_mbe_err_log_address  0x4d2ac18ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_volts_sbe_err_log_address  0x4d2ac1cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_volts_mbe_err_log_address  0x4d2ac20ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_volts_sbe_err_log_address  0x4d2ac24ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_volts_mbe_err_log_address  0x4d2ac28ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_fdinfo_sbe_err_log_address  0x4d2ac2cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_fdinfo_mbe_err_log_address  0x4d2ac30ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_fdinfo_sbe_err_log_address  0x4d2ac34ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_fdinfo_mbe_err_log_address  0x4d2ac38ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_cmd_sbe_err_log_address  0x4d2ac3cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_cmd_mbe_err_log_address  0x4d2ac40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_cmd_sbe_err_log_address  0x4d2ac44ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_cmd_mbe_err_log_address  0x4d2ac48ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_buff_overflow_log_address  0x4d2ac4cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_buff_overflow_log_address  0x4d2ac50ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_meta_ecc_ctrl_address  0x4d2ac54ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_meta_ecc_ctrl_address  0x4d2ac58ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_address  0x4d2ac60ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_phv32_ecc_ctrl_0_3_address  0x4d2ac60ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_phv32_ecc_ctrl_1_3_address  0x4d2ac64ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv32_ecc_ctrl_phv32_ecc_ctrl_2_3_address  0x4d2ac68ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_ecc_ctrl_address  0x4d2ac70ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_ecc_ctrl_phv16_ecc_ctrl_0_2_address  0x4d2ac70ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv16_ecc_ctrl_phv16_ecc_ctrl_1_2_address  0x4d2ac74ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_ecc_ctrl_address  0x4d2ac78ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_ecc_ctrl_phv8_ecc_ctrl_0_2_address  0x4d2ac78ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv8_ecc_ctrl_phv8_ecc_ctrl_1_2_address  0x4d2ac7cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_volts_ecc_ctrl_address  0x4d2ac80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_volts_ecc_ctrl_address  0x4d2ac84ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_fdinfo_ecc_ctrl_address  0x4d2ac88ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_fdinfo_ecc_ctrl_address  0x4d2ac8cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_cmd_ecc_ctrl_address  0x4d2ac90ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_cmd_ecc_ctrl_address  0x4d2ac94ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_freelist_empty_err_log_address  0x4d2ac98ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_freelist_empty_err_log_address  0x4d2ac9cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv_count_sel_address  0x4d2aca0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_phv_count_address  0x4d2aca4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_input_status_address  0x4d2aca8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_fcu_latency_ctrl_address  0x4d2acacul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_egr_unicast_check_address  0x4d2acb0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_lfltr_eop_delay_address  0x4d2acb4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_i_chan_mismatch_err_log_address  0x4d2acb8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_e_chan_mismatch_err_log_address  0x4d2acbcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_address  0x4d2acc0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_cfg48_0_2_address  0x4d2acc0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_cfg48_1_2_address  0x4d2acc4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_address  0x4d2ace0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_address  0x4d2acf0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cfg48_data_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_read_address  0x4d2ad00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_read_cnt_i_read_0_2_address  0x4d2ad00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_read_cnt_i_read_1_2_address  0x4d2ad04ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_discard_address  0x4d2ad08ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_discard_cnt_i_discard_0_2_address  0x4d2ad08ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_discard_cnt_i_discard_1_2_address  0x4d2ad0cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_resubmit_address  0x4d2ad10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_resubmit_cnt_i_resubmit_0_2_address  0x4d2ad10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_resubmit_cnt_i_resubmit_1_2_address  0x4d2ad14ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_learn_address  0x4d2ad18ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_learn_cnt_i_learn_0_2_address  0x4d2ad18ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inp_icr_cnt_i_learn_cnt_i_learn_1_2_address  0x4d2ad1cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_address  0x4d2b000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_element_size  0x100ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_scratch_address  0x4d2b000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_dft_csr_address  0x4d2b004ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_address  0x4d2b020ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_stat_address  0x4d2b020ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_en0_address  0x4d2b024ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_en1_address  0x4d2b028ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_inj_address  0x4d2b02cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_intr_freeze_enable_address  0x4d2b030ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_meta_sbe_err_log_address  0x4d2b034ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_meta_mbe_err_log_address  0x4d2b038ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_meta_sbe_err_log_address  0x4d2b03cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_meta_mbe_err_log_address  0x4d2b040ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_sbe_err_log_address  0x4d2b044ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_mbe_err_log_address  0x4d2b048ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_sbe_err_log_address  0x4d2b04cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_mbe_err_log_address  0x4d2b050ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_sbe_err_log_address  0x4d2b054ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_mbe_err_log_address  0x4d2b058ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_volts_sbe_err_log_address  0x4d2b05cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_volts_mbe_err_log_address  0x4d2b060ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_volts_sbe_err_log_address  0x4d2b064ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_volts_mbe_err_log_address  0x4d2b068ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_fdinfo_sbe_err_log_address  0x4d2b06cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_fdinfo_mbe_err_log_address  0x4d2b070ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_fdinfo_sbe_err_log_address  0x4d2b074ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_fdinfo_mbe_err_log_address  0x4d2b078ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_meta_ecc_ctrl_address  0x4d2b07cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_meta_ecc_ctrl_address  0x4d2b080ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_address  0x4d2b090ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_phv32_ecc_ctrl_0_3_address  0x4d2b090ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_phv32_ecc_ctrl_1_3_address  0x4d2b094ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv32_ecc_ctrl_phv32_ecc_ctrl_2_3_address  0x4d2b098ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_ecc_ctrl_address  0x4d2b0a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_ecc_ctrl_phv16_ecc_ctrl_0_2_address  0x4d2b0a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv16_ecc_ctrl_phv16_ecc_ctrl_1_2_address  0x4d2b0a4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_ecc_ctrl_address  0x4d2b0a8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_ecc_ctrl_phv8_ecc_ctrl_0_2_address  0x4d2b0a8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_phv8_ecc_ctrl_phv8_ecc_ctrl_1_2_address  0x4d2b0acul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_volts_ecc_ctrl_address  0x4d2b0b0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_volts_ecc_ctrl_address  0x4d2b0b4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_i_fdinfo_ecc_ctrl_address  0x4d2b0b8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_e_fdinfo_ecc_ctrl_address  0x4d2b0bcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_inpslice_cred_fifo_address  0x4d2b0c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_address  0x4d2f000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_address  0x4d2f000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_stat_address  0x4d2f000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_en0_address  0x4d2f004ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_en1_address  0x4d2f008ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_inj_address  0x4d2f00cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_intr_freeze_enable_address  0x4d2f010ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_ecc_address  0x4d2f014ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_ecc_dis_address  0x4d2f018ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_capt_dual_ecc_addr_address  0x4d2f01cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_capt_single_ecc_addr_address  0x4d2f020ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_dft_csr_address  0x4d2f024ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_pbus_scratch_address  0x4d2f028ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_address  0x4d2f800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_scratch_address  0x4d2f800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_debug_ctrl_address  0x4d2f804ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring_full_thresh_address  0x4d2f808ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring_fifo_err_address  0x4d2f80cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring0intr_address  0x4d2f810ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring0intr_status0_address  0x4d2f810ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring0intr_status1_address  0x4d2f814ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring1intr_address  0x4d2f818ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring1intr_status0_address  0x4d2f818ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring1intr_status1_address  0x4d2f81cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring2intr_address  0x4d2f820ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring2intr_status0_address  0x4d2f820ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring2intr_status1_address  0x4d2f824ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring3intr_address  0x4d2f828ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring3intr_status0_address  0x4d2f828ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_csr_ring3intr_status1_address  0x4d2f82cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_parde_intr_address  0x4d2f830ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_parde_intr_status0_address  0x4d2f830ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_parde_intr_status1_address  0x4d2f834ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_dprsr_csr_ring_intr_period_address  0x4d2f838ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_address  0x4d30000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_element_size  0x2000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_address  0x4d30000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_address  0x4d30000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_address  0x4d30000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_element_size  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_count  0x80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_index_max  0x7ful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_cfg_address  0x4d30000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_is_phv_address  0x4d30004ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_byte_off_address  0x4d30008ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_byte_off_byte_off_0_2_address  0x4d30008ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_fd_compress_chunk_byte_off_byte_off_1_2_address  0x4d3000cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_address  0x4d30800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_address  0x4d30800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_element_size  0x40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_0_16_address  0x4d30800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_1_16_address  0x4d30804ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_2_16_address  0x4d30808ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_3_16_address  0x4d3080cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_4_16_address  0x4d30810ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_5_16_address  0x4d30814ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_6_16_address  0x4d30818ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_7_16_address  0x4d3081cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_8_16_address  0x4d30820ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_9_16_address  0x4d30824ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_10_16_address  0x4d30828ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_11_16_address  0x4d3082cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_12_16_address  0x4d30830ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_13_16_address  0x4d30834ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_14_16_address  0x4d30838ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_him_mirr_hdr_tbl_entry_entry_15_16_address  0x4d3083cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_address  0x4d30c00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_address  0x4d30c00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_address  0x4d30c00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_compress_clot_sel_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_address  0x4d30c40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_hdr_xbar_const_0_4_address  0x4d30c40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_hdr_xbar_const_1_4_address  0x4d30c44ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_hdr_xbar_const_2_4_address  0x4d30c48ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_xbar_const_hdr_xbar_const_3_4_address  0x4d30c4cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirr_hdr_tbl_address  0x4d30c50ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_dft_csr_address  0x4d30c54ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_thresh_address  0x4d30c58ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_max_address  0x4d30c5cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_dbg_chan_sel_address  0x4d30c60ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_dbg_credits_address  0x4d30c64ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cred_dbg_reload_address  0x4d30c68ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_address  0x4d30c80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_stat_address  0x4d30c80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_en0_address  0x4d30c84ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_en1_address  0x4d30c88ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_inj_address  0x4d30c8cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_intr_freeze_enable_address  0x4d30c90ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirrtbl_sbe_err_log_address  0x4d30c94ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirrtbl_mbe_err_log_address  0x4d30c98ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_sbe_err_log_address  0x4d30c9cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_mbe_err_log_address  0x4d30ca0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_sbe_err_log_address  0x4d30ca4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_mbe_err_log_address  0x4d30ca8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_sbe_err_log_address  0x4d30cacul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_mbe_err_log_address  0x4d30cb0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_mirrtbl_ecc_ctrl_address  0x4d30cb4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_ecc_ctrl_address  0x4d30cb8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_0_2_address  0x4d30cb8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_1_2_address  0x4d30cbcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_ecc_ctrl_address  0x4d30cc0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_0_2_address  0x4d30cc0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_1_2_address  0x4d30cc4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_ecc_ctrl_address  0x4d30cc8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_0_2_address  0x4d30cc8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_1_2_address  0x4d30cccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_status_address  0x4d30cd0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_hdr_latency_ctrl_address  0x4d30cd4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_address  0x4d30ce0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_cfg48_0_2_address  0x4d30ce0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_cfg48_1_2_address  0x4d30ce4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_address  0x4d30cf0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_address  0x4d30cf8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_cfg48_data_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_h_max_src_chunks_address  0x4d30d00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_address  0x4d30e00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_hash1_address  0x4d30e00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_hash2_address  0x4d30e04ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_copy_to_cpu_cos_address  0x4d30e08ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_deflect_on_drop_address  0x4d30e0cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_icos_address  0x4d30e10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_pkt_color_address  0x4d30e14ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_qid_address  0x4d30e18ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_xid_l1_address  0x4d30e1cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_xid_l2_address  0x4d30e20ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_rid_address  0x4d30e24ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_bypss_egr_address  0x4d30e28ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_ct_disable_address  0x4d30e2cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_ct_mcast_address  0x4d30e30ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_io_sel_address  0x4d30e34ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_hash_address  0x4d30e38ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_epipe_port_address  0x4d30e3cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_qid_address  0x4d30e40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_dond_ctrl_address  0x4d30e44ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_icos_address  0x4d30e48ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_mc_ctrl_address  0x4d30e4cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_c2c_ctrl_address  0x4d30e50ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mirr_coal_smpl_len_address  0x4d30e54ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_afc_address  0x4d30e58ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mtu_trunc_len_address  0x4d30e5cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_m_mtu_trunc_err_f_address  0x4d30e60ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_meta_pre_version_address  0x4d30e64ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_i_hdr_pkt_ctr_address  0x4d30e68ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_i_hdr_pkt_ctr_i_hdr_pkt_ctr_0_2_address  0x4d30e68ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_i_hdr_pkt_ctr_i_hdr_pkt_ctr_1_2_address  0x4d30e6cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_hir_scratch_address  0x4d30e70ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_address  0x4d31000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_scratch_address  0x4d31000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_address  0x4d31080ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_address  0x4d31080ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_s2p_chnl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_dis_address  0x4d310c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_err_dis_address  0x4d310ccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_err_inj_address  0x4d310d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg_crc_chk_dis_address  0x4d310d4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_crd_status_address  0x4d310d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_address  0x4d31100ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_perf_byt_0_2_address  0x4d31100ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_perf_byt_1_2_address  0x4d31104ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_time_address  0x4d31190ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_time_perf_byt_time_0_2_address  0x4d31190ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_byt_time_perf_byt_time_1_2_address  0x4d31194ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_address  0x4d31200ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_perf_pkt_0_2_address  0x4d31200ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_perf_pkt_1_2_address  0x4d31204ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_time_address  0x4d31290ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_time_perf_pkt_time_0_2_address  0x4d31290ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_pkt_time_perf_pkt_time_1_2_address  0x4d31294ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_perf_probe_address  0x4d31298ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_address  0x4d312a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_stat_address  0x4d312a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_en0_address  0x4d312a4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_en1_address  0x4d312a8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_inj_address  0x4d312acul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_0_freeze_enable_address  0x4d312b0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_address  0x4d312c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_stat_address  0x4d312c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_en0_address  0x4d312c4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_en1_address  0x4d312c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_inj_address  0x4d312ccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_intr_1_freeze_enable_address  0x4d312d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta_sbe_err_log_address  0x4d312d4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta_mbe_err_log_address  0x4d312d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr_sbe_err_log_address  0x4d312dcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr_mbe_err_log_address  0x4d312e0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr_sbe_err_log_address  0x4d312e4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr_mbe_err_log_address  0x4d312e8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata_sbe_err_log_address  0x4d312ecul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata_mbe_err_log_address  0x4d312f0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta0_ecc_ctrl_address  0x4d312f4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta1_ecc_ctrl_address  0x4d312f8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_meta2_ecc_ctrl_address  0x4d312fcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr0_ecc_ctrl_address  0x4d31300ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr1_ecc_ctrl_address  0x4d31304ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pkthdr2_ecc_ctrl_address  0x4d31308ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr0_ecc_ctrl_address  0x4d3130cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr1_ecc_ctrl_address  0x4d31310ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_mirrhdr2_ecc_ctrl_address  0x4d31314ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata0_ecc_ctrl_address  0x4d31318ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_0_2_address  0x4d31318ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_1_2_address  0x4d3131cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata1_ecc_ctrl_address  0x4d31320ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_0_2_address  0x4d31320ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_1_2_address  0x4d31324ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata2_ecc_ctrl_address  0x4d31328ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_0_2_address  0x4d31328ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_1_2_address  0x4d3132cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_mode_address  0x4d31330ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_10G_address  0x4d31334ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_25G_address  0x4d31338ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_40G_address  0x4d3133cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_50G_address  0x4d31340ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_100G_address  0x4d31344ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_200G_address  0x4d31348ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_u_thresh_400G_address  0x4d3134cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_ctl_chan_err_log_address  0x4d31350ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_arb_fifo_cred_address  0x4d31354ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_address  0x4d31360ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_cfg48_0_2_address  0x4d31360ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_cfg48_1_2_address  0x4d31364ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_address  0x4d31380ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_address  0x4d31390ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_cfg48_data_sel_address  0x4d313a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_ctrl_timeout_address  0x4d313a4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_output_status_address  0x4d313a8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_diag_bus_address  0x4d313acul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_chan_status_cfg_address  0x4d313b0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_chan_info_address  0x4d313b4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_fwd_pkts_address  0x4d313b8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_fwd_pkts_i_fwd_pkts_0_2_address  0x4d313b8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_fwd_pkts_i_fwd_pkts_1_2_address  0x4d313bcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_disc_pkts_address  0x4d313c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_disc_pkts_i_disc_pkts_0_2_address  0x4d313c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_disc_pkts_i_disc_pkts_1_2_address  0x4d313c4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_mirr_pkts_address  0x4d313c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_mirr_pkts_i_mirr_pkts_0_2_address  0x4d313c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_mirr_pkts_i_mirr_pkts_1_2_address  0x4d313ccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_cnt_pkts_address  0x4d313d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_cnt_pkts_i_cnt_pkts_0_2_address  0x4d313d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_i_cnt_pkts_i_cnt_pkts_1_2_address  0x4d313d4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_i_out_ingr_min_pkt_len_address  0x4d313d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_address  0x4d38000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_element_size  0x2000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_address  0x4d38000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_address  0x4d38000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_address  0x4d38000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_element_size  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_count  0x80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_index_max  0x7ful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_cfg_address  0x4d38000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_is_phv_address  0x4d38004ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_byte_off_address  0x4d38008ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_byte_off_byte_off_0_2_address  0x4d38008ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_fd_compress_chunk_byte_off_byte_off_1_2_address  0x4d3800cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_address  0x4d38800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_address  0x4d38800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_element_size  0x40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_0_16_address  0x4d38800ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_1_16_address  0x4d38804ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_2_16_address  0x4d38808ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_3_16_address  0x4d3880cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_4_16_address  0x4d38810ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_5_16_address  0x4d38814ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_6_16_address  0x4d38818ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_7_16_address  0x4d3881cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_8_16_address  0x4d38820ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_9_16_address  0x4d38824ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_10_16_address  0x4d38828ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_11_16_address  0x4d3882cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_12_16_address  0x4d38830ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_13_16_address  0x4d38834ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_14_16_address  0x4d38838ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_hem_mirr_hdr_tbl_entry_entry_15_16_address  0x4d3883cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_address  0x4d38c00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_address  0x4d38c00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_address  0x4d38c00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_compress_clot_sel_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_address  0x4d38c40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_hdr_xbar_const_0_4_address  0x4d38c40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_hdr_xbar_const_1_4_address  0x4d38c44ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_hdr_xbar_const_2_4_address  0x4d38c48ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_xbar_const_hdr_xbar_const_3_4_address  0x4d38c4cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirr_hdr_tbl_address  0x4d38c50ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_dft_csr_address  0x4d38c54ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_thresh_address  0x4d38c58ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_max_address  0x4d38c5cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_dbg_chan_sel_address  0x4d38c60ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_dbg_credits_address  0x4d38c64ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cred_dbg_reload_address  0x4d38c68ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_address  0x4d38c80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_stat_address  0x4d38c80ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_en0_address  0x4d38c84ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_en1_address  0x4d38c88ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_inj_address  0x4d38c8cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_intr_freeze_enable_address  0x4d38c90ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirrtbl_sbe_err_log_address  0x4d38c94ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirrtbl_mbe_err_log_address  0x4d38c98ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_sbe_err_log_address  0x4d38c9cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_mbe_err_log_address  0x4d38ca0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_sbe_err_log_address  0x4d38ca4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_mbe_err_log_address  0x4d38ca8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_sbe_err_log_address  0x4d38cacul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_mbe_err_log_address  0x4d38cb0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_mirrtbl_ecc_ctrl_address  0x4d38cb4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_ecc_ctrl_address  0x4d38cb8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_0_2_address  0x4d38cb8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac0_ecc_ctrl_ipkt_mac0_ecc_ctrl_1_2_address  0x4d38cbcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_ecc_ctrl_address  0x4d38cc0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_0_2_address  0x4d38cc0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac1_ecc_ctrl_ipkt_mac1_ecc_ctrl_1_2_address  0x4d38cc4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_ecc_ctrl_address  0x4d38cc8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_0_2_address  0x4d38cc8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_ipkt_mac2_ecc_ctrl_ipkt_mac2_ecc_ctrl_1_2_address  0x4d38cccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_status_address  0x4d38cd0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_hdr_latency_ctrl_address  0x4d38cd4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_address  0x4d38ce0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_cfg48_0_2_address  0x4d38ce0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_cfg48_1_2_address  0x4d38ce4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_address  0x4d38cf0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_address  0x4d38cf8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_count  0x2ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_index_max  0x1ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_cfg48_data_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_h_max_src_chunks_address  0x4d38d00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_address  0x4d38e00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_force_tx_err_address  0x4d38e00ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_capture_tx_ts_address  0x4d38e04ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_tx_pkt_has_offsets_address  0x4d38e08ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_io_sel_address  0x4d38e0cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_hash_address  0x4d38e10ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_epipe_port_address  0x4d38e14ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_qid_address  0x4d38e18ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_dond_ctrl_address  0x4d38e1cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_icos_address  0x4d38e20ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_mc_ctrl_address  0x4d38e24ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_c2c_ctrl_address  0x4d38e28ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mirr_coal_smpl_len_address  0x4d38e2cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_afc_address  0x4d38e30ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mtu_trunc_len_address  0x4d38e34ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_meta_m_mtu_trunc_err_f_address  0x4d38e38ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_e_hdr_pkt_ctr_address  0x4d38e40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_e_hdr_pkt_ctr_e_hdr_pkt_ctr_0_2_address  0x4d38e40ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_e_hdr_pkt_ctr_e_hdr_pkt_ctr_1_2_address  0x4d38e44ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_her_scratch_address  0x4d38e48ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_address  0x4d39000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_scratch_address  0x4d39000ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_address  0x4d39080ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_address  0x4d39080ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_epb_bp_chnl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_address  0x4d39100ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_address  0x4d39100ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_ebuf_chnl_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_dis_address  0x4d39148ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_err_dis_address  0x4d3914cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_err_inj_address  0x4d39150ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_crc_chk_dis_address  0x4d39154ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg_bytadj_address  0x4d39158ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_crd_status_address  0x4d3915cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_address  0x4d39200ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_perf_byt_0_2_address  0x4d39200ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_perf_byt_1_2_address  0x4d39204ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_time_address  0x4d39290ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_time_perf_byt_time_0_2_address  0x4d39290ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_byt_time_perf_byt_time_1_2_address  0x4d39294ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_address  0x4d39300ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_count  0x12ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_index_max  0x11ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_perf_pkt_0_2_address  0x4d39300ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_perf_pkt_1_2_address  0x4d39304ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_time_address  0x4d39390ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_time_perf_pkt_time_0_2_address  0x4d39390ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_pkt_time_perf_pkt_time_1_2_address  0x4d39394ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_perf_probe_address  0x4d39398ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_address  0x4d393a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_stat_address  0x4d393a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_en0_address  0x4d393a4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_en1_address  0x4d393a8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_inj_address  0x4d393acul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_0_freeze_enable_address  0x4d393b0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_address  0x4d393c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_stat_address  0x4d393c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_en0_address  0x4d393c4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_en1_address  0x4d393c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_inj_address  0x4d393ccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_intr_1_freeze_enable_address  0x4d393d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta_sbe_err_log_address  0x4d393d4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta_mbe_err_log_address  0x4d393d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr_sbe_err_log_address  0x4d393dcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr_mbe_err_log_address  0x4d393e0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr_sbe_err_log_address  0x4d393e4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr_mbe_err_log_address  0x4d393e8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata_sbe_err_log_address  0x4d393ecul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata_mbe_err_log_address  0x4d393f0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch_sbe_err_log_address  0x4d393f4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch_mbe_err_log_address  0x4d393f8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta0_ecc_ctrl_address  0x4d393fcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta1_ecc_ctrl_address  0x4d39400ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_meta2_ecc_ctrl_address  0x4d39404ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr0_ecc_ctrl_address  0x4d39408ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr1_ecc_ctrl_address  0x4d3940cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pkthdr2_ecc_ctrl_address  0x4d39410ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr0_ecc_ctrl_address  0x4d39414ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr1_ecc_ctrl_address  0x4d39418ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_mirrhdr2_ecc_ctrl_address  0x4d3941cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata0_ecc_ctrl_address  0x4d39420ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_0_2_address  0x4d39420ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata0_ecc_ctrl_pktdata0_ecc_ctrl_1_2_address  0x4d39424ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata1_ecc_ctrl_address  0x4d39428ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_0_2_address  0x4d39428ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata1_ecc_ctrl_pktdata1_ecc_ctrl_1_2_address  0x4d3942cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata2_ecc_ctrl_address  0x4d39430ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_0_2_address  0x4d39430ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_pktdata2_ecc_ctrl_pktdata2_ecc_ctrl_1_2_address  0x4d39434ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch0_ecc_ctrl_address  0x4d39438ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch1_ecc_ctrl_address  0x4d3943cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_tmsch2_ecc_ctrl_address  0x4d39440ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_mode_address  0x4d39444ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_10G_address  0x4d39448ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_25G_address  0x4d3944cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_40G_address  0x4d39450ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_50G_address  0x4d39454ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_100G_address  0x4d39458ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_200G_address  0x4d3945cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_u_thresh_400G_address  0x4d39460ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_teop_address  0x4d39464ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_ctl_chan_err_log_address  0x4d39468ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_arb_fifo_cred_address  0x4d3946cul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_address  0x4d39480ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_element_size  0x8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_cfg48_0_2_address  0x4d39480ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_cfg48_1_2_address  0x4d39484ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_address  0x4d394a0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_mask_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_address  0x4d394b0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_cfg48_data_sel_address  0x4d394c0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_ctrl_timeout_address  0x4d394c4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_output_status_address  0x4d394c8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_diag_bus_address  0x4d394ccul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_chan_status_cfg_address  0x4d394d0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_chan_info_address  0x4d394d4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_fwd_pkts_address  0x4d394d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_fwd_pkts_e_fwd_pkts_0_2_address  0x4d394d8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_fwd_pkts_e_fwd_pkts_1_2_address  0x4d394dcul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_disc_pkts_address  0x4d394e0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_disc_pkts_e_disc_pkts_0_2_address  0x4d394e0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_disc_pkts_e_disc_pkts_1_2_address  0x4d394e4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_mirr_pkts_address  0x4d394e8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_mirr_pkts_e_mirr_pkts_0_2_address  0x4d394e8ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_mirr_pkts_e_mirr_pkts_1_2_address  0x4d394ecul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_cnt_pkts_address  0x4d394f0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_cnt_pkts_e_cnt_pkts_0_2_address  0x4d394f0ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_e_cnt_pkts_e_cnt_pkts_1_2_address  0x4d394f4ul
#define DEF_tof3_reg_pipes_pardereg_dprsrreg_dprsrreg_ho_e_out_egr_min_pkt_len_address  0x4d394f8ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_address  0x4d80000ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_address  0x4d80000ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_array_element_size  0x8000ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_address  0x4d80000ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_array_element_size  0x30ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_array_count  0x10ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_array_index_max  0xful
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_0_12_address  0x4d80000ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_1_12_address  0x4d80004ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_2_12_address  0x4d80008ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_3_12_address  0x4d8000cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_4_12_address  0x4d80010ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_5_12_address  0x4d80014ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_6_12_address  0x4d80018ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_7_12_address  0x4d8001cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_8_12_address  0x4d80020ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_9_12_address  0x4d80024ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_10_12_address  0x4d80028ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_hash_hash_array_hash_array_11_12_address  0x4d8002cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_address  0x4da0000ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_scratch_address  0x4da0000ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_scratch_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_scratch_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_scratch_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_scratch_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_dft_csr_address  0x4da0010ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_common_ctrl_address  0x4da0014ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lqt_timeout_address  0x4da0018ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_bft_ctrl_address  0x4da001cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_hash_seed_address  0x4da0020ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_hash_seed_array_element_size  0x4ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_hash_seed_array_count  0x4ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_hash_seed_array_index_max  0x3ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_hash_seed_array_index_min  0x0ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_intr_stat_address  0x4da0030ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_intr_en0_address  0x4da0034ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_intr_en1_address  0x4da0038ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_freeze_en_address  0x4da003cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_intr_inj_address  0x4da0040ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbs_intr_stat_address  0x4da0044ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbs_intr_en0_address  0x4da0048ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbs_intr_en1_address  0x4da004cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbs_freeze_en_address  0x4da0050ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbs_intr_inj_address  0x4da0054ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_sop_in_address  0x4da0058ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_sop_in_lq_sop_in_0_2_address  0x4da0058ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_sop_in_lq_sop_in_1_2_address  0x4da005cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_eop_in_err_address  0x4da0060ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_eop_in_err_lq_eop_in_err_0_2_address  0x4da0060ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_eop_in_err_lq_eop_in_err_1_2_address  0x4da0064ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_in_address  0x4da0068ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_in_lq_in_0_2_address  0x4da0068ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_in_lq_in_1_2_address  0x4da006cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_dropped_state_address  0x4da0070ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_dropped_state_lq_dropped_state_0_2_address  0x4da0070ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_dropped_state_lq_dropped_state_1_2_address  0x4da0074ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_dropped_learned_address  0x4da0078ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_dropped_learned_lq_dropped_learned_0_2_address  0x4da0078ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_dropped_learned_lq_dropped_learned_1_2_address  0x4da007cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_learned_address  0x4da0080ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_learned_lq_learned_0_2_address  0x4da0080ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lq_learned_lq_learned_1_2_address  0x4da0084ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbe_log_address  0x4da0088ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_sbe_log_address  0x4da008cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_mbe_log_address  0x4da0090ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbs_sbe_log_address  0x4da0094ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_pbs_mbe_log_address  0x4da0098ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_bft_state_address  0x4da009cul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lqt_state_address  0x4da00a0ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_creq_state_address  0x4da00a4ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lfltr_log_address  0x4da00a8ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lfltr_log_lfltr_log_0_2_address  0x4da00a8ul
#define DEF_tof3_reg_pipes_pardereg_lfltr_reg_ctrl_lfltr_log_lfltr_log_1_2_address  0x4da00acul
/* clang-format on */
