

================================================================
== Vitis HLS Report for 'jacobi_1d'
================================================================
* Date:           Wed Apr  5 23:36:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        jacobi_1d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.474 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      910|      910|  4.550 us|  4.550 us|  911|  911|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |      909|      909|       303|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 6 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln8 = store i2 0, i2 %t" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 14 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 15 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_1 = load i2 %t" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 16 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.44ns)   --->   "%icmp_ln8 = icmp_eq  i2 %t_1, i2 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.54ns)   --->   "%t_2 = add i2 %t_1, i2 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 19 'add' 't_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %VITIS_LOOP_11_2.split, void %for.end24" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 20 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @jacobi_1d_Pipeline_VITIS_LOOP_11_2, i32 %A_1, i32 %B"   --->   Operation 21 'call' 'call_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln8 = store i2 %t_2, i2 %t" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 22 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:21]   --->   Operation 23 'ret' 'ret_ln21' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @jacobi_1d_Pipeline_VITIS_LOOP_11_2, i32 %A_1, i32 %B"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @jacobi_1d_Pipeline_VITIS_LOOP_15_3, i32 %B, i32 %A_2"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:6]   --->   Operation 26 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @jacobi_1d_Pipeline_VITIS_LOOP_15_3, i32 %B, i32 %A_2"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8]   --->   Operation 28 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('t') [4]  (0 ns)
	'store' operation ('store_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8) of constant 0 on local variable 't' [12]  (0.427 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'load' operation ('t', ../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8) on local variable 't' [15]  (0 ns)
	'add' operation ('t', ../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8) [18]  (0.548 ns)
	'store' operation ('store_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8) of variable 't', ../../../../Documents/LAP_hls_benchmarks/Vitis/jacobi_1d/jacobi_1d.cpp:8 on local variable 't' [24]  (0.427 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
