{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 09:30:18 2018 " "Info: Processing started: Thu May 10 09:30:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Acumulador -c Acumulador " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Acumulador -c Acumulador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GCLK " "Info: Assuming node \"GCLK\" is an undefined clock" {  } { { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { 256 -472 -304 272 "GCLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst7\|result " "Info: Detected ripple clock \"debounce:inst7\|result\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/Acumulador/debounce.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst7\|result" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GCLK register Reg:inst5\|inst register Reg:inst4\|inst9 28.41 MHz 35.2 ns Internal " "Info: Clock \"GCLK\" has Internal fmax of 28.41 MHz between source register \"Reg:inst5\|inst\" and destination register \"Reg:inst4\|inst9\" (period= 35.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns + Longest register register " "Info: + Longest register to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst5\|inst 1 REG LC4_B14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B14; Fanout = 3; REG Node = 'Reg:inst5\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst5|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 144 208 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 2.400 ns SomadorSubtrator:inst\|fullAdder:inst7\|inst12~0 2 COMB LC5_B14 1 " "Info: 2: + IC(0.600 ns) + CELL(1.800 ns) = 2.400 ns; Loc. = LC5_B14; Fanout = 1; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst7\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Reg:inst5|inst SomadorSubtrator:inst|fullAdder:inst7|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 5.300 ns SomadorSubtrator:inst\|fullAdder:inst6\|inst12~0 3 COMB LC1_B14 2 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 5.300 ns; Loc. = LC1_B14; Fanout = 2; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst6\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { SomadorSubtrator:inst|fullAdder:inst7|inst12~0 SomadorSubtrator:inst|fullAdder:inst6|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 9.800 ns SomadorSubtrator:inst\|fullAdder:inst5\|inst12~0 4 COMB LC5_B13 2 " "Info: 4: + IC(2.200 ns) + CELL(2.300 ns) = 9.800 ns; Loc. = LC5_B13; Fanout = 2; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst5\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { SomadorSubtrator:inst|fullAdder:inst6|inst12~0 SomadorSubtrator:inst|fullAdder:inst5|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 12.200 ns SomadorSubtrator:inst\|fullAdder:inst4\|inst10 5 COMB LC7_B13 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 12.200 ns; Loc. = LC7_B13; Fanout = 1; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst4\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { SomadorSubtrator:inst|fullAdder:inst5|inst12~0 SomadorSubtrator:inst|fullAdder:inst4|inst10 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -560 264 328 -512 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 14.000 ns Reg:inst4\|inst9 6 REG LC1_B13 8 " "Info: 6: + IC(0.600 ns) + CELL(1.200 ns) = 14.000 ns; Loc. = LC1_B13; Fanout = 8; REG Node = 'Reg:inst4\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { SomadorSubtrator:inst|fullAdder:inst4|inst10 Reg:inst4|inst9 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.400 ns ( 67.14 % ) " "Info: Total cell delay = 9.400 ns ( 67.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 32.86 % ) " "Info: Total interconnect delay = 4.600 ns ( 32.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { Reg:inst5|inst SomadorSubtrator:inst|fullAdder:inst7|inst12~0 SomadorSubtrator:inst|fullAdder:inst6|inst12~0 SomadorSubtrator:inst|fullAdder:inst5|inst12~0 SomadorSubtrator:inst|fullAdder:inst4|inst10 Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { Reg:inst5|inst {} SomadorSubtrator:inst|fullAdder:inst7|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst6|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst5|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst4|inst10 {} Reg:inst4|inst9 {} } { 0.000ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns } { 0.000ns 1.800ns 2.300ns 2.300ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCLK destination 11.100 ns + Shortest register " "Info: + Shortest clock path from clock \"GCLK\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns GCLK 1 CLK PIN_91 23 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 23; CLK Node = 'GCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCLK } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { 256 -472 -304 272 "GCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst7\|result 2 REG LC1_F16 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_F16; Fanout = 10; REG Node = 'debounce:inst7\|result'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCLK debounce:inst7|result } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/Acumulador/debounce.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns Reg:inst4\|inst9 3 REG LC1_B13 8 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC1_B13; Fanout = 8; REG Node = 'Reg:inst4\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { debounce:inst7|result Reg:inst4|inst9 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst4|inst9 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCLK source 11.100 ns - Longest register " "Info: - Longest clock path from clock \"GCLK\" to source register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns GCLK 1 CLK PIN_91 23 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 23; CLK Node = 'GCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCLK } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { 256 -472 -304 272 "GCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst7\|result 2 REG LC1_F16 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_F16; Fanout = 10; REG Node = 'debounce:inst7\|result'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCLK debounce:inst7|result } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/Acumulador/debounce.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns Reg:inst5\|inst 3 REG LC4_B14 3 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC4_B14; Fanout = 3; REG Node = 'Reg:inst5\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { debounce:inst7|result Reg:inst5|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 144 208 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst5|inst {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst4|inst9 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst5|inst {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 144 208 256 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 144 208 256 "inst" "" } } } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { Reg:inst5|inst SomadorSubtrator:inst|fullAdder:inst7|inst12~0 SomadorSubtrator:inst|fullAdder:inst6|inst12~0 SomadorSubtrator:inst|fullAdder:inst5|inst12~0 SomadorSubtrator:inst|fullAdder:inst4|inst10 Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { Reg:inst5|inst {} SomadorSubtrator:inst|fullAdder:inst7|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst6|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst5|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst4|inst10 {} Reg:inst4|inst9 {} } { 0.000ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns } { 0.000ns 1.800ns 2.300ns 2.300ns 1.800ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst4|inst9 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst5|inst {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Reg:inst4\|inst9 FLEX_SW\[0\] GCLK 15.600 ns register " "Info: tsu for register \"Reg:inst4\|inst9\" (data pin = \"FLEX_SW\[0\]\", clock pin = \"GCLK\") is 15.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.200 ns + Longest pin register " "Info: + Longest pin to register delay is 24.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns FLEX_SW\[0\] 1 PIN PIN_41 7 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_41; Fanout = 7; PIN Node = 'FLEX_SW\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLEX_SW[0] } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { -16 -432 -264 0 "FLEX_SW\[0\]" "" } { 416 -448 -280 432 "FLEX_SW\[4\]" "" } { 400 -448 -280 416 "FLEX_SW\[5\]" "" } { 384 -448 -280 400 "FLEX_SW\[6\]" "" } { 368 -448 -280 384 "FLEX_SW\[7\]" "" } { 520 -448 -280 536 "FLEX_SW\[1\]" "" } { 536 -448 -280 552 "FLEX_SW\[2\]" "" } { 552 -448 -280 568 "FLEX_SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.300 ns) 12.600 ns SomadorSubtrator:inst\|fullAdder:inst7\|inst12~0 2 COMB LC5_B14 1 " "Info: 2: + IC(6.800 ns) + CELL(2.300 ns) = 12.600 ns; Loc. = LC5_B14; Fanout = 1; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst7\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { FLEX_SW[0] SomadorSubtrator:inst|fullAdder:inst7|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 15.500 ns SomadorSubtrator:inst\|fullAdder:inst6\|inst12~0 3 COMB LC1_B14 2 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 15.500 ns; Loc. = LC1_B14; Fanout = 2; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst6\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { SomadorSubtrator:inst|fullAdder:inst7|inst12~0 SomadorSubtrator:inst|fullAdder:inst6|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 20.000 ns SomadorSubtrator:inst\|fullAdder:inst5\|inst12~0 4 COMB LC5_B13 2 " "Info: 4: + IC(2.200 ns) + CELL(2.300 ns) = 20.000 ns; Loc. = LC5_B13; Fanout = 2; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst5\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { SomadorSubtrator:inst|fullAdder:inst6|inst12~0 SomadorSubtrator:inst|fullAdder:inst5|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 22.400 ns SomadorSubtrator:inst\|fullAdder:inst4\|inst10 5 COMB LC7_B13 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 22.400 ns; Loc. = LC7_B13; Fanout = 1; COMB Node = 'SomadorSubtrator:inst\|fullAdder:inst4\|inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { SomadorSubtrator:inst|fullAdder:inst5|inst12~0 SomadorSubtrator:inst|fullAdder:inst4|inst10 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/Acumulador/fullAdder.bdf" { { -560 264 328 -512 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 24.200 ns Reg:inst4\|inst9 6 REG LC1_B13 8 " "Info: 6: + IC(0.600 ns) + CELL(1.200 ns) = 24.200 ns; Loc. = LC1_B13; Fanout = 8; REG Node = 'Reg:inst4\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { SomadorSubtrator:inst|fullAdder:inst4|inst10 Reg:inst4|inst9 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 55.37 % ) " "Info: Total cell delay = 13.400 ns ( 55.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.800 ns ( 44.63 % ) " "Info: Total interconnect delay = 10.800 ns ( 44.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { FLEX_SW[0] SomadorSubtrator:inst|fullAdder:inst7|inst12~0 SomadorSubtrator:inst|fullAdder:inst6|inst12~0 SomadorSubtrator:inst|fullAdder:inst5|inst12~0 SomadorSubtrator:inst|fullAdder:inst4|inst10 Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { FLEX_SW[0] {} FLEX_SW[0]~out {} SomadorSubtrator:inst|fullAdder:inst7|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst6|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst5|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst4|inst10 {} Reg:inst4|inst9 {} } { 0.000ns 0.000ns 6.800ns 0.600ns 2.200ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCLK destination 11.100 ns - Shortest register " "Info: - Shortest clock path from clock \"GCLK\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns GCLK 1 CLK PIN_91 23 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 23; CLK Node = 'GCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCLK } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { 256 -472 -304 272 "GCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst7\|result 2 REG LC1_F16 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_F16; Fanout = 10; REG Node = 'debounce:inst7\|result'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCLK debounce:inst7|result } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/Acumulador/debounce.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns Reg:inst4\|inst9 3 REG LC1_B13 8 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC1_B13; Fanout = 8; REG Node = 'Reg:inst4\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { debounce:inst7|result Reg:inst4|inst9 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst4|inst9 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { FLEX_SW[0] SomadorSubtrator:inst|fullAdder:inst7|inst12~0 SomadorSubtrator:inst|fullAdder:inst6|inst12~0 SomadorSubtrator:inst|fullAdder:inst5|inst12~0 SomadorSubtrator:inst|fullAdder:inst4|inst10 Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { FLEX_SW[0] {} FLEX_SW[0]~out {} SomadorSubtrator:inst|fullAdder:inst7|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst6|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst5|inst12~0 {} SomadorSubtrator:inst|fullAdder:inst4|inst10 {} Reg:inst4|inst9 {} } { 0.000ns 0.000ns 6.800ns 0.600ns 2.200ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 1.800ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst4|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst4|inst9 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "GCLK FLEX_DIGIT2\[0\] Reg:inst4\|inst5 24.900 ns register " "Info: tco from clock \"GCLK\" to destination pin \"FLEX_DIGIT2\[0\]\" through register \"Reg:inst4\|inst5\" is 24.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCLK source 11.100 ns + Longest register " "Info: + Longest clock path from clock \"GCLK\" to source register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns GCLK 1 CLK PIN_91 23 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 23; CLK Node = 'GCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCLK } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { 256 -472 -304 272 "GCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst7\|result 2 REG LC1_F16 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_F16; Fanout = 10; REG Node = 'debounce:inst7\|result'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCLK debounce:inst7|result } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/Acumulador/debounce.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns Reg:inst4\|inst5 3 REG LC2_B14 9 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC2_B14; Fanout = 9; REG Node = 'Reg:inst4\|inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { debounce:inst7|result Reg:inst4|inst5 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 328 392 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst4|inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst4|inst5 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 328 392 256 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.700 ns + Longest register pin " "Info: + Longest register to pin delay is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst4\|inst5 1 REG LC2_B14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B14; Fanout = 9; REG Node = 'Reg:inst4\|inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst4|inst5 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 328 392 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 5.000 ns decodificador:inst17\|Mux6~0 2 COMB LC3_B19 1 " "Info: 2: + IC(2.700 ns) + CELL(2.300 ns) = 5.000 ns; Loc. = LC3_B19; Fanout = 1; COMB Node = 'decodificador:inst17\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Reg:inst4|inst5 decodificador:inst17|Mux6~0 } "NODE_NAME" } } { "decodificador.vhd" "" { Text "F:/Acumulador/decodificador.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.100 ns) 12.700 ns FLEX_DIGIT2\[0\] 3 PIN PIN_24 0 " "Info: 3: + IC(2.600 ns) + CELL(5.100 ns) = 12.700 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'FLEX_DIGIT2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { decodificador:inst17|Mux6~0 FLEX_DIGIT2[0] } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { 464 592 780 480 "FLEX_DIGIT2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 58.27 % ) " "Info: Total cell delay = 7.400 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 41.73 % ) " "Info: Total interconnect delay = 5.300 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.700 ns" { Reg:inst4|inst5 decodificador:inst17|Mux6~0 FLEX_DIGIT2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.700 ns" { Reg:inst4|inst5 {} decodificador:inst17|Mux6~0 {} FLEX_DIGIT2[0] {} } { 0.000ns 2.700ns 2.600ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst4|inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst4|inst5 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.700 ns" { Reg:inst4|inst5 decodificador:inst17|Mux6~0 FLEX_DIGIT2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.700 ns" { Reg:inst4|inst5 {} decodificador:inst17|Mux6~0 {} FLEX_DIGIT2[0] {} } { 0.000ns 2.700ns 2.600ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg:inst5\|inst9 FLEX_SW\[4\] GCLK 1.900 ns register " "Info: th for register \"Reg:inst5\|inst9\" (data pin = \"FLEX_SW\[4\]\", clock pin = \"GCLK\") is 1.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GCLK destination 11.100 ns + Longest register " "Info: + Longest clock path from clock \"GCLK\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns GCLK 1 CLK PIN_91 23 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 23; CLK Node = 'GCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCLK } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { 256 -472 -304 272 "GCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst7\|result 2 REG LC1_F16 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_F16; Fanout = 10; REG Node = 'debounce:inst7\|result'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { GCLK debounce:inst7|result } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/Acumulador/debounce.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns Reg:inst5\|inst9 3 REG LC6_B13 2 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC6_B13; Fanout = 2; REG Node = 'Reg:inst5\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { debounce:inst7|result Reg:inst5|inst9 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst5|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst5|inst9 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns FLEX_SW\[4\] 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'FLEX_SW\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLEX_SW[4] } "NODE_NAME" } } { "Acumulador.bdf" "" { Schematic "F:/Acumulador/Acumulador.bdf" { { -16 -432 -264 0 "FLEX_SW\[0\]" "" } { 416 -448 -280 432 "FLEX_SW\[4\]" "" } { 400 -448 -280 416 "FLEX_SW\[5\]" "" } { 384 -448 -280 400 "FLEX_SW\[6\]" "" } { 368 -448 -280 384 "FLEX_SW\[7\]" "" } { 520 -448 -280 536 "FLEX_SW\[1\]" "" } { 536 -448 -280 552 "FLEX_SW\[2\]" "" } { 552 -448 -280 568 "FLEX_SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(1.200 ns) 10.800 ns Reg:inst5\|inst9 2 REG LC6_B13 2 " "Info: 2: + IC(6.100 ns) + CELL(1.200 ns) = 10.800 ns; Loc. = LC6_B13; Fanout = 2; REG Node = 'Reg:inst5\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { FLEX_SW[4] Reg:inst5|inst9 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "F:/Acumulador/Reg.bdf" { { 176 696 760 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 43.52 % ) " "Info: Total cell delay = 4.700 ns ( 43.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 56.48 % ) " "Info: Total interconnect delay = 6.100 ns ( 56.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { FLEX_SW[4] Reg:inst5|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { FLEX_SW[4] {} FLEX_SW[4]~out {} Reg:inst5|inst9 {} } { 0.000ns 0.000ns 6.100ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { GCLK debounce:inst7|result Reg:inst5|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { GCLK {} GCLK~out {} debounce:inst7|result {} Reg:inst5|inst9 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { FLEX_SW[4] Reg:inst5|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { FLEX_SW[4] {} FLEX_SW[4]~out {} Reg:inst5|inst9 {} } { 0.000ns 0.000ns 6.100ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 09:30:19 2018 " "Info: Processing ended: Thu May 10 09:30:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
