$date
  Tue Nov  5 22:27:38 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! a_in $end
$var reg 1 " x_out $end
$scope module dut $end
$var reg 1 # a $end
$var reg 1 $ x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
#1000
1!
0"
1#
0$
#2000
