// Seed: 920043981
module module_0;
  final begin : LABEL_0
    id_1 = id_1;
    id_1 <= 1;
  end
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output logic id_3,
    output uwire id_4,
    output tri   id_5,
    input  wire  id_6
);
  always @(posedge 1);
  wire id_8;
  always @(posedge 1 or id_2) id_3 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input  wor  id_1,
    output wire id_2,
    input  tri  id_3,
    output tri  id_4,
    input  wor  id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8;
endmodule
