
*** Running vivado
    with args -log tbird.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tbird.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tbird.tcl -notrace
Command: synth_design -top tbird -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16118
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2319.648 ; gain = 0.000 ; free physical = 2056 ; free virtual = 6545
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tbird' [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.srcs/sources_1/imports/Lab3/tbird.sv:3]
	Parameter SIM_ONLY bound to: 0 - type: integer 
	Parameter CLK_DIV_VALUE bound to: 12500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/.Xil/Vivado-16089-henry-VirtualBox/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/.Xil/Vivado-16089-henry-VirtualBox/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.srcs/sources_1/imports/Lab3/debouncer.sv:1]
	Parameter SIM_ONLY bound to: 0 - type: integer 
	Parameter DB_TIME bound to: 1000 - type: integer 
	Parameter IS_ASYNC bound to: 1'b1 
	Parameter DB_TIME_I bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.srcs/sources_1/imports/Lab3/debouncer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tbird' (4#1) [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.srcs/sources_1/imports/Lab3/tbird.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2319.648 ; gain = 0.000 ; free physical = 2832 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2319.648 ; gain = 0.000 ; free physical = 2833 ; free virtual = 7330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2319.648 ; gain = 0.000 ; free physical = 2833 ; free virtual = 7330
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2319.648 ; gain = 0.000 ; free physical = 2824 ; free virtual = 7322
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/.Xil/Vivado-16089-henry-VirtualBox/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/.Xil/Vivado-16089-henry-VirtualBox/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.srcs/constrs_1/imports/Lab3/tbird.xdc]
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.srcs/constrs_1/imports/Lab3/tbird.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.srcs/constrs_1/imports/Lab3/tbird.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tbird_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tbird_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.605 ; gain = 0.000 ; free physical = 2732 ; free virtual = 7242
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.605 ; gain = 0.000 ; free physical = 2732 ; free virtual = 7242
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2798 ; free virtual = 7309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2798 ; free virtual = 7309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SYSCLK. (constraint file  /home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/.Xil/Vivado-16089-henry-VirtualBox/clk_gen/clk_gen/clk_gen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYSCLK. (constraint file  /home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/.Xil/Vivado-16089-henry-VirtualBox/clk_gen/clk_gen/clk_gen_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2798 ; free virtual = 7309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currState_reg' in module 'tbird'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ST_OFF |                             0000 | 00000000000000000000000000000000
                   ST_R1 |                             0001 | 00000000000000000000000000000100
                   ST_R2 |                             0010 | 00000000000000000000000000000101
                   ST_R3 |                             0011 | 00000000000000000000000000000110
                   ST_L1 |                             0100 | 00000000000000000000000000000001
                   ST_L2 |                             0101 | 00000000000000000000000000000010
                   ST_L3 |                             0110 | 00000000000000000000000000000011
                  ST_HON |                             0111 | 00000000000000000000000000000111
                 ST_HOFF |                             1000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currState_reg' using encoding 'sequential' in module 'tbird'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2786 ; free virtual = 7299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2769 ; free virtual = 7291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2639 ; free virtual = 7168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_gen       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_gen |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    16|
|4     |LUT1    |     3|
|5     |LUT2    |     2|
|6     |LUT3    |     1|
|7     |LUT4    |    11|
|8     |LUT5    |    75|
|9     |LUT6    |     8|
|10    |FDPE    |    16|
|11    |FDRE    |    80|
|12    |IBUF    |     3|
|13    |OBUF    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.605 ; gain = 31.957 ; free physical = 2636 ; free virtual = 7165
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.605 ; gain = 0.000 ; free physical = 2691 ; free virtual = 7220
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2351.613 ; gain = 31.957 ; free physical = 2691 ; free virtual = 7220
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2351.613 ; gain = 0.000 ; free physical = 2685 ; free virtual = 7214
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.613 ; gain = 0.000 ; free physical = 2716 ; free virtual = 7246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2351.613 ; gain = 32.023 ; free physical = 2859 ; free virtual = 7389
INFO: [Common 17-1381] The checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab3/Vivado/Lab3.runs/synth_1/tbird.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tbird_utilization_synth.rpt -pb tbird_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 20 20:56:00 2021...
