

================================================================
== Vitis HLS Report for 'gsm_div_Pipeline_gsm_div_label0'
================================================================
* Date:           Fri May 30 22:03:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.128 us|  0.128 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- gsm_div_label0  |       14|       14|         1|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%div = alloca i32 1" [data/benchmarks/gsm/gsm_add.c:122]   --->   Operation 4 'alloca' 'div' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%L_num = alloca i32 1" [data/benchmarks/gsm/gsm_add.c:120]   --->   Operation 5 'alloca' 'L_num' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [data/benchmarks/gsm/gsm_add.c:123]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln121_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln121"   --->   Operation 7 'read' 'sext_ln121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln126_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln126"   --->   Operation 8 'read' 'sext_ln126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln120_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln120"   --->   Operation 9 'read' 'sext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln121_cast = sext i16 %sext_ln121_read"   --->   Operation 10 'sext' 'sext_ln121_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln126_cast = sext i16 %sext_ln126_read"   --->   Operation 11 'sext' 'sext_ln126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln120_cast = sext i16 %sext_ln120_read"   --->   Operation 12 'sext' 'sext_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln123 = store i4 14, i4 %k" [data/benchmarks/gsm/gsm_add.c:123]   --->   Operation 13 'store' 'store_ln123' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln120 = store i63 %sext_ln120_cast, i63 %L_num" [data/benchmarks/gsm/gsm_add.c:120]   --->   Operation 14 'store' 'store_ln120' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln122 = store i15 0, i15 %div" [data/benchmarks/gsm/gsm_add.c:122]   --->   Operation 15 'store' 'store_ln122' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%div_4 = load i15 %div" [data/benchmarks/gsm/gsm_add.c:141]   --->   Operation 17 'load' 'div_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%L_num_4 = load i63 %L_num" [data/benchmarks/gsm/gsm_add.c:120]   --->   Operation 18 'load' 'L_num_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%k_2 = load i4 %k" [data/benchmarks/gsm/gsm_add.c:138]   --->   Operation 19 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/gsm/gsm_add.c:122]   --->   Operation 20 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [data/benchmarks/gsm/gsm_add.c:140]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/gsm/gsm_add.c:138]   --->   Operation 22 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%div_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %div_4, i1 0" [data/benchmarks/gsm/gsm_add.c:141]   --->   Operation 23 'bitconcatenate' 'div_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%L_num_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %L_num_4, i1 0" [data/benchmarks/gsm/gsm_add.c:142]   --->   Operation 24 'bitconcatenate' 'L_num_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln120 = shl i63 %L_num_4, i63 1" [data/benchmarks/gsm/gsm_add.c:120]   --->   Operation 25 'shl' 'shl_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "%icmp_ln144 = icmp_slt  i64 %L_num_1, i64 %sext_ln126_cast" [data/benchmarks/gsm/gsm_add.c:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.12ns)   --->   "%xor_ln144 = xor i1 %icmp_ln144, i1 1" [data/benchmarks/gsm/gsm_add.c:144]   --->   Operation 27 'xor' 'xor_ln144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%L_num_5 = sub i63 %shl_ln120, i63 %sext_ln121_cast" [data/benchmarks/gsm/gsm_add.c:146]   --->   Operation 28 'sub' 'L_num_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node div_6)   --->   "%div_5 = or i16 %div_1, i16 1" [data/benchmarks/gsm/gsm_add.c:147]   --->   Operation 29 'or' 'div_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.24ns) (out node of the LUT)   --->   "%div_6 = select i1 %xor_ln144, i16 %div_5, i16 %div_1" [data/benchmarks/gsm/gsm_add.c:144]   --->   Operation 30 'select' 'div_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i16 %div_6" [data/benchmarks/gsm/gsm_add.c:144]   --->   Operation 31 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%L_num_6 = select i1 %xor_ln144, i63 %L_num_5, i63 %shl_ln120" [data/benchmarks/gsm/gsm_add.c:144]   --->   Operation 32 'select' 'L_num_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%k_3 = add i4 %k_2, i4 15" [data/benchmarks/gsm/gsm_add.c:138]   --->   Operation 33 'add' 'k_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln138 = icmp_eq  i4 %k_2, i4 0" [data/benchmarks/gsm/gsm_add.c:138]   --->   Operation 34 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln123 = store i4 %k_3, i4 %k" [data/benchmarks/gsm/gsm_add.c:123]   --->   Operation 35 'store' 'store_ln123' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln120 = store i63 %L_num_6, i63 %L_num" [data/benchmarks/gsm/gsm_add.c:120]   --->   Operation 36 'store' 'store_ln120' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln122 = store i15 %trunc_ln144, i15 %div" [data/benchmarks/gsm/gsm_add.c:122]   --->   Operation 37 'store' 'store_ln122' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %while.body, void %cleanup.loopexit.exitStub" [data/benchmarks/gsm/gsm_add.c:138]   --->   Operation 38 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %div_3_out, i16 %div_6" [data/benchmarks/gsm/gsm_add.c:144]   --->   Operation 39 'write' 'write_ln144' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln120]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln126]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln121]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
div                     (alloca           ) [ 011]
L_num                   (alloca           ) [ 011]
k                       (alloca           ) [ 011]
sext_ln121_read         (read             ) [ 000]
sext_ln126_read         (read             ) [ 000]
sext_ln120_read         (read             ) [ 000]
sext_ln121_cast         (sext             ) [ 011]
sext_ln126_cast         (sext             ) [ 011]
sext_ln120_cast         (sext             ) [ 000]
store_ln123             (store            ) [ 000]
store_ln120             (store            ) [ 000]
store_ln122             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
div_4                   (load             ) [ 000]
L_num_4                 (load             ) [ 000]
k_2                     (load             ) [ 000]
specpipeline_ln122      (specpipeline     ) [ 000]
speclooptripcount_ln140 (speclooptripcount) [ 000]
specloopname_ln138      (specloopname     ) [ 000]
div_1                   (bitconcatenate   ) [ 000]
L_num_1                 (bitconcatenate   ) [ 000]
shl_ln120               (shl              ) [ 000]
icmp_ln144              (icmp             ) [ 000]
xor_ln144               (xor              ) [ 000]
L_num_5                 (sub              ) [ 000]
div_5                   (or               ) [ 000]
div_6                   (select           ) [ 000]
trunc_ln144             (trunc            ) [ 000]
L_num_6                 (select           ) [ 000]
k_3                     (add              ) [ 000]
icmp_ln138              (icmp             ) [ 011]
store_ln123             (store            ) [ 000]
store_ln120             (store            ) [ 000]
store_ln122             (store            ) [ 000]
br_ln138                (br               ) [ 000]
write_ln144             (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln120">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln126">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln121">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="div_3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="div_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="L_num_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_num/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="k_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln121_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln121_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln126_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln126_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln120_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln120_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln144_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln144/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sext_ln121_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121_cast/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sext_ln126_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_cast/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sext_ln120_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln123_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln120_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="63" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln122_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="15" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="div_4_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="1"/>
<pin id="116" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="div_4/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="L_num_4_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="63" slack="1"/>
<pin id="119" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_num_4/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="k_2_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="div_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="15" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="div_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="L_num_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="63" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="L_num_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shl_ln120_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="63" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln120/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln144_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="xor_ln144_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln144/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="L_num_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="63" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="L_num_5/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="div_5_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="div_5/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="div_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="div_6/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln144_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="L_num_6_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="63" slack="0"/>
<pin id="183" dir="0" index="2" bw="63" slack="0"/>
<pin id="184" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="L_num_6/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="k_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln138_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln123_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="1"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln120_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="63" slack="0"/>
<pin id="207" dir="0" index="1" bw="63" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln122_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="15" slack="0"/>
<pin id="212" dir="0" index="1" bw="15" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="div_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="222" class="1005" name="L_num_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="63" slack="0"/>
<pin id="224" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="L_num "/>
</bind>
</comp>

<comp id="229" class="1005" name="k_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="236" class="1005" name="sext_ln121_cast_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="63" slack="1"/>
<pin id="238" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln121_cast "/>
</bind>
</comp>

<comp id="241" class="1005" name="sext_ln126_cast_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln126_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="62" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="68" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="74" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="114" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="117" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="117" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="131" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="139" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="123" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="150" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="123" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="150" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="156" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="139" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="120" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="120" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="188" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="180" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="176" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="50" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="225"><net_src comp="54" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="232"><net_src comp="58" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="239"><net_src comp="87" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="244"><net_src comp="91" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="145" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: div_3_out | {2 }
 - Input state : 
	Port: gsm_div_Pipeline_gsm_div_label0 : sext_ln120 | {1 }
	Port: gsm_div_Pipeline_gsm_div_label0 : sext_ln126 | {1 }
	Port: gsm_div_Pipeline_gsm_div_label0 : sext_ln121 | {1 }
  - Chain level:
	State 1
		store_ln123 : 1
		store_ln120 : 1
		store_ln122 : 1
	State 2
		div_1 : 1
		L_num_1 : 1
		shl_ln120 : 1
		icmp_ln144 : 2
		xor_ln144 : 3
		L_num_5 : 1
		div_5 : 2
		div_6 : 3
		trunc_ln144 : 4
		L_num_6 : 3
		k_3 : 1
		icmp_ln138 : 1
		store_ln123 : 2
		store_ln120 : 4
		store_ln122 : 5
		br_ln138 : 2
		write_ln144 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln144_fu_145     |    0    |    71   |
|          |      icmp_ln138_fu_194     |    0    |    12   |
|----------|----------------------------|---------|---------|
|  select  |        div_6_fu_167        |    0    |    16   |
|          |       L_num_6_fu_180       |    0    |    62   |
|----------|----------------------------|---------|---------|
|    sub   |       L_num_5_fu_156       |    0    |    70   |
|----------|----------------------------|---------|---------|
|    add   |         k_3_fu_188         |    0    |    12   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln144_fu_150      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | sext_ln121_read_read_fu_62 |    0    |    0    |
|   read   | sext_ln126_read_read_fu_68 |    0    |    0    |
|          | sext_ln120_read_read_fu_74 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln144_write_fu_80  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    sext_ln121_cast_fu_87   |    0    |    0    |
|   sext   |    sext_ln126_cast_fu_91   |    0    |    0    |
|          |    sext_ln120_cast_fu_95   |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        div_1_fu_123        |    0    |    0    |
|          |       L_num_1_fu_131       |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln120_fu_139      |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |        div_5_fu_161        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln144_fu_176     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   245   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     L_num_reg_222     |   63   |
|      div_reg_215      |   15   |
|       k_reg_229       |    4   |
|sext_ln121_cast_reg_236|   63   |
|sext_ln126_cast_reg_241|   64   |
+-----------------------+--------+
|         Total         |   209  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   245  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   209  |    -   |
+-----------+--------+--------+
|   Total   |   209  |   245  |
+-----------+--------+--------+
