ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
file: calc.v
	module worklib.calc:v
		errors: 0, warnings: 0
file: tc.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.calc:v <0x0520620a>
			streams:   7, words: 13884
		worklib.top:sv <0x369ca9a2>
			streams:  15, words: 17743
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:              122     122
		Scalar wires:             9       -
		Vectored wires:           4       -
		Always blocks:            5       5
		Initial blocks:           5       5
		Cont. assignments:        0       5
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run



Completed calc simulation with honors (It worked)



Simulation complete via $finish(1) at time 14965337500 PS + 0
./tc.sv:194   $finish;
ncsim> exit
