library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity transmision is
    port (
		  clk   : in  std_logic;   --clock de la uart 1/9600 sacarlo con el divde frecuencia
        Rst_n      : in  std_logic;     -- Reset input
        Tick       : in std_logic;     -- Each "BaudRate" pulses we create a tick pulse
		  --start_bit  : in std_logic;
		  bit_palabra : in std_logic;
		  palabra	: out std_logic_vector(7 downto 0)
		 -- Enable : out std_logic
    );
end entity transmision;
