<use f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='125' u='w' c='_ZN4llvm13TargetOptionsC1Ev'/>
<dec f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='158' type='unsigned int'/>
<offset>64</offset>
<doc f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='153'>/// UnsafeFPMath - This flag is enabled when the
    /// -enable-unsafe-fp-math flag is specified on the command line.  When
    /// this flag is off (the default), the code generator is not allowed to
    /// produce results that are &quot;less precise&quot; than IEEE allows.  This includes
    /// use of X86 instructions like FSIN and FCOS instead of libcalls.</doc>
<use f='llvm/clang/lib/CodeGen/BackendUtil.cpp' l='515' u='w' c='_ZL17initTargetOptionsRN5clang17DiagnosticsEngineERN4llvm13TargetOptionsERKNS_14CodeGenOptionsERKNS_13TargetOptionsERKNS_11LangOptionsERKNS_19HeaderSearchOptionsE'/>
<use f='llvm/llvm/lib/CodeGen/CommandFlags.cpp' l='522' u='w' c='_ZN4llvm7codegen33InitTargetOptionsFromCodeGenFlagsERKNS_6TripleE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12536' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12538' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12746' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFSUBForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13048' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner34visitFMULForFMADistributiveCombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13054' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner34visitFMULForFMADistributiveCombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13208' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFADDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13389' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFSUBEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13447' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFMULEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13563' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner8visitFMAEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13680' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner25combineRepeatedFPDivisorsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13778' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFDIVEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13872' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFDIVEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='14310' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner13visitFP_ROUNDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3452' u='r' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/TargetOptionsImpl.cpp' l='46' u='r' c='_ZNK4llvm13TargetOptions32HonorSignDependentRoundingFPMathEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='6832' u='r' c='_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_3ISD8CondCodeENS_7SDValueES3_S3_S3_RKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10777' u='r' c='_ZNK4llvm21AArch64TargetLowering19isProfitableToHoistEPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4158' u='r' c='_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4237' u='r' c='_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='211493' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2619' u='r' c='_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_FP16ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='225' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector32computeAvailableFunctionFeaturesEPKNS_12GCNSubtargetEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3053' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3102' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='623' u='r' c='_ZN4llvm10GCNTTIImpl22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo14TargetCostKindENS3_16OperandValueKindES5_NS3_22OperandValuePropertie9548614'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8148' u='r' c='_ZNK4llvm16SITargetLowering21lowerFastUnsafeFDIV64ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10109' u='r' c='_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10429' u='r' c='_ZNK4llvm16SITargetLowering17performFMACombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='674' u='r' c='_ZN4llvm13ARMAsmPrinter14emitAttributesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='709' u='r' c='_ZN4llvm13ARMAsmPrinter14emitAttributesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5534' u='r' c='_ZNK4llvm17ARMTargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='253' u='r' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='97' u='r' c='_ZNK4llvm19NVPTXTargetLowering14getDivF32LevelEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='110' u='r' c='_ZNK4llvm19NVPTXTargetLowering14usePrecSqrtF32Ev'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4302' u='r' c='_ZNK4llvm19NVPTXTargetLowering17allowUnsafeFPMathERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='383' u='r' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='388' u='r' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='497' u='r' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='947' u='r' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8022' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15651' u='r' c='_ZNK4llvm17PPCTargetLowering19isProfitableToHoistEPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/TargetMachine.cpp' l='62' u='w' c='_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9516' u='r' c='_ZL20isFMAddSubOrFMSubAddRKN4llvm12X86SubtargetERNS_12SelectionDAGERNS_7SDValueES6_S6_j'/>
