<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › platform › coldfire › intc-2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>intc-2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * intc-2.c</span>
<span class="cm"> *</span>
<span class="cm"> * General interrupt controller code for the many ColdFire cores that use</span>
<span class="cm"> * interrupt controllers with 63 interrupt sources, organized as 56 fully-</span>
<span class="cm"> * programmable + 7 fixed-level interrupt sources. This includes the 523x</span>
<span class="cm"> * family, the 5270, 5271, 5274, 5275, and the 528x family which have two such</span>
<span class="cm"> * controllers, and the 547x and 548x families which have only one of them.</span>
<span class="cm"> *</span>
<span class="cm"> * The external 7 fixed interrupts are part the the Edge Port unit of these</span>
<span class="cm"> * ColdFire parts. They can be configured as level or edge triggered.</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2009-2011, Greg Ungerer &lt;gerg@snapgear.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file COPYING in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/coldfire.h&gt;</span>
<span class="cp">#include &lt;asm/mcfsim.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the ICR family of registers.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFSIM_ICR_LEVEL(l)	((l)&lt;&lt;3)	</span><span class="cm">/* Level l intr */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_ICR_PRI(p)	(p)		</span><span class="cm">/* Priority p intr */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	The EDGE Port interrupts are the fixed 7 external interrupts.</span>
<span class="cm"> *	They need some special treatment, for example they need to be acked.</span>
<span class="cm"> */</span>
<span class="cp">#define	EINT0	64	</span><span class="cm">/* Is not actually used, but spot reserved for it */</span><span class="cp"></span>
<span class="cp">#define	EINT1	65	</span><span class="cm">/* EDGE Port interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define	EINT7	71	</span><span class="cm">/* EDGE Port interrupt 7 */</span><span class="cp"></span>

<span class="cp">#ifdef MCFICM_INTC1</span>
<span class="cp">#define NR_VECS	128</span>
<span class="cp">#else</span>
<span class="cp">#define NR_VECS	64</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">imraddr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">imrbit</span><span class="p">;</span>

<span class="cp">#ifdef MCFICM_INTC1</span>
	<span class="n">imraddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFICM_INTC1</span> <span class="o">:</span> <span class="n">MCFICM_INTC0</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">imraddr</span> <span class="o">=</span> <span class="n">MCFICM_INTC0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">imraddr</span> <span class="o">+=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFINTC_IMRH</span> <span class="o">:</span> <span class="n">MCFINTC_IMRL</span><span class="p">;</span>
	<span class="n">imrbit</span> <span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imraddr</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">imrbit</span><span class="p">,</span> <span class="n">imraddr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">imraddr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">imrbit</span><span class="p">;</span>

<span class="cp">#ifdef MCFICM_INTC1</span>
	<span class="n">imraddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFICM_INTC1</span> <span class="o">:</span> <span class="n">MCFICM_INTC0</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">imraddr</span> <span class="o">=</span> <span class="n">MCFICM_INTC0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">imraddr</span> <span class="o">+=</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFINTC_IMRH</span> <span class="o">:</span> <span class="n">MCFINTC_IMRL</span><span class="p">);</span>
	<span class="n">imrbit</span> <span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="cm">/* Don&#39;t set the &quot;maskall&quot; bit! */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">imrbit</span> <span class="o">|=</span> <span class="mh">0x1</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imraddr</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">imrbit</span><span class="p">,</span> <span class="n">imraddr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *	Only the external (or EDGE Port) interrupts need to be acknowledged</span>
<span class="cm"> *	here, as part of the IRQ handler. They only really need to be ack&#39;ed</span>
<span class="cm"> *	if they are in edge triggered mode, but there is no harm in doing it</span>
<span class="cm"> *	for all types.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">__raw_writeb</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EINT0</span><span class="p">),</span> <span class="n">MCFEPORT_EPFR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *	Each vector needs a unique priority and level associated with it.</span>
<span class="cm"> *	We don&#39;t really care so much what they are, we don&#39;t rely on the</span>
<span class="cm"> *	traditional priority interrupt scheme of the m68k/ColdFire. This</span>
<span class="cm"> *	only needs to be set once for an interrupt, and we will never change</span>
<span class="cm"> *	these values once we have set them.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">intc_intpri</span> <span class="o">=</span> <span class="n">MCFSIM_ICR_LEVEL</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">MCFSIM_ICR_PRI</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">intc_irq_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icraddr</span><span class="p">;</span>

<span class="cp">#ifdef MCFICM_INTC1</span>
	<span class="n">icraddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFICM_INTC1</span> <span class="o">:</span> <span class="n">MCFICM_INTC0</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">icraddr</span> <span class="o">=</span> <span class="n">MCFICM_INTC0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">icraddr</span> <span class="o">+=</span> <span class="n">MCFINTC_ICR0</span> <span class="o">+</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">icraddr</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">intc_intpri</span><span class="o">--</span><span class="p">,</span> <span class="n">icraddr</span><span class="p">);</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">EINT1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">EINT7</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">v</span><span class="p">;</span>

		<span class="n">irq</span> <span class="o">-=</span> <span class="n">EINT0</span><span class="p">;</span>

		<span class="cm">/* Set EPORT line as input */</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">MCFEPORT_EPDDR</span><span class="p">);</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">MCFEPORT_EPDDR</span><span class="p">);</span>

		<span class="cm">/* Set EPORT line as interrupt source */</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">MCFEPORT_EPIER</span><span class="p">);</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">v</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">MCFEPORT_EPIER</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">intc_irq_unmask</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intc_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pa</span><span class="p">,</span> <span class="n">tb</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">tb</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">tb</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">tb</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="cm">/* Level triggered */</span>
		<span class="n">tb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tb</span><span class="p">)</span>
		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="n">EINT0</span><span class="p">;</span>
	<span class="n">pa</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">MCFEPORT_EPPAR</span><span class="p">);</span>
	<span class="n">pa</span> <span class="o">=</span> <span class="p">(</span><span class="n">pa</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)))</span> <span class="o">|</span> <span class="p">(</span><span class="n">tb</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">*</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">pa</span><span class="p">,</span> <span class="n">MCFEPORT_EPPAR</span><span class="p">);</span>
	
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">intc_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CF-INTC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_startup</span>	<span class="o">=</span> <span class="n">intc_irq_startup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">intc_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">intc_irq_unmask</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">intc_irq_chip_edge_port</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CF-INTC-EP&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_startup</span>	<span class="o">=</span> <span class="n">intc_irq_startup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">intc_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">intc_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">intc_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">intc_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* Mask all interrupt sources */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">MCFICM_INTC0</span> <span class="o">+</span> <span class="n">MCFINTC_IMRL</span><span class="p">);</span>
<span class="cp">#ifdef MCFICM_INTC1</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">MCFICM_INTC1</span> <span class="o">+</span> <span class="n">MCFINTC_IMRL</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">MCFINT_VECBASE</span><span class="p">;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">MCFINT_VECBASE</span> <span class="o">+</span> <span class="n">NR_VECS</span><span class="p">);</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">EINT1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span><span class="n">EINT7</span><span class="p">))</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intc_irq_chip_edge_port</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intc_irq_chip</span><span class="p">);</span>
		<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">);</span>
		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
