
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002312                       # Number of seconds simulated
sim_ticks                                  2312257500                       # Number of ticks simulated
final_tick                                 2312257500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 272704                       # Simulator instruction rate (inst/s)
host_op_rate                                   371603                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117712123                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647264                       # Number of bytes of host memory used
host_seconds                                    19.64                       # Real time elapsed on the host
sim_insts                                     5356810                       # Number of instructions simulated
sim_ops                                       7299519                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           43072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               70528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27456                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              429                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              673                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1102                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11874110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           18627683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               30501793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11874110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11874110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11874110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          18627683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              30501793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       429.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2203                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1102                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   70528                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    70528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2312166000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1102                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      785                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      254                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       50                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          165                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     416.581818                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    259.607683                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    365.035315                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            39     23.64%     23.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           39     23.64%     47.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20     12.12%     59.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            6      3.64%     63.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      7.27%     70.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      5.45%     75.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      3.03%     78.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      3.64%     82.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           29     17.58%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           165                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        27456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        43072                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 11874110.041809789836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 18627683.119202770293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          429                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          673                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15113000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     21072000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35228.44                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31310.55                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      15522500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 36185000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5510000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14085.75                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32835.75                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         30.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      30.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.24                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.24                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       929                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.30                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2098154.26                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.30                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4433940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               9412980                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                412800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         35062980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5772960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         528771780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               593525055                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             256.686401                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2290496500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        618500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3640000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2198613500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     15035000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       17454250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     76896250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3434340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               5825400                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                365760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         12329100                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3685440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         543407040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               573543660                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             248.044891                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2298529500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        788500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2261894500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      9596500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11379500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     27038500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  269887                       # Number of BP lookups
system.cpu.branchPred.condPredicted            269887                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3706                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               269168                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     351                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                114                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          269168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             265812                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3356                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          733                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1421200                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      137173                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            30                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      663113                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           131                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4624516                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              31768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5514695                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      269887                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             266163                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4564832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           950                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    663018                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   251                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4601494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.632653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.710018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   625163     13.59%     13.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   440021      9.56%     23.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3536310     76.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4601494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.058360                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.192491                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   408416                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                468295                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3225581                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                495416                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3786                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7419412                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3279                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3786                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   661364                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   43287                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2147                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3455248                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                435662                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7405860                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6621                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 135568                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3965                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   9877                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            48670                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            11528862                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15992602                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11311292                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            640490                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11361886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   166976                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    632804                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1424514                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              138300                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            382653                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              207                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7391880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 698                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7343065                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               686                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           93058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       138056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4601494                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.595800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.640298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              389192      8.46%      8.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1081539     23.50%     31.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3130763     68.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4601494                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 60788     18.31%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.07%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.02%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.03%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.04%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 268052     80.72%     99.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2673      0.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               915      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4767480     64.92%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              764433     10.41%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.01%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          125204      1.71%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          125000      1.70%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1041177     14.18%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              134321      1.83%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          380419      5.18%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3144      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7343065                       # Type of FU issued
system.cpu.iq.rate                           1.587856                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      332067                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045222                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16759635                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6071211                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5935003                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2860742                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1414439                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1390486                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6213209                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1461008                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           512272                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17396                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1604                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3786                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4911                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1476                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7392578                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               767                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1424514                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               138300                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                658                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1452                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2795                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1101                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3896                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7329981                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1421194                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13084                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1558367                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   262186                       # Number of branches executed
system.cpu.iew.exec_stores                     137173                       # Number of stores executed
system.cpu.iew.exec_rate                     1.585027                       # Inst execution rate
system.cpu.iew.wb_sent                        7325950                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7325489                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6087606                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9790990                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.584055                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621756                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           91256                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3773                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4594109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.588887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.757490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       761913     16.58%     16.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       364873      7.94%     24.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3467323     75.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4594109                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5356810                       # Number of instructions committed
system.cpu.commit.committedOps                7299519                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1543814                       # Number of memory references committed
system.cpu.commit.loads                       1407118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     261710                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1389843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6291351                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          725      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4747982     65.05%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         755826     10.35%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       125204      1.72%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       125000      1.71%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1027896     14.08%     92.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133567      1.83%     94.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       379222      5.20%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3129      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7299519                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3467323                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8517561                       # The number of ROB reads
system.cpu.rob.rob_writes                    14788938                       # The number of ROB writes
system.cpu.timesIdled                             262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5356810                       # Number of Instructions Simulated
system.cpu.committedOps                       7299519                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.863297                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.863297                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.158350                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.158350                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11183855                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5538366                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    632108                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1262307                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1930905                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4589885                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2084169                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.797565                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1043686                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               764                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1366.081152                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.797565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8356228                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8356228                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       906496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          906496                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       136421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         136421                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      1042917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1042917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1042922                       # number of overall hits
system.cpu.dcache.overall_hits::total         1042922                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           929                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data          307                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          307                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         1204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1511                       # number of overall misses
system.cpu.dcache.overall_misses::total          1511                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47262000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22283000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     69545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     69545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     69545000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     69545000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       907425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       907425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1044121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1044121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1044433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1044433                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001024                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002012                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.983974                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.983974                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001153                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001153                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001447                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50874.058127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50874.058127                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81029.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81029.090909                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57761.627907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57761.627907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46025.810721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46025.810721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2480                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.423841                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.dcache.writebacks::total               197                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          595                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          595                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          273                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          155                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          155                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          764                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          764                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21986500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21986500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11171500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11171500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     44414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     44414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55586000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55586000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.496795                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.496795                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000731                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000731                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        66750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        66750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80536.630037                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80536.630037                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 72074.193548                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 72074.193548                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72930.213465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72930.213465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72756.544503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72756.544503                       # average overall mshr miss latency
system.cpu.dcache.replacements                    508                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.611231                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              662914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               441                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1503.206349                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.611231                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5304585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5304585                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       662473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          662473                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       662473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           662473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       662473                       # number of overall hits
system.cpu.icache.overall_hits::total          662473                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           545                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            545                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          545                       # number of overall misses
system.cpu.icache.overall_misses::total           545                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42932500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42932500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     42932500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42932500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42932500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42932500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       663018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       663018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       663018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       663018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       663018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       663018                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000822                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000822                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000822                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000822                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000822                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000822                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78775.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78775.229358                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78775.229358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78775.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78775.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78775.229358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          442                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          442                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          442                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          442                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          442                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          442                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36589000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36589000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36589000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36589000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82780.542986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82780.542986                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82780.542986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82780.542986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82780.542986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82780.542986                       # average overall mshr miss latency
system.cpu.icache.replacements                    186                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1900                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 932                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           197                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               497                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                273                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               273                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            933                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1069                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2036                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        61504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    89728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1206                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000829                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.028796                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1205     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1206                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1344000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1102999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1910000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1030.419443                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1402                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.272232                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   384.792564                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   645.626879                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.093943                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.157624                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.251567                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1045                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.269043                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12326                       # Number of tag accesses
system.l2cache.tags.data_accesses               12326                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          197                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          197                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           90                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          102                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              91                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 103                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             91                       # number of overall hits
system.l2cache.overall_hits::total                103                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          272                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            272                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          430                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          401                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          831                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           430                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           673                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1103                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          430                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          673                       # number of overall misses
system.l2cache.overall_misses::total             1103                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     21566500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     21566500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     35798500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     31960500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     67759000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     35798500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     53527000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     89325500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     35798500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     53527000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     89325500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          197                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          197                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          273                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          273                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          933                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          442                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          764                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1206                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          442                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          764                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1206                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.996337                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.996337                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.972851                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.816701                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.890675                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.972851                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.880890                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.914594                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.972851                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.880890                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.914594                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79288.602941                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 79288.602941                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83252.325581                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 79701.995012                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81539.109507                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83252.325581                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 79534.918276                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80984.134180                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83252.325581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 79534.918276                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80984.134180                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          272                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          272                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          401                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          831                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          430                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          673                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          430                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          673                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     21022500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     21022500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     34940500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     31158500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     66099000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     34940500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     52181000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     87121500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     34940500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     52181000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     87121500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.996337                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.996337                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.972851                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.816701                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.890675                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.972851                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.880890                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.914594                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.972851                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.880890                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.914594                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77288.602941                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 77288.602941                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81256.976744                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77701.995012                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79541.516245                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81256.976744                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 77534.918276                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78985.947416                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81256.976744                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 77534.918276                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78985.947416                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1102                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 830                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                272                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               272                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            830                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2204                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        70528                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1102                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1102    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1102                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               551000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2755000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1030.420873                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1102                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   384.793120                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   645.627753                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023486                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.039406                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.062892                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1045                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067261                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                18734                       # Number of tag accesses
system.l3cache.tags.data_accesses               18734                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          272                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            272                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          429                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          401                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          830                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           429                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           673                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1102                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          429                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          673                       # number of overall misses
system.l3cache.overall_misses::total             1102                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     18574500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     18574500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     31079500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     27549500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     58629000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     31079500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     46124000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     77203500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     31079500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     46124000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     77203500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          272                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          272                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          429                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          401                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          830                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          429                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          673                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1102                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          429                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          673                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1102                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 68288.602941                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 68288.602941                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72446.386946                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 68701.995012                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70637.349398                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72446.386946                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68534.918276                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70057.622505                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72446.386946                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68534.918276                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70057.622505                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          272                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          272                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          429                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          401                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          830                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          429                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          673                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          429                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          673                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     18030500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     18030500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30221500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     26747500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     56969000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     30221500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     44778000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     74999500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     30221500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     44778000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     74999500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66288.602941                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66288.602941                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70446.386946                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66701.995012                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68637.349398                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70446.386946                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66534.918276                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68057.622505                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70446.386946                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66534.918276                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68057.622505                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2312257500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                830                       # Transaction distribution
system.membus.trans_dist::ReadExReq               272                       # Transaction distribution
system.membus.trans_dist::ReadExResp              272                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           830                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1102                       # Request fanout histogram
system.membus.reqLayer0.occupancy              551000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2999500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
