INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module twoToOne
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module negate
INFO: [VRFC 10-311] analyzing module threeToOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/pipelines.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_buffer
INFO: [VRFC 10-311] analyzing module ID_EX_buffer
INFO: [VRFC 10-311] analyzing module EX_WB_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eliu/final_project/final_project.srcs/sim_1/new/datapath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_testbench
WARNING: [VRFC 10-3248] data object 'readDataEx' is already declared [C:/Users/eliu/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:96]
WARNING: [VRFC 10-9364] second declaration of 'readDataEx' is ignored [C:/Users/eliu/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:96]
