$date
	Thu May 29 17:42:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module udp_dlatch_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ d $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
0#
#10
1!
1"
1$
#15
0"
#20
0$
#25
0!
1"
#30
1#
#35
0#
#40
