[2025-09-18 00:31:36] START suite=cs trace=classification_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4167944 heartbeat IPC: 2.399 cumulative IPC: 2.399 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6308603 heartbeat IPC: 4.671 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6308603 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6308603 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 19180318 heartbeat IPC: 0.7769 cumulative IPC: 0.7769 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 32485001 heartbeat IPC: 0.7516 cumulative IPC: 0.764 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 46990588 heartbeat IPC: 0.6894 cumulative IPC: 0.7374 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 62040362 heartbeat IPC: 0.6645 cumulative IPC: 0.7177 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 76870733 heartbeat IPC: 0.6743 cumulative IPC: 0.7086 (Simulation time: 00 hr 08 min 32 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 92430222 heartbeat IPC: 0.6427 cumulative IPC: 0.6967 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 108434019 heartbeat IPC: 0.6249 cumulative IPC: 0.6854 (Simulation time: 00 hr 11 min 33 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 124310117 heartbeat IPC: 0.6299 cumulative IPC: 0.678 (Simulation time: 00 hr 13 min 06 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 140040791 heartbeat IPC: 0.6357 cumulative IPC: 0.673 (Simulation time: 00 hr 14 min 30 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 150413253 cumulative IPC: 0.6648 (Simulation time: 00 hr 16 min 04 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 150413253 cumulative IPC: 0.6648 (Simulation time: 00 hr 16 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6648 instructions: 100000004 cycles: 150413253
CPU 0 Branch Prediction Accuracy: 99.9% MPKI: 0.00262 Average ROB Occupancy at Mispredict: 9.567e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00122
BRANCH_INDIRECT: 0.00129
BRANCH_CONDITIONAL: 0.00011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 729028
LQ_STALL: 0
SQ_STALL: 170154


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 89.77949
REPLAY_LOAD: 92.353
NON_REPLAY_LOAD: 56.09756

== Total ==
ADDR_TRANS: 233696
REPLAY_LOAD: 410232
NON_REPLAY_LOAD: 85100

== Counts ==
ADDR_TRANS: 2603
REPLAY_LOAD: 4442
NON_REPLAY_LOAD: 1517

cpu0->cpu0_STLB TOTAL        ACCESS:     752889 HIT:     552998 MISS:     199891 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     752889 HIT:     552998 MISS:     199891 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 216 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1516207 HIT:     492708 MISS:    1023499 MSHR_MERGE:      24281
cpu0->cpu0_L2C LOAD         ACCESS:     729300 HIT:     189975 MISS:     539325 MSHR_MERGE:         40
cpu0->cpu0_L2C RFO          ACCESS:      62819 HIT:      49013 MISS:      13806 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     205418 HIT:      83231 MISS:     122187 MSHR_MERGE:      24241
cpu0->cpu0_L2C WRITE        ACCESS:      79049 HIT:      78627 MISS:        422 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     439621 HIT:      91862 MISS:     347759 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     152372 ISSUED:     152372 USEFUL:      45156 USELESS:      23035
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6172878 HIT:    6169075 MISS:       3803 MSHR_MERGE:       1339
cpu0->cpu0_L1I LOAD         ACCESS:    6172878 HIT:    6169075 MISS:       3803 MSHR_MERGE:       1339
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 146.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11227913 HIT:    9634622 MISS:    1593291 MSHR_MERGE:     310938
cpu0->cpu0_L1D LOAD         ACCESS:    9198485 HIT:    8270444 MISS:     928041 MSHR_MERGE:     201205
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     189357 HIT:     123064 MISS:      66293 MSHR_MERGE:      13218
cpu0->cpu0_L1D WRITE        ACCESS:    1375341 HIT:    1216487 MISS:     158854 MSHR_MERGE:      96033
cpu0->cpu0_L1D TRANSLATION  ACCESS:     464730 HIT:      24627 MISS:     440103 MSHR_MERGE:        482
cpu0->cpu0_L1D PREFETCH REQUESTED:     189357 ISSUED:     189357 USEFUL:      29208 USELESS:      22843
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5180034 HIT:    5179365 MISS:        669 MSHR_MERGE:        392
cpu0->cpu0_ITLB LOAD         ACCESS:    5180034 HIT:    5179365 MISS:        669 MSHR_MERGE:        392
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 493.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10556105 HIT:    9577928 MISS:     978177 MSHR_MERGE:     225565
cpu0->cpu0_DTLB LOAD         ACCESS:   10556105 HIT:    9577928 MISS:     978177 MSHR_MERGE:     225565
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 61.42 cycles
cpu0->LLC TOTAL        ACCESS:    1013599 HIT:     211524 MISS:     802075 MSHR_MERGE:         24
cpu0->LLC LOAD         ACCESS:     539285 HIT:      89993 MISS:     449292 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13806 HIT:        200 MISS:      13606 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      97946 HIT:      17019 MISS:      80927 MSHR_MERGE:         24
cpu0->LLC WRITE        ACCESS:      14803 HIT:      14687 MISS:        116 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     347759 HIT:      89625 MISS:     258134 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.27 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      27714
  ROW_BUFFER_MISS:     774221
  AVG DBUS CONGESTED CYCLE: 5.383
Channel 0 WQ ROW_BUFFER_HIT:       4371
  ROW_BUFFER_MISS:      10139
  FULL:          0
Channel 0 REFRESHES ISSUED:      12535

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       493384        56819        37958        86083
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1050         7511         6095        40236
  STLB miss resolved @ L2C                0         3513        25151        11888       111217
  STLB miss resolved @ LLC                0         2209        16726        14418        92905
  STLB miss resolved @ MEM                0         1317        16451        59732       248420

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 48            5           12            0          167
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            1            0            0           96
  STLB miss resolved @ L2C                2            0            0            0            4
  STLB miss resolved @ LLC                0            2            0            0            5
  STLB miss resolved @ MEM               20            3            6            1          483
[2025-09-18 00:47:40] END   suite=cs trace=classification_phase3_core3 (rc=0)
