[2025-09-16 18:03:24] START suite=gap trace=bc-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4582995 heartbeat IPC: 2.182 cumulative IPC: 2.182 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 6897146 heartbeat IPC: 4.321 cumulative IPC: 2.9 (Simulation time: 00 hr 01 min 28 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6897146 cumulative IPC: 2.9 (Simulation time: 00 hr 01 min 28 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6897146 cumulative IPC: 2.9 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 34574586 heartbeat IPC: 0.3613 cumulative IPC: 0.3613 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 60706069 heartbeat IPC: 0.3827 cumulative IPC: 0.3717 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 86165614 heartbeat IPC: 0.3928 cumulative IPC: 0.3785 (Simulation time: 00 hr 10 min 36 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 111325505 heartbeat IPC: 0.3975 cumulative IPC: 0.383 (Simulation time: 00 hr 13 min 35 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 136397464 heartbeat IPC: 0.3989 cumulative IPC: 0.3861 (Simulation time: 00 hr 16 min 24 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 160738615 heartbeat IPC: 0.4108 cumulative IPC: 0.39 (Simulation time: 00 hr 19 min 02 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 185152791 heartbeat IPC: 0.4096 cumulative IPC: 0.3927 (Simulation time: 00 hr 22 min 00 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 209281831 heartbeat IPC: 0.4144 cumulative IPC: 0.3953 (Simulation time: 00 hr 24 min 52 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 233617613 heartbeat IPC: 0.4109 cumulative IPC: 0.397 (Simulation time: 00 hr 27 min 41 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 250753831 cumulative IPC: 0.3988 (Simulation time: 00 hr 30 min 30 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 250753831 cumulative IPC: 0.3988 (Simulation time: 00 hr 30 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3988 instructions: 100000002 cycles: 250753831
CPU 0 Branch Prediction Accuracy: 93.41% MPKI: 8.904 Average ROB Occupancy at Mispredict: 71.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.904
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 11327419
LQ_STALL: 0
SQ_STALL: 584603


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 67.2418
REPLAY_LOAD: 73.7986
NON_REPLAY_LOAD: 61.52743

== Total ==
ADDR_TRANS: 600671
REPLAY_LOAD: 2606050
NON_REPLAY_LOAD: 8120698

== Counts ==
ADDR_TRANS: 8933
REPLAY_LOAD: 35313
NON_REPLAY_LOAD: 131985

cpu0->cpu0_STLB TOTAL        ACCESS:    2335436 HIT:     926346 MISS:    1409090 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2335436 HIT:     926346 MISS:    1409090 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.79 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   13666398 HIT:    4712675 MISS:    8953723 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7971276 HIT:     428634 MISS:    7542642 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35559 HIT:       5364 MISS:      30195 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    3856532 HIT:    3856489 MISS:         43 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1803031 HIT:     422188 MISS:    1380843 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 101.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5664653 HIT:    5664653 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5664653 HIT:    5664653 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   35881707 HIT:   24899308 MISS:   10982399 MSHR_MERGE:    1172534
cpu0->cpu0_L1D LOAD         ACCESS:   24980729 HIT:   16129979 MISS:    8850750 MSHR_MERGE:     879475
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8104396 HIT:    8022310 MISS:      82086 MSHR_MERGE:      46527
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2796582 HIT:     747019 MISS:    2049563 MSHR_MERGE:     246532
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 102.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5334871 HIT:    5334871 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5334871 HIT:    5334871 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   32354887 HIT:   28323246 MISS:    4031641 MSHR_MERGE:    1696205
cpu0->cpu0_DTLB LOAD         ACCESS:   32354887 HIT:   28323246 MISS:    4031641 MSHR_MERGE:    1696205
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 54.57 cycles
cpu0->LLC TOTAL        ACCESS:   12653174 HIT:    7223165 MISS:    5430009 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    7542642 HIT:    2413456 MISS:    5129186 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30195 HIT:       1175 MISS:      29020 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    3699494 HIT:    3699367 MISS:        127 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1380843 HIT:    1109167 MISS:     271676 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 121.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      68400
  ROW_BUFFER_MISS:    5357834
  AVG DBUS CONGESTED CYCLE: 3.726
Channel 0 WQ ROW_BUFFER_HIT:     640421
  ROW_BUFFER_MISS:    2002434
  FULL:          0
Channel 0 REFRESHES ISSUED:      20896

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         7159       216444       845170      1468871
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           90       197602       790709       503938
  STLB miss resolved @ L2C                0          360        56105       162055       231313
  STLB miss resolved @ LLC                0          720        87349       476100       593041
  STLB miss resolved @ MEM                0          211        85396       191260       172372

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:33:54] END   suite=gap trace=bc-5 (rc=0)
