$date
	Sat Nov 16 10:08:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SE_tb $end
$var wire 32 ! inmExt [31:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 32 $ inm [31:0] $end
$var reg 2 % src [1:0] $end
$scope module UUT $end
$var wire 32 & inm [31:0] $end
$var wire 32 ' inmExt [31:0] $end
$var wire 2 ( src [1:0] $end
$var reg 32 ) aux_inm [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b11001 )
b0 (
b11001 '
b1100101000000000010010011 &
b0 %
b1100101000000000010010011 $
0#
b11001 !
$end
#50000
1#
#100000
b1000 !
b1000 '
b1000 )
0#
b1 %
b1 (
b10100000010010000100011 $
b10100000010010000100011 &
#150000
1#
#200000
b0 !
b0 '
b0 )
0#
b10 %
b10 (
b101000000001100011 $
b101000000001100011 &
#250000
1#
#300000
b1000000000000 !
b1000000000000 '
b1000000000000 )
0#
b11 %
b11 (
b1000001101111 $
b1000001101111 &
#350000
1#
#400000
0#
#450000
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
