
Alchemiac-fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f718  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001690  0800f858  0800f858  00010858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010ee8  08010ee8  00011ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010ef0  08010ef0  00011ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010ef4  08010ef4  00011ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000080  20000008  08010ef8  00012008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 0000001d  20000088  08010f78  00012088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000a8  08010f95  000120a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000231c  200000bc  08010fa6  000120bc  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  200023d8  08010fa6  000123d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012d8b  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00013000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00013000  2**2
                  ALLOC
 14 .MB_MEM2      00000ba7  200301e4  08010fa6  000121e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0003874b  00000000  00000000  00012dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00007382  00000000  00000000  0004b506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000033c0  00000000  00000000  00052888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000281e  00000000  00000000  00055c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002f4e5  00000000  00000000  00058466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003d01d  00000000  00000000  0008794b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00109722  00000000  00000000  000c4968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001ce08a  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e644  00000000  00000000  001ce0d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005a  00000000  00000000  001dc714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000bc 	.word	0x200000bc
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f840 	.word	0x0800f840

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000c0 	.word	0x200000c0
 800017c:	0800f840 	.word	0x0800f840

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_dmul>:
 8000230:	b570      	push	{r4, r5, r6, lr}
 8000232:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000236:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800023a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800023e:	bf1d      	ittte	ne
 8000240:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000244:	ea94 0f0c 	teqne	r4, ip
 8000248:	ea95 0f0c 	teqne	r5, ip
 800024c:	f000 f8de 	bleq	800040c <__aeabi_dmul+0x1dc>
 8000250:	442c      	add	r4, r5
 8000252:	ea81 0603 	eor.w	r6, r1, r3
 8000256:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800025a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800025e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000262:	bf18      	it	ne
 8000264:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000268:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800026c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000270:	d038      	beq.n	80002e4 <__aeabi_dmul+0xb4>
 8000272:	fba0 ce02 	umull	ip, lr, r0, r2
 8000276:	f04f 0500 	mov.w	r5, #0
 800027a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800027e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000282:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000286:	f04f 0600 	mov.w	r6, #0
 800028a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800028e:	f09c 0f00 	teq	ip, #0
 8000292:	bf18      	it	ne
 8000294:	f04e 0e01 	orrne.w	lr, lr, #1
 8000298:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800029c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002a0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002a4:	d204      	bcs.n	80002b0 <__aeabi_dmul+0x80>
 80002a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002aa:	416d      	adcs	r5, r5
 80002ac:	eb46 0606 	adc.w	r6, r6, r6
 80002b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002c4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c8:	bf88      	it	hi
 80002ca:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002ce:	d81e      	bhi.n	800030e <__aeabi_dmul+0xde>
 80002d0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002d4:	bf08      	it	eq
 80002d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002da:	f150 0000 	adcs.w	r0, r0, #0
 80002de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e8:	ea46 0101 	orr.w	r1, r6, r1
 80002ec:	ea40 0002 	orr.w	r0, r0, r2
 80002f0:	ea81 0103 	eor.w	r1, r1, r3
 80002f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f8:	bfc2      	ittt	gt
 80002fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000302:	bd70      	popgt	{r4, r5, r6, pc}
 8000304:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000308:	f04f 0e00 	mov.w	lr, #0
 800030c:	3c01      	subs	r4, #1
 800030e:	f300 80ab 	bgt.w	8000468 <__aeabi_dmul+0x238>
 8000312:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000316:	bfde      	ittt	le
 8000318:	2000      	movle	r0, #0
 800031a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800031e:	bd70      	pople	{r4, r5, r6, pc}
 8000320:	f1c4 0400 	rsb	r4, r4, #0
 8000324:	3c20      	subs	r4, #32
 8000326:	da35      	bge.n	8000394 <__aeabi_dmul+0x164>
 8000328:	340c      	adds	r4, #12
 800032a:	dc1b      	bgt.n	8000364 <__aeabi_dmul+0x134>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0520 	rsb	r5, r4, #32
 8000334:	fa00 f305 	lsl.w	r3, r0, r5
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea40 0002 	orr.w	r0, r0, r2
 8000344:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000348:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000350:	fa21 f604 	lsr.w	r6, r1, r4
 8000354:	eb42 0106 	adc.w	r1, r2, r6
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 040c 	rsb	r4, r4, #12
 8000368:	f1c4 0520 	rsb	r5, r4, #32
 800036c:	fa00 f304 	lsl.w	r3, r0, r4
 8000370:	fa20 f005 	lsr.w	r0, r0, r5
 8000374:	fa01 f204 	lsl.w	r2, r1, r4
 8000378:	ea40 0002 	orr.w	r0, r0, r2
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000380:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800038c:	bf08      	it	eq
 800038e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f1c4 0520 	rsb	r5, r4, #32
 8000398:	fa00 f205 	lsl.w	r2, r0, r5
 800039c:	ea4e 0e02 	orr.w	lr, lr, r2
 80003a0:	fa20 f304 	lsr.w	r3, r0, r4
 80003a4:	fa01 f205 	lsl.w	r2, r1, r5
 80003a8:	ea43 0302 	orr.w	r3, r3, r2
 80003ac:	fa21 f004 	lsr.w	r0, r1, r4
 80003b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	fa21 f204 	lsr.w	r2, r1, r4
 80003b8:	ea20 0002 	bic.w	r0, r0, r2
 80003bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c4:	bf08      	it	eq
 80003c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f094 0f00 	teq	r4, #0
 80003d0:	d10f      	bne.n	80003f2 <__aeabi_dmul+0x1c2>
 80003d2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003d6:	0040      	lsls	r0, r0, #1
 80003d8:	eb41 0101 	adc.w	r1, r1, r1
 80003dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003e0:	bf08      	it	eq
 80003e2:	3c01      	subeq	r4, #1
 80003e4:	d0f7      	beq.n	80003d6 <__aeabi_dmul+0x1a6>
 80003e6:	ea41 0106 	orr.w	r1, r1, r6
 80003ea:	f095 0f00 	teq	r5, #0
 80003ee:	bf18      	it	ne
 80003f0:	4770      	bxne	lr
 80003f2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003f6:	0052      	lsls	r2, r2, #1
 80003f8:	eb43 0303 	adc.w	r3, r3, r3
 80003fc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000400:	bf08      	it	eq
 8000402:	3d01      	subeq	r5, #1
 8000404:	d0f7      	beq.n	80003f6 <__aeabi_dmul+0x1c6>
 8000406:	ea43 0306 	orr.w	r3, r3, r6
 800040a:	4770      	bx	lr
 800040c:	ea94 0f0c 	teq	r4, ip
 8000410:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000414:	bf18      	it	ne
 8000416:	ea95 0f0c 	teqne	r5, ip
 800041a:	d00c      	beq.n	8000436 <__aeabi_dmul+0x206>
 800041c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000420:	bf18      	it	ne
 8000422:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000426:	d1d1      	bne.n	80003cc <__aeabi_dmul+0x19c>
 8000428:	ea81 0103 	eor.w	r1, r1, r3
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd70      	pop	{r4, r5, r6, pc}
 8000436:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800043a:	bf06      	itte	eq
 800043c:	4610      	moveq	r0, r2
 800043e:	4619      	moveq	r1, r3
 8000440:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000444:	d019      	beq.n	800047a <__aeabi_dmul+0x24a>
 8000446:	ea94 0f0c 	teq	r4, ip
 800044a:	d102      	bne.n	8000452 <__aeabi_dmul+0x222>
 800044c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000450:	d113      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000452:	ea95 0f0c 	teq	r5, ip
 8000456:	d105      	bne.n	8000464 <__aeabi_dmul+0x234>
 8000458:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800045c:	bf1c      	itt	ne
 800045e:	4610      	movne	r0, r2
 8000460:	4619      	movne	r1, r3
 8000462:	d10a      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000464:	ea81 0103 	eor.w	r1, r1, r3
 8000468:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd70      	pop	{r4, r5, r6, pc}
 800047a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800047e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000482:	bd70      	pop	{r4, r5, r6, pc}

08000484 <__aeabi_drsub>:
 8000484:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000488:	e002      	b.n	8000490 <__adddf3>
 800048a:	bf00      	nop

0800048c <__aeabi_dsub>:
 800048c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000490 <__adddf3>:
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000496:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	bf1f      	itttt	ne
 80004a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b6:	f000 80e2 	beq.w	800067e <__adddf3+0x1ee>
 80004ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004c2:	bfb8      	it	lt
 80004c4:	426d      	neglt	r5, r5
 80004c6:	dd0c      	ble.n	80004e2 <__adddf3+0x52>
 80004c8:	442c      	add	r4, r5
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	ea82 0000 	eor.w	r0, r2, r0
 80004d6:	ea83 0101 	eor.w	r1, r3, r1
 80004da:	ea80 0202 	eor.w	r2, r0, r2
 80004de:	ea81 0303 	eor.w	r3, r1, r3
 80004e2:	2d36      	cmp	r5, #54	@ 0x36
 80004e4:	bf88      	it	hi
 80004e6:	bd30      	pophi	{r4, r5, pc}
 80004e8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004f0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f8:	d002      	beq.n	8000500 <__adddf3+0x70>
 80004fa:	4240      	negs	r0, r0
 80004fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000500:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000504:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000508:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800050c:	d002      	beq.n	8000514 <__adddf3+0x84>
 800050e:	4252      	negs	r2, r2
 8000510:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000514:	ea94 0f05 	teq	r4, r5
 8000518:	f000 80a7 	beq.w	800066a <__adddf3+0x1da>
 800051c:	f1a4 0401 	sub.w	r4, r4, #1
 8000520:	f1d5 0e20 	rsbs	lr, r5, #32
 8000524:	db0d      	blt.n	8000542 <__adddf3+0xb2>
 8000526:	fa02 fc0e 	lsl.w	ip, r2, lr
 800052a:	fa22 f205 	lsr.w	r2, r2, r5
 800052e:	1880      	adds	r0, r0, r2
 8000530:	f141 0100 	adc.w	r1, r1, #0
 8000534:	fa03 f20e 	lsl.w	r2, r3, lr
 8000538:	1880      	adds	r0, r0, r2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	4159      	adcs	r1, r3
 8000540:	e00e      	b.n	8000560 <__adddf3+0xd0>
 8000542:	f1a5 0520 	sub.w	r5, r5, #32
 8000546:	f10e 0e20 	add.w	lr, lr, #32
 800054a:	2a01      	cmp	r2, #1
 800054c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000550:	bf28      	it	cs
 8000552:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000556:	fa43 f305 	asr.w	r3, r3, r5
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000560:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000564:	d507      	bpl.n	8000576 <__adddf3+0xe6>
 8000566:	f04f 0e00 	mov.w	lr, #0
 800056a:	f1dc 0c00 	rsbs	ip, ip, #0
 800056e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000572:	eb6e 0101 	sbc.w	r1, lr, r1
 8000576:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800057a:	d31b      	bcc.n	80005b4 <__adddf3+0x124>
 800057c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000580:	d30c      	bcc.n	800059c <__adddf3+0x10c>
 8000582:	0849      	lsrs	r1, r1, #1
 8000584:	ea5f 0030 	movs.w	r0, r0, rrx
 8000588:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800058c:	f104 0401 	add.w	r4, r4, #1
 8000590:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000594:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000598:	f080 809a 	bcs.w	80006d0 <__adddf3+0x240>
 800059c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	ea41 0105 	orr.w	r1, r1, r5
 80005b2:	bd30      	pop	{r4, r5, pc}
 80005b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b8:	4140      	adcs	r0, r0
 80005ba:	eb41 0101 	adc.w	r1, r1, r1
 80005be:	3c01      	subs	r4, #1
 80005c0:	bf28      	it	cs
 80005c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005c6:	d2e9      	bcs.n	800059c <__adddf3+0x10c>
 80005c8:	f091 0f00 	teq	r1, #0
 80005cc:	bf04      	itt	eq
 80005ce:	4601      	moveq	r1, r0
 80005d0:	2000      	moveq	r0, #0
 80005d2:	fab1 f381 	clz	r3, r1
 80005d6:	bf08      	it	eq
 80005d8:	3320      	addeq	r3, #32
 80005da:	f1a3 030b 	sub.w	r3, r3, #11
 80005de:	f1b3 0220 	subs.w	r2, r3, #32
 80005e2:	da0c      	bge.n	80005fe <__adddf3+0x16e>
 80005e4:	320c      	adds	r2, #12
 80005e6:	dd08      	ble.n	80005fa <__adddf3+0x16a>
 80005e8:	f102 0c14 	add.w	ip, r2, #20
 80005ec:	f1c2 020c 	rsb	r2, r2, #12
 80005f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005f4:	fa21 f102 	lsr.w	r1, r1, r2
 80005f8:	e00c      	b.n	8000614 <__adddf3+0x184>
 80005fa:	f102 0214 	add.w	r2, r2, #20
 80005fe:	bfd8      	it	le
 8000600:	f1c2 0c20 	rsble	ip, r2, #32
 8000604:	fa01 f102 	lsl.w	r1, r1, r2
 8000608:	fa20 fc0c 	lsr.w	ip, r0, ip
 800060c:	bfdc      	itt	le
 800060e:	ea41 010c 	orrle.w	r1, r1, ip
 8000612:	4090      	lslle	r0, r2
 8000614:	1ae4      	subs	r4, r4, r3
 8000616:	bfa2      	ittt	ge
 8000618:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800061c:	4329      	orrge	r1, r5
 800061e:	bd30      	popge	{r4, r5, pc}
 8000620:	ea6f 0404 	mvn.w	r4, r4
 8000624:	3c1f      	subs	r4, #31
 8000626:	da1c      	bge.n	8000662 <__adddf3+0x1d2>
 8000628:	340c      	adds	r4, #12
 800062a:	dc0e      	bgt.n	800064a <__adddf3+0x1ba>
 800062c:	f104 0414 	add.w	r4, r4, #20
 8000630:	f1c4 0220 	rsb	r2, r4, #32
 8000634:	fa20 f004 	lsr.w	r0, r0, r4
 8000638:	fa01 f302 	lsl.w	r3, r1, r2
 800063c:	ea40 0003 	orr.w	r0, r0, r3
 8000640:	fa21 f304 	lsr.w	r3, r1, r4
 8000644:	ea45 0103 	orr.w	r1, r5, r3
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	f1c4 040c 	rsb	r4, r4, #12
 800064e:	f1c4 0220 	rsb	r2, r4, #32
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 f304 	lsl.w	r3, r1, r4
 800065a:	ea40 0003 	orr.w	r0, r0, r3
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	fa21 f004 	lsr.w	r0, r1, r4
 8000666:	4629      	mov	r1, r5
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	f094 0f00 	teq	r4, #0
 800066e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000672:	bf06      	itte	eq
 8000674:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000678:	3401      	addeq	r4, #1
 800067a:	3d01      	subne	r5, #1
 800067c:	e74e      	b.n	800051c <__adddf3+0x8c>
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf18      	it	ne
 8000684:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000688:	d029      	beq.n	80006de <__adddf3+0x24e>
 800068a:	ea94 0f05 	teq	r4, r5
 800068e:	bf08      	it	eq
 8000690:	ea90 0f02 	teqeq	r0, r2
 8000694:	d005      	beq.n	80006a2 <__adddf3+0x212>
 8000696:	ea54 0c00 	orrs.w	ip, r4, r0
 800069a:	bf04      	itt	eq
 800069c:	4619      	moveq	r1, r3
 800069e:	4610      	moveq	r0, r2
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	ea91 0f03 	teq	r1, r3
 80006a6:	bf1e      	ittt	ne
 80006a8:	2100      	movne	r1, #0
 80006aa:	2000      	movne	r0, #0
 80006ac:	bd30      	popne	{r4, r5, pc}
 80006ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006b2:	d105      	bne.n	80006c0 <__adddf3+0x230>
 80006b4:	0040      	lsls	r0, r0, #1
 80006b6:	4149      	adcs	r1, r1
 80006b8:	bf28      	it	cs
 80006ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006be:	bd30      	pop	{r4, r5, pc}
 80006c0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006c4:	bf3c      	itt	cc
 80006c6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ca:	bd30      	popcc	{r4, r5, pc}
 80006cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006d0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006d4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf1a      	itte	ne
 80006e4:	4619      	movne	r1, r3
 80006e6:	4610      	movne	r0, r2
 80006e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ec:	bf1c      	itt	ne
 80006ee:	460b      	movne	r3, r1
 80006f0:	4602      	movne	r2, r0
 80006f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006f6:	bf06      	itte	eq
 80006f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006fc:	ea91 0f03 	teqeq	r1, r3
 8000700:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000704:	bd30      	pop	{r4, r5, pc}
 8000706:	bf00      	nop

08000708 <__aeabi_ui2d>:
 8000708:	f090 0f00 	teq	r0, #0
 800070c:	bf04      	itt	eq
 800070e:	2100      	moveq	r1, #0
 8000710:	4770      	bxeq	lr
 8000712:	b530      	push	{r4, r5, lr}
 8000714:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000718:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071c:	f04f 0500 	mov.w	r5, #0
 8000720:	f04f 0100 	mov.w	r1, #0
 8000724:	e750      	b.n	80005c8 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_i2d>:
 8000728:	f090 0f00 	teq	r0, #0
 800072c:	bf04      	itt	eq
 800072e:	2100      	moveq	r1, #0
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000738:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800073c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000740:	bf48      	it	mi
 8000742:	4240      	negmi	r0, r0
 8000744:	f04f 0100 	mov.w	r1, #0
 8000748:	e73e      	b.n	80005c8 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_f2d>:
 800074c:	0042      	lsls	r2, r0, #1
 800074e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000752:	ea4f 0131 	mov.w	r1, r1, rrx
 8000756:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800075a:	bf1f      	itttt	ne
 800075c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000760:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000764:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000768:	4770      	bxne	lr
 800076a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800076e:	bf08      	it	eq
 8000770:	4770      	bxeq	lr
 8000772:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000776:	bf04      	itt	eq
 8000778:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800077c:	4770      	bxeq	lr
 800077e:	b530      	push	{r4, r5, lr}
 8000780:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000784:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000788:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	e71c      	b.n	80005c8 <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_ul2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f04f 0500 	mov.w	r5, #0
 800079e:	e00a      	b.n	80007b6 <__aeabi_l2d+0x16>

080007a0 <__aeabi_l2d>:
 80007a0:	ea50 0201 	orrs.w	r2, r0, r1
 80007a4:	bf08      	it	eq
 80007a6:	4770      	bxeq	lr
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ae:	d502      	bpl.n	80007b6 <__aeabi_l2d+0x16>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007ba:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007c2:	f43f aed8 	beq.w	8000576 <__adddf3+0xe6>
 80007c6:	f04f 0203 	mov.w	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007d6:	bf18      	it	ne
 80007d8:	3203      	addne	r2, #3
 80007da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007de:	f1c2 0320 	rsb	r3, r2, #32
 80007e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007e6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ee:	ea40 000e 	orr.w	r0, r0, lr
 80007f2:	fa21 f102 	lsr.w	r1, r1, r2
 80007f6:	4414      	add	r4, r2
 80007f8:	e6bd      	b.n	8000576 <__adddf3+0xe6>
 80007fa:	bf00      	nop

080007fc <__aeabi_uldivmod>:
 80007fc:	b953      	cbnz	r3, 8000814 <__aeabi_uldivmod+0x18>
 80007fe:	b94a      	cbnz	r2, 8000814 <__aeabi_uldivmod+0x18>
 8000800:	2900      	cmp	r1, #0
 8000802:	bf08      	it	eq
 8000804:	2800      	cmpeq	r0, #0
 8000806:	bf1c      	itt	ne
 8000808:	f04f 31ff 	movne.w	r1, #4294967295
 800080c:	f04f 30ff 	movne.w	r0, #4294967295
 8000810:	f000 b96a 	b.w	8000ae8 <__aeabi_idiv0>
 8000814:	f1ad 0c08 	sub.w	ip, sp, #8
 8000818:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800081c:	f000 f806 	bl	800082c <__udivmoddi4>
 8000820:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000828:	b004      	add	sp, #16
 800082a:	4770      	bx	lr

0800082c <__udivmoddi4>:
 800082c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000830:	9d08      	ldr	r5, [sp, #32]
 8000832:	460c      	mov	r4, r1
 8000834:	2b00      	cmp	r3, #0
 8000836:	d14e      	bne.n	80008d6 <__udivmoddi4+0xaa>
 8000838:	4694      	mov	ip, r2
 800083a:	458c      	cmp	ip, r1
 800083c:	4686      	mov	lr, r0
 800083e:	fab2 f282 	clz	r2, r2
 8000842:	d962      	bls.n	800090a <__udivmoddi4+0xde>
 8000844:	b14a      	cbz	r2, 800085a <__udivmoddi4+0x2e>
 8000846:	f1c2 0320 	rsb	r3, r2, #32
 800084a:	4091      	lsls	r1, r2
 800084c:	fa20 f303 	lsr.w	r3, r0, r3
 8000850:	fa0c fc02 	lsl.w	ip, ip, r2
 8000854:	4319      	orrs	r1, r3
 8000856:	fa00 fe02 	lsl.w	lr, r0, r2
 800085a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800085e:	fa1f f68c 	uxth.w	r6, ip
 8000862:	fbb1 f4f7 	udiv	r4, r1, r7
 8000866:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800086a:	fb07 1114 	mls	r1, r7, r4, r1
 800086e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000872:	fb04 f106 	mul.w	r1, r4, r6
 8000876:	4299      	cmp	r1, r3
 8000878:	d90a      	bls.n	8000890 <__udivmoddi4+0x64>
 800087a:	eb1c 0303 	adds.w	r3, ip, r3
 800087e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000882:	f080 8112 	bcs.w	8000aaa <__udivmoddi4+0x27e>
 8000886:	4299      	cmp	r1, r3
 8000888:	f240 810f 	bls.w	8000aaa <__udivmoddi4+0x27e>
 800088c:	3c02      	subs	r4, #2
 800088e:	4463      	add	r3, ip
 8000890:	1a59      	subs	r1, r3, r1
 8000892:	fa1f f38e 	uxth.w	r3, lr
 8000896:	fbb1 f0f7 	udiv	r0, r1, r7
 800089a:	fb07 1110 	mls	r1, r7, r0, r1
 800089e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a2:	fb00 f606 	mul.w	r6, r0, r6
 80008a6:	429e      	cmp	r6, r3
 80008a8:	d90a      	bls.n	80008c0 <__udivmoddi4+0x94>
 80008aa:	eb1c 0303 	adds.w	r3, ip, r3
 80008ae:	f100 31ff 	add.w	r1, r0, #4294967295
 80008b2:	f080 80fc 	bcs.w	8000aae <__udivmoddi4+0x282>
 80008b6:	429e      	cmp	r6, r3
 80008b8:	f240 80f9 	bls.w	8000aae <__udivmoddi4+0x282>
 80008bc:	4463      	add	r3, ip
 80008be:	3802      	subs	r0, #2
 80008c0:	1b9b      	subs	r3, r3, r6
 80008c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80008c6:	2100      	movs	r1, #0
 80008c8:	b11d      	cbz	r5, 80008d2 <__udivmoddi4+0xa6>
 80008ca:	40d3      	lsrs	r3, r2
 80008cc:	2200      	movs	r2, #0
 80008ce:	e9c5 3200 	strd	r3, r2, [r5]
 80008d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d6:	428b      	cmp	r3, r1
 80008d8:	d905      	bls.n	80008e6 <__udivmoddi4+0xba>
 80008da:	b10d      	cbz	r5, 80008e0 <__udivmoddi4+0xb4>
 80008dc:	e9c5 0100 	strd	r0, r1, [r5]
 80008e0:	2100      	movs	r1, #0
 80008e2:	4608      	mov	r0, r1
 80008e4:	e7f5      	b.n	80008d2 <__udivmoddi4+0xa6>
 80008e6:	fab3 f183 	clz	r1, r3
 80008ea:	2900      	cmp	r1, #0
 80008ec:	d146      	bne.n	800097c <__udivmoddi4+0x150>
 80008ee:	42a3      	cmp	r3, r4
 80008f0:	d302      	bcc.n	80008f8 <__udivmoddi4+0xcc>
 80008f2:	4290      	cmp	r0, r2
 80008f4:	f0c0 80f0 	bcc.w	8000ad8 <__udivmoddi4+0x2ac>
 80008f8:	1a86      	subs	r6, r0, r2
 80008fa:	eb64 0303 	sbc.w	r3, r4, r3
 80008fe:	2001      	movs	r0, #1
 8000900:	2d00      	cmp	r5, #0
 8000902:	d0e6      	beq.n	80008d2 <__udivmoddi4+0xa6>
 8000904:	e9c5 6300 	strd	r6, r3, [r5]
 8000908:	e7e3      	b.n	80008d2 <__udivmoddi4+0xa6>
 800090a:	2a00      	cmp	r2, #0
 800090c:	f040 8090 	bne.w	8000a30 <__udivmoddi4+0x204>
 8000910:	eba1 040c 	sub.w	r4, r1, ip
 8000914:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000918:	fa1f f78c 	uxth.w	r7, ip
 800091c:	2101      	movs	r1, #1
 800091e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000922:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000926:	fb08 4416 	mls	r4, r8, r6, r4
 800092a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800092e:	fb07 f006 	mul.w	r0, r7, r6
 8000932:	4298      	cmp	r0, r3
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x11c>
 8000936:	eb1c 0303 	adds.w	r3, ip, r3
 800093a:	f106 34ff 	add.w	r4, r6, #4294967295
 800093e:	d202      	bcs.n	8000946 <__udivmoddi4+0x11a>
 8000940:	4298      	cmp	r0, r3
 8000942:	f200 80cd 	bhi.w	8000ae0 <__udivmoddi4+0x2b4>
 8000946:	4626      	mov	r6, r4
 8000948:	1a1c      	subs	r4, r3, r0
 800094a:	fa1f f38e 	uxth.w	r3, lr
 800094e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000952:	fb08 4410 	mls	r4, r8, r0, r4
 8000956:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800095a:	fb00 f707 	mul.w	r7, r0, r7
 800095e:	429f      	cmp	r7, r3
 8000960:	d908      	bls.n	8000974 <__udivmoddi4+0x148>
 8000962:	eb1c 0303 	adds.w	r3, ip, r3
 8000966:	f100 34ff 	add.w	r4, r0, #4294967295
 800096a:	d202      	bcs.n	8000972 <__udivmoddi4+0x146>
 800096c:	429f      	cmp	r7, r3
 800096e:	f200 80b0 	bhi.w	8000ad2 <__udivmoddi4+0x2a6>
 8000972:	4620      	mov	r0, r4
 8000974:	1bdb      	subs	r3, r3, r7
 8000976:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800097a:	e7a5      	b.n	80008c8 <__udivmoddi4+0x9c>
 800097c:	f1c1 0620 	rsb	r6, r1, #32
 8000980:	408b      	lsls	r3, r1
 8000982:	fa22 f706 	lsr.w	r7, r2, r6
 8000986:	431f      	orrs	r7, r3
 8000988:	fa20 fc06 	lsr.w	ip, r0, r6
 800098c:	fa04 f301 	lsl.w	r3, r4, r1
 8000990:	ea43 030c 	orr.w	r3, r3, ip
 8000994:	40f4      	lsrs	r4, r6
 8000996:	fa00 f801 	lsl.w	r8, r0, r1
 800099a:	0c38      	lsrs	r0, r7, #16
 800099c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80009a0:	fbb4 fef0 	udiv	lr, r4, r0
 80009a4:	fa1f fc87 	uxth.w	ip, r7
 80009a8:	fb00 441e 	mls	r4, r0, lr, r4
 80009ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b0:	fb0e f90c 	mul.w	r9, lr, ip
 80009b4:	45a1      	cmp	r9, r4
 80009b6:	fa02 f201 	lsl.w	r2, r2, r1
 80009ba:	d90a      	bls.n	80009d2 <__udivmoddi4+0x1a6>
 80009bc:	193c      	adds	r4, r7, r4
 80009be:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009c2:	f080 8084 	bcs.w	8000ace <__udivmoddi4+0x2a2>
 80009c6:	45a1      	cmp	r9, r4
 80009c8:	f240 8081 	bls.w	8000ace <__udivmoddi4+0x2a2>
 80009cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80009d0:	443c      	add	r4, r7
 80009d2:	eba4 0409 	sub.w	r4, r4, r9
 80009d6:	fa1f f983 	uxth.w	r9, r3
 80009da:	fbb4 f3f0 	udiv	r3, r4, r0
 80009de:	fb00 4413 	mls	r4, r0, r3, r4
 80009e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80009ea:	45a4      	cmp	ip, r4
 80009ec:	d907      	bls.n	80009fe <__udivmoddi4+0x1d2>
 80009ee:	193c      	adds	r4, r7, r4
 80009f0:	f103 30ff 	add.w	r0, r3, #4294967295
 80009f4:	d267      	bcs.n	8000ac6 <__udivmoddi4+0x29a>
 80009f6:	45a4      	cmp	ip, r4
 80009f8:	d965      	bls.n	8000ac6 <__udivmoddi4+0x29a>
 80009fa:	3b02      	subs	r3, #2
 80009fc:	443c      	add	r4, r7
 80009fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a02:	fba0 9302 	umull	r9, r3, r0, r2
 8000a06:	eba4 040c 	sub.w	r4, r4, ip
 8000a0a:	429c      	cmp	r4, r3
 8000a0c:	46ce      	mov	lr, r9
 8000a0e:	469c      	mov	ip, r3
 8000a10:	d351      	bcc.n	8000ab6 <__udivmoddi4+0x28a>
 8000a12:	d04e      	beq.n	8000ab2 <__udivmoddi4+0x286>
 8000a14:	b155      	cbz	r5, 8000a2c <__udivmoddi4+0x200>
 8000a16:	ebb8 030e 	subs.w	r3, r8, lr
 8000a1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000a1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000a22:	40cb      	lsrs	r3, r1
 8000a24:	431e      	orrs	r6, r3
 8000a26:	40cc      	lsrs	r4, r1
 8000a28:	e9c5 6400 	strd	r6, r4, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	e750      	b.n	80008d2 <__udivmoddi4+0xa6>
 8000a30:	f1c2 0320 	rsb	r3, r2, #32
 8000a34:	fa20 f103 	lsr.w	r1, r0, r3
 8000a38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000a40:	4094      	lsls	r4, r2
 8000a42:	430c      	orrs	r4, r1
 8000a44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a4c:	fa1f f78c 	uxth.w	r7, ip
 8000a50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a54:	fb08 3110 	mls	r1, r8, r0, r3
 8000a58:	0c23      	lsrs	r3, r4, #16
 8000a5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a5e:	fb00 f107 	mul.w	r1, r0, r7
 8000a62:	4299      	cmp	r1, r3
 8000a64:	d908      	bls.n	8000a78 <__udivmoddi4+0x24c>
 8000a66:	eb1c 0303 	adds.w	r3, ip, r3
 8000a6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a6e:	d22c      	bcs.n	8000aca <__udivmoddi4+0x29e>
 8000a70:	4299      	cmp	r1, r3
 8000a72:	d92a      	bls.n	8000aca <__udivmoddi4+0x29e>
 8000a74:	3802      	subs	r0, #2
 8000a76:	4463      	add	r3, ip
 8000a78:	1a5b      	subs	r3, r3, r1
 8000a7a:	b2a4      	uxth	r4, r4
 8000a7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a80:	fb08 3311 	mls	r3, r8, r1, r3
 8000a84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a88:	fb01 f307 	mul.w	r3, r1, r7
 8000a8c:	42a3      	cmp	r3, r4
 8000a8e:	d908      	bls.n	8000aa2 <__udivmoddi4+0x276>
 8000a90:	eb1c 0404 	adds.w	r4, ip, r4
 8000a94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a98:	d213      	bcs.n	8000ac2 <__udivmoddi4+0x296>
 8000a9a:	42a3      	cmp	r3, r4
 8000a9c:	d911      	bls.n	8000ac2 <__udivmoddi4+0x296>
 8000a9e:	3902      	subs	r1, #2
 8000aa0:	4464      	add	r4, ip
 8000aa2:	1ae4      	subs	r4, r4, r3
 8000aa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000aa8:	e739      	b.n	800091e <__udivmoddi4+0xf2>
 8000aaa:	4604      	mov	r4, r0
 8000aac:	e6f0      	b.n	8000890 <__udivmoddi4+0x64>
 8000aae:	4608      	mov	r0, r1
 8000ab0:	e706      	b.n	80008c0 <__udivmoddi4+0x94>
 8000ab2:	45c8      	cmp	r8, r9
 8000ab4:	d2ae      	bcs.n	8000a14 <__udivmoddi4+0x1e8>
 8000ab6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000aba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000abe:	3801      	subs	r0, #1
 8000ac0:	e7a8      	b.n	8000a14 <__udivmoddi4+0x1e8>
 8000ac2:	4631      	mov	r1, r6
 8000ac4:	e7ed      	b.n	8000aa2 <__udivmoddi4+0x276>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	e799      	b.n	80009fe <__udivmoddi4+0x1d2>
 8000aca:	4630      	mov	r0, r6
 8000acc:	e7d4      	b.n	8000a78 <__udivmoddi4+0x24c>
 8000ace:	46d6      	mov	lr, sl
 8000ad0:	e77f      	b.n	80009d2 <__udivmoddi4+0x1a6>
 8000ad2:	4463      	add	r3, ip
 8000ad4:	3802      	subs	r0, #2
 8000ad6:	e74d      	b.n	8000974 <__udivmoddi4+0x148>
 8000ad8:	4606      	mov	r6, r0
 8000ada:	4623      	mov	r3, r4
 8000adc:	4608      	mov	r0, r1
 8000ade:	e70f      	b.n	8000900 <__udivmoddi4+0xd4>
 8000ae0:	3e02      	subs	r6, #2
 8000ae2:	4463      	add	r3, ip
 8000ae4:	e730      	b.n	8000948 <__udivmoddi4+0x11c>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_idiv0>:
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <ADS1299_Init>:
static void PowerUpSequence();
void EEGRecordingSequence();



void ADS1299_Init(){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

    //send_ads1299_command(ADS1299_SDATAC);
	PowerUpSequence();
 8000af0:	f000 f802 	bl	8000af8 <PowerUpSequence>

}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <PowerUpSequence>:



static void PowerUpSequence(){
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0

	uint8_t i = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	73fb      	strb	r3, [r7, #15]
	uint8_t register_value = 0x00;
 8000b02:	2300      	movs	r3, #0
 8000b04:	73bb      	strb	r3, [r7, #14]
	uint8_t channset_value[ADS1299_CHANNELS] = {0};
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]

	setnReset(GPIO_PIN_RESET);
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 f908 	bl	8000d24 <setnReset>
	setnPWRdown(GPIO_PIN_RESET);
 8000b14:	2000      	movs	r0, #0
 8000b16:	f000 f917 	bl	8000d48 <setnPWRdown>
	setADS1299Start(GPIO_PIN_RESET);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f000 f926 	bl	8000d6c <setADS1299Start>
	setADS1299CS(GPIO_PIN_SET);
 8000b20:	2001      	movs	r0, #1
 8000b22:	f000 f935 	bl	8000d90 <setADS1299CS>

	// Minimum delay after power on.
	HAL_Delay(POWER_UP_DELAY_MS);
 8000b26:	20c8      	movs	r0, #200	@ 0xc8
 8000b28:	f000 fcb4 	bl	8001494 <HAL_Delay>

	setnReset(GPIO_PIN_SET);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f000 f8f9 	bl	8000d24 <setnReset>
	setnPWRdown(GPIO_PIN_SET);
 8000b32:	2001      	movs	r0, #1
 8000b34:	f000 f908 	bl	8000d48 <setnPWRdown>
	HAL_Delay(1);
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f000 fcab 	bl	8001494 <HAL_Delay>

	setnReset(GPIO_PIN_RESET);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 f8f0 	bl	8000d24 <setnReset>
	HAL_Delay(1);
 8000b44:	2001      	movs	r0, #1
 8000b46:	f000 fca5 	bl	8001494 <HAL_Delay>
	setnReset(GPIO_PIN_SET);
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	f000 f8ea 	bl	8000d24 <setnReset>

	// Minimum delay after power on.
	HAL_Delay(POWER_UP_DELAY_MS);
 8000b50:	20c8      	movs	r0, #200	@ 0xc8
 8000b52:	f000 fc9f 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000b56:	2011      	movs	r0, #17
 8000b58:	f000 f92a 	bl	8000db0 <send_ads1299_command>

	register_value = 0x96;
 8000b5c:	2396      	movs	r3, #150	@ 0x96
 8000b5e:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG1, 1, &register_value);
 8000b60:	f107 030e 	add.w	r3, r7, #14
 8000b64:	461a      	mov	r2, r3
 8000b66:	2101      	movs	r1, #1
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f000 f943 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b6e:	2001      	movs	r0, #1
 8000b70:	f000 fc90 	bl	8001494 <HAL_Delay>
	register_value = 0xC0;
 8000b74:	23c0      	movs	r3, #192	@ 0xc0
 8000b76:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000b78:	f107 030e 	add.w	r3, r7, #14
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	2101      	movs	r1, #1
 8000b80:	2002      	movs	r0, #2
 8000b82:	f000 f937 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b86:	2001      	movs	r0, #1
 8000b88:	f000 fc84 	bl	8001494 <HAL_Delay>
	register_value = 0xE0;
 8000b8c:	23e0      	movs	r3, #224	@ 0xe0
 8000b8e:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG3, 1, &register_value);
 8000b90:	f107 030e 	add.w	r3, r7, #14
 8000b94:	461a      	mov	r2, r3
 8000b96:	2101      	movs	r1, #1
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 f92b 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	f000 fc78 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	73fb      	strb	r3, [r7, #15]
 8000ba8:	e008      	b.n	8000bbc <PowerUpSequence+0xc4>
		channset_value[i] = 0x01;
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	3310      	adds	r3, #16
 8000bae:	443b      	add	r3, r7
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	73fb      	strb	r3, [r7, #15]
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	2b07      	cmp	r3, #7
 8000bc0:	d9f3      	bls.n	8000baa <PowerUpSequence+0xb2>
	}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	2108      	movs	r1, #8
 8000bc8:	2005      	movs	r0, #5
 8000bca:	f000 f913 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000bce:	2001      	movs	r0, #1
 8000bd0:	f000 fc60 	bl	8001494 <HAL_Delay>

	setADS1299Start(GPIO_PIN_SET);
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	f000 f8c9 	bl	8000d6c <setADS1299Start>

	// Wait 1ms.
	HAL_Delay(1);
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f000 fc5a 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_RDATAC);
 8000be0:	2010      	movs	r0, #16
 8000be2:	f000 f8e5 	bl	8000db0 <send_ads1299_command>

	// Wait 1ms.
	HAL_Delay(20);
 8000be6:	2014      	movs	r0, #20
 8000be8:	f000 fc54 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000bec:	2011      	movs	r0, #17
 8000bee:	f000 f8df 	bl	8000db0 <send_ads1299_command>
	register_value = 0xD0;
 8000bf2:	23d0      	movs	r3, #208	@ 0xd0
 8000bf4:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000bf6:	f107 030e 	add.w	r3, r7, #14
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	2002      	movs	r0, #2
 8000c00:	f000 f8f8 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c04:	2001      	movs	r0, #1
 8000c06:	f000 fc45 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	73fb      	strb	r3, [r7, #15]
 8000c0e:	e008      	b.n	8000c22 <PowerUpSequence+0x12a>
		channset_value[i] = 0x55;
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	3310      	adds	r3, #16
 8000c14:	443b      	add	r3, r7
 8000c16:	2255      	movs	r2, #85	@ 0x55
 8000c18:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	7bfb      	ldrb	r3, [r7, #15]
 8000c24:	2b07      	cmp	r3, #7
 8000c26:	d9f3      	bls.n	8000c10 <PowerUpSequence+0x118>
	}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	2005      	movs	r0, #5
 8000c30:	f000 f8e0 	bl	8000df4 <write_ads1299_register>

	HAL_Delay(1);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f000 fc2d 	bl	8001494 <HAL_Delay>


	EEGRecordingSequence();
 8000c3a:	f000 f807 	bl	8000c4c <EEGRecordingSequence>

	send_ads1299_command(ADS1299_RDATAC);
 8000c3e:	2010      	movs	r0, #16
 8000c40:	f000 f8b6 	bl	8000db0 <send_ads1299_command>

}
 8000c44:	bf00      	nop
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <EEGRecordingSequence>:





void EEGRecordingSequence(){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0

	uint8_t i = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	73fb      	strb	r3, [r7, #15]
	uint8_t register_value = 0x00;
 8000c56:	2300      	movs	r3, #0
 8000c58:	73bb      	strb	r3, [r7, #14]
	uint8_t channset_value[ADS1299_CHANNELS] = {0};
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60bb      	str	r3, [r7, #8]

	// Wait 1ms.
	HAL_Delay(20);
 8000c62:	2014      	movs	r0, #20
 8000c64:	f000 fc16 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000c68:	2011      	movs	r0, #17
 8000c6a:	f000 f8a1 	bl	8000db0 <send_ads1299_command>
	register_value = 0xC0;
 8000c6e:	23c0      	movs	r3, #192	@ 0xc0
 8000c70:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000c72:	f107 030e 	add.w	r3, r7, #14
 8000c76:	461a      	mov	r2, r3
 8000c78:	2101      	movs	r1, #1
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f000 f8ba 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c80:	2001      	movs	r0, #1
 8000c82:	f000 fc07 	bl	8001494 <HAL_Delay>


	register_value = 0xEC; //BIAS-enabled
 8000c86:	23ec      	movs	r3, #236	@ 0xec
 8000c88:	73bb      	strb	r3, [r7, #14]
	//register_value = 0xE0; //BIAS-disabled
	write_ads1299_register(ADS1299_REG_CONFIG3, 1, &register_value);
 8000c8a:	f107 030e 	add.w	r3, r7, #14
 8000c8e:	461a      	mov	r2, r3
 8000c90:	2101      	movs	r1, #1
 8000c92:	2003      	movs	r0, #3
 8000c94:	f000 f8ae 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f000 fbfb 	bl	8001494 <HAL_Delay>
	//register_value = 0x00; //BIAS-disabled
	register_value = 0xFF; //BIAS-enabled
 8000c9e:	23ff      	movs	r3, #255	@ 0xff
 8000ca0:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_BIAS_SENSP, 1, &register_value);
 8000ca2:	f107 030e 	add.w	r3, r7, #14
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	2101      	movs	r1, #1
 8000caa:	200d      	movs	r0, #13
 8000cac:	f000 f8a2 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	f000 fbef 	bl	8001494 <HAL_Delay>
	register_value = 0x00;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_BIAS_SENSN, 1, &register_value);
 8000cba:	f107 030e 	add.w	r3, r7, #14
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	200e      	movs	r0, #14
 8000cc4:	f000 f896 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000cc8:	2001      	movs	r0, #1
 8000cca:	f000 fbe3 	bl	8001494 <HAL_Delay>
	register_value = 0x20;
 8000cce:	2320      	movs	r3, #32
 8000cd0:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_MISC1, 1, &register_value);
 8000cd2:	f107 030e 	add.w	r3, r7, #14
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	2101      	movs	r1, #1
 8000cda:	2015      	movs	r0, #21
 8000cdc:	f000 f88a 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	f000 fbd7 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	73fb      	strb	r3, [r7, #15]
 8000cea:	e008      	b.n	8000cfe <EEGRecordingSequence+0xb2>
		channset_value[i] = 0x50;
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	3310      	adds	r3, #16
 8000cf0:	443b      	add	r3, r7
 8000cf2:	2250      	movs	r2, #80	@ 0x50
 8000cf4:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	73fb      	strb	r3, [r7, #15]
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	2b07      	cmp	r3, #7
 8000d02:	d9f3      	bls.n	8000cec <EEGRecordingSequence+0xa0>

	//for(i=4;i<ADS1299_CHANNELS;i++){
	//	channset_value[i] = 0x01;
	//}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	461a      	mov	r2, r3
 8000d08:	2108      	movs	r1, #8
 8000d0a:	2005      	movs	r0, #5
 8000d0c:	f000 f872 	bl	8000df4 <write_ads1299_register>

	HAL_Delay(1);
 8000d10:	2001      	movs	r0, #1
 8000d12:	f000 fbbf 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_RDATAC);
 8000d16:	2010      	movs	r0, #16
 8000d18:	f000 f84a 	bl	8000db0 <send_ads1299_command>

}
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <setnReset>:
}*/




static void setnReset(uint8_t value){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_nRESET_GPIO_Port, ADS1299_nRESET_Pin, value);
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	461a      	mov	r2, r3
 8000d32:	2180      	movs	r1, #128	@ 0x80
 8000d34:	4803      	ldr	r0, [pc, #12]	@ (8000d44 <setnReset+0x20>)
 8000d36:	f003 f981 	bl	800403c <HAL_GPIO_WritePin>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	48000800 	.word	0x48000800

08000d48 <setnPWRdown>:

static void setnPWRdown(uint8_t value){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_nPWDN_GPIO_Port, ADS1299_nPWDN_Pin, value);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	461a      	mov	r2, r3
 8000d56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d5a:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <setnPWRdown+0x20>)
 8000d5c:	f003 f96e 	bl	800403c <HAL_GPIO_WritePin>
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	48000800 	.word	0x48000800

08000d6c <setADS1299Start>:

static void setADS1299Start(uint8_t value){
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_START_GPIO_Port, ADS1299_START_Pin, value);
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	2140      	movs	r1, #64	@ 0x40
 8000d7c:	4803      	ldr	r0, [pc, #12]	@ (8000d8c <setADS1299Start+0x20>)
 8000d7e:	f003 f95d 	bl	800403c <HAL_GPIO_WritePin>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	48000800 	.word	0x48000800

08000d90 <setADS1299CS>:

static void setADS1299CS(uint8_t value){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_CS_GPIO_Port, ADS1299_CS_Pin, value);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	2110      	movs	r1, #16
 8000da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da4:	f003 f94a 	bl	800403c <HAL_GPIO_WritePin>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <send_ads1299_command>:

static uint8_t send_ads1299_command(uint8_t command)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
    // Pull CS (Chip Select) low to begin the SPI communication
	setADS1299CS(GPIO_PIN_RESET);  // Assuming CS is on GPIOA pin 4
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f7ff ffe8 	bl	8000d90 <setADS1299CS>

    // Transmit the command to ADS1299
    if (HAL_SPI_Transmit(&hspi1, &command, 1, HAL_MAX_DELAY) != HAL_OK)
 8000dc0:	1df9      	adds	r1, r7, #7
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <send_ads1299_command+0x40>)
 8000dca:	f005 ff56 	bl	8006c7a <HAL_SPI_Transmit>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d004      	beq.n	8000dde <send_ads1299_command+0x2e>
    {
    	setADS1299CS(GPIO_PIN_SET);
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f7ff ffdb 	bl	8000d90 <setADS1299CS>
        return HAL_ERROR;  // Return error if transmission fails
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e003      	b.n	8000de6 <send_ads1299_command+0x36>
    }

    // Pull CS (Chip Select) high to end the SPI communication
    setADS1299CS(GPIO_PIN_SET);
 8000dde:	2001      	movs	r0, #1
 8000de0:	f7ff ffd6 	bl	8000d90 <setADS1299CS>

    return HAL_OK;  // Return success
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200002e4 	.word	0x200002e4

08000df4 <write_ads1299_register>:
}



static uint8_t write_ads1299_register(uint8_t start_addr, uint8_t num_regs, uint8_t *data)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	603a      	str	r2, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
 8000e00:	460b      	mov	r3, r1
 8000e02:	71bb      	strb	r3, [r7, #6]
    // Buffer to hold the command sequence
    uint8_t tx_buffer[2];
    tx_buffer[0] = ADS1299_WREG | start_addr;  // Write command with starting register address
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	733b      	strb	r3, [r7, #12]
    tx_buffer[1] = num_regs - 1;                        // Number of registers to write (0-indexed)
 8000e0e:	79bb      	ldrb	r3, [r7, #6]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	737b      	strb	r3, [r7, #13]

    // Pull CS (Chip Select) low to begin the SPI communication
    setADS1299CS(GPIO_PIN_RESET);  // Assuming CS is on GPIOA pin 4
 8000e16:	2000      	movs	r0, #0
 8000e18:	f7ff ffba 	bl	8000d90 <setADS1299CS>

    // Transmit the write command and register address
    if (HAL_SPI_Transmit(&hspi1, tx_buffer, 2, HAL_MAX_DELAY) != HAL_OK)
 8000e1c:	f107 010c 	add.w	r1, r7, #12
 8000e20:	f04f 33ff 	mov.w	r3, #4294967295
 8000e24:	2202      	movs	r2, #2
 8000e26:	4814      	ldr	r0, [pc, #80]	@ (8000e78 <write_ads1299_register+0x84>)
 8000e28:	f005 ff27 	bl	8006c7a <HAL_SPI_Transmit>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d007      	beq.n	8000e42 <write_ads1299_register+0x4e>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // End SPI communication
 8000e32:	2201      	movs	r2, #1
 8000e34:	2110      	movs	r1, #16
 8000e36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e3a:	f003 f8ff 	bl	800403c <HAL_GPIO_WritePin>
        return HAL_ERROR;  // Return error if transmission fails
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e016      	b.n	8000e70 <write_ads1299_register+0x7c>
    }

    // Transmit the data to be written to the registers
    if (HAL_SPI_Transmit(&hspi1, data, num_regs, HAL_MAX_DELAY) != HAL_OK)
 8000e42:	79bb      	ldrb	r3, [r7, #6]
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4a:	6839      	ldr	r1, [r7, #0]
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <write_ads1299_register+0x84>)
 8000e4e:	f005 ff14 	bl	8006c7a <HAL_SPI_Transmit>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d007      	beq.n	8000e68 <write_ads1299_register+0x74>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // End SPI communication
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e60:	f003 f8ec 	bl	800403c <HAL_GPIO_WritePin>
        return HAL_ERROR;  // Return error if data transmission fails
 8000e64:	2301      	movs	r3, #1
 8000e66:	e003      	b.n	8000e70 <write_ads1299_register+0x7c>
    }

    setADS1299CS(GPIO_PIN_SET);
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f7ff ff91 	bl	8000d90 <setADS1299CS>

    return HAL_OK;  // Return success
 8000e6e:	2300      	movs	r3, #0
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200002e4 	.word	0x200002e4

08000e7c <ADS1299_ReadSamples>:
 * @brief Reads samples from the ADS1299 via SPI.
 * @param statusBuffer Pointer to a buffer to store the 3 status bytes.
 * @param dataBuffer Pointer to a buffer to store the 24 data bytes (8 channels x 3 bytes each).
 * @retval HAL_StatusTypeDef HAL status indicating success or error.
 */
HAL_StatusTypeDef ADS1299_ReadSamples(uint8_t *statusBuffer, uint8_t *dataBuffer) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	@ 0x30
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]

    uint8_t spiRxBuffer[27] = {0}; // Buffer to store all received bytes (3 status + 24 data)
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	f107 0310 	add.w	r3, r7, #16
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
 8000e98:	611a      	str	r2, [r3, #16]
 8000e9a:	f8c3 2013 	str.w	r2, [r3, #19]
    HAL_StatusTypeDef result;

    // Ensure that statusBuffer and dataBuffer are not NULL
    if (statusBuffer == NULL || dataBuffer == NULL) {
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d002      	beq.n	8000eaa <ADS1299_ReadSamples+0x2e>
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d101      	bne.n	8000eae <ADS1299_ReadSamples+0x32>
        return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e03d      	b.n	8000f2a <ADS1299_ReadSamples+0xae>
    }

    setADS1299CS(GPIO_PIN_RESET);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff ff6e 	bl	8000d90 <setADS1299CS>

    // Perform SPI reception of 27 bytes
    result = HAL_SPI_Receive(&hspi1, spiRxBuffer, 27, HAL_MAX_DELAY);
 8000eb4:	f107 010c 	add.w	r1, r7, #12
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebc:	221b      	movs	r2, #27
 8000ebe:	481d      	ldr	r0, [pc, #116]	@ (8000f34 <ADS1299_ReadSamples+0xb8>)
 8000ec0:	f006 f850 	bl	8006f64 <HAL_SPI_Receive>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    setADS1299CS(GPIO_PIN_SET);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ff60 	bl	8000d90 <setADS1299CS>

    if (result != HAL_OK) {
 8000ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d002      	beq.n	8000ede <ADS1299_ReadSamples+0x62>
        return result; // Return if there is an SPI error
 8000ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000edc:	e025      	b.n	8000f2a <ADS1299_ReadSamples+0xae>
    }

    // Copy the first 3 bytes to the status buffer
    for (int i = 0; i < 3; i++) {
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ee2:	e00b      	b.n	8000efc <ADS1299_ReadSamples+0x80>
        statusBuffer[i] = spiRxBuffer[i];
 8000ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	f107 010c 	add.w	r1, r7, #12
 8000eee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ef0:	440a      	add	r2, r1
 8000ef2:	7812      	ldrb	r2, [r2, #0]
 8000ef4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8000ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ef8:	3301      	adds	r3, #1
 8000efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	ddf0      	ble.n	8000ee4 <ADS1299_ReadSamples+0x68>
    }

    // Copy the next 24 bytes to the data buffer
    for (int i = 0; i < 24; i++) {
 8000f02:	2300      	movs	r3, #0
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f06:	e00c      	b.n	8000f22 <ADS1299_ReadSamples+0xa6>
        dataBuffer[i] = spiRxBuffer[i + 3];
 8000f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0a:	1cda      	adds	r2, r3, #3
 8000f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0e:	6839      	ldr	r1, [r7, #0]
 8000f10:	440b      	add	r3, r1
 8000f12:	3230      	adds	r2, #48	@ 0x30
 8000f14:	443a      	add	r2, r7
 8000f16:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000f1a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 24; i++) {
 8000f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f1e:	3301      	adds	r3, #1
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f24:	2b17      	cmp	r3, #23
 8000f26:	ddef      	ble.n	8000f08 <ADS1299_ReadSamples+0x8c>
    }

    return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3730      	adds	r7, #48	@ 0x30
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200002e4 	.word	0x200002e4

08000f38 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <APPD_EnableCPU2+0x34>)
 8000f40:	1d3c      	adds	r4, r7, #4
 8000f42:	461d      	mov	r5, r3
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f4c:	c403      	stmia	r4!, {r0, r1}
 8000f4e:	8022      	strh	r2, [r4, #0]
 8000f50:	3402      	adds	r4, #2
 8000f52:	0c13      	lsrs	r3, r2, #16
 8000f54:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f56:	f00a fbbb 	bl	800b6d0 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f009 fe4c 	bl	800abfa <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f62:	bf00      	nop
}
 8000f64:	3720      	adds	r7, #32
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bdb0      	pop	{r4, r5, r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	0800f858 	.word	0x0800f858

08000f70 <DbgOutputTraces>:
/* USER CODE END DbgOutputInit */
  return;
}

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	607a      	str	r2, [r7, #4]
 8000f7c:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8000f7e:	897a      	ldrh	r2, [r7, #10]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	68f9      	ldr	r1, [r7, #12]
 8000f84:	2000      	movs	r0, #0
 8000f86:	f001 f989 	bl	800229c <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8000f8a:	bf00      	nop
}
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000f9c:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <LL_C2_PWR_SetPowerMode+0x28>)
 8000f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fa2:	f023 0207 	bic.w	r2, r3, #7
 8000fa6:	4905      	ldr	r1, [pc, #20]	@ (8000fbc <LL_C2_PWR_SetPowerMode+0x28>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	58000400 	.word	0x58000400

08000fc0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fca:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000fce:	4905      	ldr	r1, [pc, #20]	@ (8000fe4 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	58000800 	.word	0x58000800

08000fe8 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000ff6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001002:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800100e:	4313      	orrs	r3, r2
 8001010:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	cafecafe 	.word	0xcafecafe

08001024 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800102c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001036:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4313      	orrs	r3, r2
 800103e:	608b      	str	r3, [r1, #8]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001050:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <LL_DBGMCU_GetDeviceID+0x18>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e0042000 	.word	0xe0042000

08001068 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800106c:	4b04      	ldr	r3, [pc, #16]	@ (8001080 <LL_DBGMCU_GetRevisionID+0x18>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	0c1b      	lsrs	r3, r3, #16
 8001072:	b29b      	uxth	r3, r3
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e0042000 	.word	0xe0042000

08001084 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <LL_LPM_EnableSleep+0x1c>)
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	4a04      	ldr	r2, [pc, #16]	@ (80010a0 <LL_LPM_EnableSleep+0x1c>)
 800108e:	f023 0304 	bic.w	r3, r3, #4
 8001092:	6113      	str	r3, [r2, #16]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	22ff      	movs	r2, #255	@ 0xff
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	22ca      	movs	r2, #202	@ 0xca
 80010ca:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2253      	movs	r2, #83	@ 0x53
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f023 0207 	bic.w	r2, r3, #7
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	431a      	orrs	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	609a      	str	r2, [r3, #8]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001108:	4b04      	ldr	r3, [pc, #16]	@ (800111c <MX_APPE_Config+0x18>)
 800110a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800110e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001110:	f000 f828 	bl	8001164 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001114:	f000 f82d 	bl	8001172 <Config_HSE>

  return;
 8001118:	bf00      	nop
}
 800111a:	bd80      	pop	{r7, pc}
 800111c:	58004000 	.word	0x58004000

08001120 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001124:	f000 f839 	bl	800119a <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001128:	f000 f852 	bl	80011d0 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800112c:	4905      	ldr	r1, [pc, #20]	@ (8001144 <MX_APPE_Init+0x24>)
 800112e:	2000      	movs	r0, #0
 8001130:	f000 fe48 	bl	8001dc4 <HW_TS_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001134:	2101      	movs	r1, #1
 8001136:	2001      	movs	r0, #1
 8001138:	f00c ff68 	bl	800e00c <UTIL_LPM_SetOffMode>
  //Button_Init();

  //RxUART_Init();

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800113c:	f000 f856 	bl	80011ec <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001140:	bf00      	nop
}
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200001cc 	.word	0x200001cc

08001148 <Init_Smps>:

void Init_Smps(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 800114c:	bf00      	nop
}
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <Init_Exti>:

void Init_Exti(void)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800115a:	2050      	movs	r0, #80	@ 0x50
 800115c:	f7ff ff30 	bl	8000fc0 <LL_EXTI_EnableIT_32_63>

  return;
 8001160:	bf00      	nop
}
 8001162:	bd80      	pop	{r7, pc}

08001164 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001168:	bf00      	nop
}
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001178:	2000      	movs	r0, #0
 800117a:	f00a fbd5 	bl	800b928 <OTP_Read>
 800117e:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d005      	beq.n	8001192 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	799b      	ldrb	r3, [r3, #6]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff2c 	bl	8000fe8 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001190:	bf00      	nop
 8001192:	bf00      	nop
}
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <System_Init>:

static void System_Init(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0
  Init_Smps();
 800119e:	f7ff ffd3 	bl	8001148 <Init_Smps>

  Init_Exti();
 80011a2:	f7ff ffd8 	bl	8001156 <Init_Exti>

  Init_Rtc();
 80011a6:	f000 f803 	bl	80011b0 <Init_Rtc>

  return;
 80011aa:	bf00      	nop
}
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <Init_Rtc>:

static void Init_Rtc(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80011b4:	4805      	ldr	r0, [pc, #20]	@ (80011cc <Init_Rtc+0x1c>)
 80011b6:	f7ff ff82 	bl	80010be <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80011ba:	2100      	movs	r1, #0
 80011bc:	4803      	ldr	r0, [pc, #12]	@ (80011cc <Init_Rtc+0x1c>)
 80011be:	f7ff ff8e 	bl	80010de <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80011c2:	4802      	ldr	r0, [pc, #8]	@ (80011cc <Init_Rtc+0x1c>)
 80011c4:	f7ff ff6e 	bl	80010a4 <LL_RTC_EnableWriteProtection>

  return;
 80011c8:	bf00      	nop
}
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40002800 	.word	0x40002800

080011d0 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80011d4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80011d8:	f7ff ff24 	bl	8001024 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80011dc:	f00c ff04 	bl	800dfe8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80011e0:	2004      	movs	r0, #4
 80011e2:	f7ff fed7 	bl	8000f94 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80011e6:	bf00      	nop
}
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80011f2:	f00a f8b7 	bl	800b364 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80011f6:	4a11      	ldr	r2, [pc, #68]	@ (800123c <appe_Tl_Init+0x50>)
 80011f8:	2100      	movs	r1, #0
 80011fa:	2080      	movs	r0, #128	@ 0x80
 80011fc:	f00d f832 	bl	800e264 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <appe_Tl_Init+0x54>)
 8001202:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <appe_Tl_Init+0x58>)
 8001206:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	480e      	ldr	r0, [pc, #56]	@ (8001248 <appe_Tl_Init+0x5c>)
 800120e:	f009 ff6b 	bl	800b0e8 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <appe_Tl_Init+0x60>)
 8001214:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <appe_Tl_Init+0x64>)
 8001218:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <appe_Tl_Init+0x68>)
 800121c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800121e:	f44f 6306 	mov.w	r3, #2144	@ 0x860
 8001222:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	4618      	mov	r0, r3
 800122a:	f00a f9dd 	bl	800b5e8 <TL_MM_Init>

  TL_Enable();
 800122e:	f00a f893 	bl	800b358 <TL_Enable>

  return;
 8001232:	bf00      	nop
}
 8001234:	3720      	adds	r7, #32
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	0800b121 	.word	0x0800b121
 8001240:	20030a58 	.word	0x20030a58
 8001244:	08001259 	.word	0x08001259
 8001248:	08001271 	.word	0x08001271
 800124c:	20030c70 	.word	0x20030c70
 8001250:	20030b64 	.word	0x20030b64
 8001254:	200301f8 	.word	0x200301f8

08001258 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001262:	bf00      	nop
}
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b088      	sub	sp, #32
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	330b      	adds	r3, #11
 800127e:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	b29b      	uxth	r3, r3
 8001286:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800128a:	2b07      	cmp	r3, #7
 800128c:	d860      	bhi.n	8001350 <APPE_SysUserEvtRx+0xe0>
 800128e:	a201      	add	r2, pc, #4	@ (adr r2, 8001294 <APPE_SysUserEvtRx+0x24>)
 8001290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001294:	080012b5 	.word	0x080012b5
 8001298:	080012f7 	.word	0x080012f7
 800129c:	08001305 	.word	0x08001305
 80012a0:	08001351 	.word	0x08001351
 80012a4:	08001321 	.word	0x08001321
 80012a8:	08001331 	.word	0x08001331
 80012ac:	08001339 	.word	0x08001339
 80012b0:	08001349 	.word	0x08001349
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	4618      	mov	r0, r3
 80012ba:	f009 fccb 	bl	800ac54 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80012be:	7b3b      	ldrb	r3, [r7, #12]
 80012c0:	4619      	mov	r1, r3
 80012c2:	7b7b      	ldrb	r3, [r7, #13]
 80012c4:	461a      	mov	r2, r3
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	4824      	ldr	r0, [pc, #144]	@ (800135c <APPE_SysUserEvtRx+0xec>)
 80012ca:	f00d f9ab 	bl	800e624 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80012ce:	7c3b      	ldrb	r3, [r7, #16]
 80012d0:	4619      	mov	r1, r3
 80012d2:	4823      	ldr	r0, [pc, #140]	@ (8001360 <APPE_SysUserEvtRx+0xf0>)
 80012d4:	f00d f9a6 	bl	800e624 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80012d8:	7dbb      	ldrb	r3, [r7, #22]
 80012da:	4619      	mov	r1, r3
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	461a      	mov	r2, r3
 80012e0:	7e3b      	ldrb	r3, [r7, #24]
 80012e2:	4820      	ldr	r0, [pc, #128]	@ (8001364 <APPE_SysUserEvtRx+0xf4>)
 80012e4:	f00d f99e 	bl	800e624 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 80012e8:	481f      	ldr	r0, [pc, #124]	@ (8001368 <APPE_SysUserEvtRx+0xf8>)
 80012ea:	f00d f99b 	bl	800e624 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 f870 	bl	80013d4 <APPE_SysEvtReadyProcessing>
    break;
 80012f4:	e02d      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 80012f6:	481d      	ldr	r0, [pc, #116]	@ (800136c <APPE_SysUserEvtRx+0xfc>)
 80012f8:	f00d f994 	bl	800e624 <iprintf>
    APPE_SysEvtError(pPayload);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f000 f843 	bl	8001388 <APPE_SysEvtError>
    break;
 8001302:	e026      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001304:	481a      	ldr	r0, [pc, #104]	@ (8001370 <APPE_SysUserEvtRx+0x100>)
 8001306:	f00d f9fd 	bl	800e704 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800130e:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	461a      	mov	r2, r3
 8001318:	4816      	ldr	r0, [pc, #88]	@ (8001374 <APPE_SysUserEvtRx+0x104>)
 800131a:	f00d f983 	bl	800e624 <iprintf>
    break;
 800131e:	e018      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4619      	mov	r1, r3
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <APPE_SysUserEvtRx+0x108>)
 800132a:	f00d f97b 	bl	800e624 <iprintf>
    break;
 800132e:	e010      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001330:	4812      	ldr	r0, [pc, #72]	@ (800137c <APPE_SysUserEvtRx+0x10c>)
 8001332:	f00d f977 	bl	800e624 <iprintf>
    break;
 8001336:	e00c      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4619      	mov	r1, r3
 8001340:	480f      	ldr	r0, [pc, #60]	@ (8001380 <APPE_SysUserEvtRx+0x110>)
 8001342:	f00d f96f 	bl	800e624 <iprintf>
    break;
 8001346:	e004      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8001348:	480e      	ldr	r0, [pc, #56]	@ (8001384 <APPE_SysUserEvtRx+0x114>)
 800134a:	f00d f96b 	bl	800e624 <iprintf>
    break;
 800134e:	e000      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 8001350:	bf00      	nop
  }

  return;
 8001352:	bf00      	nop
}
 8001354:	3720      	adds	r7, #32
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	0800f874 	.word	0x0800f874
 8001360:	0800f898 	.word	0x0800f898
 8001364:	0800f8b4 	.word	0x0800f8b4
 8001368:	0800f8cc 	.word	0x0800f8cc
 800136c:	0800f8ec 	.word	0x0800f8ec
 8001370:	0800f910 	.word	0x0800f910
 8001374:	0800f960 	.word	0x0800f960
 8001378:	0800f988 	.word	0x0800f988
 800137c:	0800f9c4 	.word	0x0800f9c4
 8001380:	0800f9e8 	.word	0x0800f9e8
 8001384:	0800fa24 	.word	0x0800fa24

08001388 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	330b      	adds	r3, #11
 8001396:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	3302      	adds	r3, #2
 800139c:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4808      	ldr	r0, [pc, #32]	@ (80013c8 <APPE_SysEvtError+0x40>)
 80013a6:	f00d f93d 	bl	800e624 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d103      	bne.n	80013ba <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 80013b2:	4806      	ldr	r0, [pc, #24]	@ (80013cc <APPE_SysEvtError+0x44>)
 80013b4:	f00d f9a6 	bl	800e704 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80013b8:	e003      	b.n	80013c2 <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80013ba:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <APPE_SysEvtError+0x48>)
 80013bc:	f00d f9a2 	bl	800e704 <puts>
  return;
 80013c0:	bf00      	nop
}
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	0800fa48 	.word	0x0800fa48
 80013cc:	0800fa78 	.word	0x0800fa78
 80013d0:	0800fab4 	.word	0x0800fab4

080013d4 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80013dc:	f107 0308 	add.w	r3, r7, #8
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	330b      	adds	r3, #11
 80013f8:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	3302      	adds	r3, #2
 80013fe:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d128      	bne.n	800145a <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001408:	481d      	ldr	r0, [pc, #116]	@ (8001480 <APPE_SysEvtReadyProcessing+0xac>)
 800140a:	f00d f97b 	bl	800e704 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800140e:	f7ff fd93 	bl	8000f38 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8001412:	230f      	movs	r3, #15
 8001414:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001416:	237f      	movs	r3, #127	@ 0x7f
 8001418:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 800141a:	f7ff fe25 	bl	8001068 <LL_DBGMCU_GetRevisionID>
 800141e:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 8001420:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001422:	4818      	ldr	r0, [pc, #96]	@ (8001484 <APPE_SysEvtReadyProcessing+0xb0>)
 8001424:	f00d f8fe 	bl	800e624 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	b29b      	uxth	r3, r3
 800142c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800142e:	f7ff fe0d 	bl	800104c <LL_DBGMCU_GetDeviceID>
 8001432:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001434:	6a39      	ldr	r1, [r7, #32]
 8001436:	4814      	ldr	r0, [pc, #80]	@ (8001488 <APPE_SysEvtReadyProcessing+0xb4>)
 8001438:	f00d f8f4 	bl	800e624 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 800143c:	6a3b      	ldr	r3, [r7, #32]
 800143e:	b29b      	uxth	r3, r3
 8001440:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4618      	mov	r0, r3
 8001448:	f009 fbee 	bl	800ac28 <SHCI_C2_Config>

    APP_BLE_Init();
 800144c:	f00a ff40 	bl	800c2d0 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001450:	2100      	movs	r1, #0
 8001452:	2001      	movs	r0, #1
 8001454:	f00c fdda 	bl	800e00c <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001458:	e00e      	b.n	8001478 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d106      	bne.n	8001470 <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 8001462:	480a      	ldr	r0, [pc, #40]	@ (800148c <APPE_SysEvtReadyProcessing+0xb8>)
 8001464:	f00d f8de 	bl	800e624 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	701a      	strb	r2, [r3, #0]
  return;
 800146e:	e003      	b.n	8001478 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8001470:	4807      	ldr	r0, [pc, #28]	@ (8001490 <APPE_SysEvtReadyProcessing+0xbc>)
 8001472:	f00d f8d7 	bl	800e624 <iprintf>
  return;
 8001476:	bf00      	nop
}
 8001478:	3728      	adds	r7, #40	@ 0x28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	0800faec 	.word	0x0800faec
 8001484:	0800fb08 	.word	0x0800fb08
 8001488:	0800fb2c 	.word	0x0800fb2c
 800148c:	0800fb4c 	.word	0x0800fb4c
 8001490:	0800fb80 	.word	0x0800fb80

08001494 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800149c:	f001 ff6e 	bl	800337c <HAL_GetTick>
 80014a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ac:	d00a      	beq.n	80014c4 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80014ae:	f001 ff7d 	bl	80033ac <HAL_GetTickFreq>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4413      	add	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014bc:	e002      	b.n	80014c4 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80014be:	f7ff fde1 	bl	8001084 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80014c2:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80014c4:	f001 ff5a 	bl	800337c <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d8f4      	bhi.n	80014be <HAL_Delay+0x2a>
  }
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80014e2:	f04f 30ff 	mov.w	r0, #4294967295
 80014e6:	f00c fdc1 	bl	800e06c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}

080014ee <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80014f2:	bf00      	nop
}
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001506:	f04f 30ff 	mov.w	r0, #4294967295
 800150a:	f00c fdaf 	bl	800e06c <UTIL_SEQ_Run>
  return;
 800150e:	bf00      	nop
}
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800151e:	2100      	movs	r1, #0
 8001520:	2080      	movs	r0, #128	@ 0x80
 8001522:	f00c fec1 	bl	800e2a8 <UTIL_SEQ_SetTask>
  return;
 8001526:	bf00      	nop
}
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001536:	2002      	movs	r0, #2
 8001538:	f00c ff22 	bl	800e380 <UTIL_SEQ_SetEvt>
  return;
 800153c:	bf00      	nop
}
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800154c:	2002      	movs	r0, #2
 800154e:	f00c ff37 	bl	800e3c0 <UTIL_SEQ_WaitEvt>
  return;
 8001552:	bf00      	nop
}
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800156a:	d00b      	beq.n	8001584 <HAL_GPIO_EXTI_Callback+0x2a>
 800156c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001570:	dc0e      	bgt.n	8001590 <HAL_GPIO_EXTI_Callback+0x36>
 8001572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001576:	d008      	beq.n	800158a <HAL_GPIO_EXTI_Callback+0x30>
 8001578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800157c:	d108      	bne.n	8001590 <HAL_GPIO_EXTI_Callback+0x36>
  {
  case GPIO_PIN_12:
    /* SW button 1 */
    APP_SWA_Button_Action();
 800157e:	f00c f9af 	bl	800d8e0 <APP_SWA_Button_Action>
    break; 
 8001582:	e006      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>
    
  case GPIO_PIN_13:
    /* SW button 2 */
	APP_SWB_Button_Action();
 8001584:	f00c f9b4 	bl	800d8f0 <APP_SWB_Button_Action>
    break;
 8001588:	e003      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>

  case ADS1299_nDRDY_Pin:
    APP_BLE_Manage_ADS1299_event();
 800158a:	f00c f9b9 	bl	800d900 <APP_BLE_Manage_ADS1299_event>
    break; 
 800158e:	e000      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>

  default:
    break;
 8001590:	bf00      	nop
  }
  return;
 8001592:	bf00      	nop
}
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <LL_EXTI_EnableIT_0_31>:
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80015a4:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015a6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80015aa:	4905      	ldr	r1, [pc, #20]	@ (80015c0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	58000800 	.word	0x58000800

080015c4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80015cc:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4904      	ldr	r1, [pc, #16]	@ (80015e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	600b      	str	r3, [r1, #0]

}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	58000800 	.word	0x58000800

080015e8 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80015ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 80015f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 80015f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80015fe:	e005      	b.n	800160c <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001604:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 8001606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001608:	b29b      	uxth	r3, r3
 800160a:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d1f5      	bne.n	8001600 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001614:	683b      	ldr	r3, [r7, #0]
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40002800 	.word	0x40002800

08001628 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	460a      	mov	r2, r1
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	4613      	mov	r3, r2
 8001636:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001638:	79ba      	ldrb	r2, [r7, #6]
 800163a:	491d      	ldr	r1, [pc, #116]	@ (80016b0 <LinkTimerAfter+0x88>)
 800163c:	4613      	mov	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	4413      	add	r3, r2
 8001642:	00db      	lsls	r3, r3, #3
 8001644:	440b      	add	r3, r1
 8001646:	3315      	adds	r3, #21
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	2b06      	cmp	r3, #6
 8001650:	d009      	beq.n	8001666 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001652:	7bfa      	ldrb	r2, [r7, #15]
 8001654:	4916      	ldr	r1, [pc, #88]	@ (80016b0 <LinkTimerAfter+0x88>)
 8001656:	4613      	mov	r3, r2
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	4413      	add	r3, r2
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	440b      	add	r3, r1
 8001660:	3314      	adds	r3, #20
 8001662:	79fa      	ldrb	r2, [r7, #7]
 8001664:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001666:	79fa      	ldrb	r2, [r7, #7]
 8001668:	4911      	ldr	r1, [pc, #68]	@ (80016b0 <LinkTimerAfter+0x88>)
 800166a:	4613      	mov	r3, r2
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	4413      	add	r3, r2
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	440b      	add	r3, r1
 8001674:	3315      	adds	r3, #21
 8001676:	7bfa      	ldrb	r2, [r7, #15]
 8001678:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800167a:	79fa      	ldrb	r2, [r7, #7]
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <LinkTimerAfter+0x88>)
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	440b      	add	r3, r1
 8001688:	3314      	adds	r3, #20
 800168a:	79ba      	ldrb	r2, [r7, #6]
 800168c:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 800168e:	79ba      	ldrb	r2, [r7, #6]
 8001690:	4907      	ldr	r1, [pc, #28]	@ (80016b0 <LinkTimerAfter+0x88>)
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4413      	add	r3, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	440b      	add	r3, r1
 800169c:	3315      	adds	r3, #21
 800169e:	79fa      	ldrb	r2, [r7, #7]
 80016a0:	701a      	strb	r2, [r3, #0]

  return;
 80016a2:	bf00      	nop
}
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	200000d8 	.word	0x200000d8

080016b4 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	460a      	mov	r2, r1
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	4613      	mov	r3, r2
 80016c2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80016c4:	4b29      	ldr	r3, [pc, #164]	@ (800176c <LinkTimerBefore+0xb8>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	79ba      	ldrb	r2, [r7, #6]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d032      	beq.n	8001736 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80016d0:	79ba      	ldrb	r2, [r7, #6]
 80016d2:	4927      	ldr	r1, [pc, #156]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016d4:	4613      	mov	r3, r2
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4413      	add	r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	440b      	add	r3, r1
 80016de:	3314      	adds	r3, #20
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80016e4:	7bfa      	ldrb	r2, [r7, #15]
 80016e6:	4922      	ldr	r1, [pc, #136]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016e8:	4613      	mov	r3, r2
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	4413      	add	r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	440b      	add	r3, r1
 80016f2:	3315      	adds	r3, #21
 80016f4:	79fa      	ldrb	r2, [r7, #7]
 80016f6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80016f8:	79fa      	ldrb	r2, [r7, #7]
 80016fa:	491d      	ldr	r1, [pc, #116]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016fc:	4613      	mov	r3, r2
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	440b      	add	r3, r1
 8001706:	3315      	adds	r3, #21
 8001708:	79ba      	ldrb	r2, [r7, #6]
 800170a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800170c:	79fa      	ldrb	r2, [r7, #7]
 800170e:	4918      	ldr	r1, [pc, #96]	@ (8001770 <LinkTimerBefore+0xbc>)
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	440b      	add	r3, r1
 800171a:	3314      	adds	r3, #20
 800171c:	7bfa      	ldrb	r2, [r7, #15]
 800171e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001720:	79ba      	ldrb	r2, [r7, #6]
 8001722:	4913      	ldr	r1, [pc, #76]	@ (8001770 <LinkTimerBefore+0xbc>)
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	3314      	adds	r3, #20
 8001730:	79fa      	ldrb	r2, [r7, #7]
 8001732:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001734:	e014      	b.n	8001760 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LinkTimerBefore+0xbc>)
 800173a:	4613      	mov	r3, r2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	3315      	adds	r3, #21
 8001746:	79ba      	ldrb	r2, [r7, #6]
 8001748:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800174a:	79ba      	ldrb	r2, [r7, #6]
 800174c:	4908      	ldr	r1, [pc, #32]	@ (8001770 <LinkTimerBefore+0xbc>)
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	440b      	add	r3, r1
 8001758:	3314      	adds	r3, #20
 800175a:	79fa      	ldrb	r2, [r7, #7]
 800175c:	701a      	strb	r2, [r3, #0]
  return;
 800175e:	bf00      	nop
}
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000168 	.word	0x20000168
 8001770:	200000d8 	.word	0x200000d8

08001774 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800177e:	4b4e      	ldr	r3, [pc, #312]	@ (80018b8 <linkTimer+0x144>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b06      	cmp	r3, #6
 8001786:	d118      	bne.n	80017ba <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001788:	4b4b      	ldr	r3, [pc, #300]	@ (80018b8 <linkTimer+0x144>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	b2da      	uxtb	r2, r3
 800178e:	4b4b      	ldr	r3, [pc, #300]	@ (80018bc <linkTimer+0x148>)
 8001790:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001792:	4a49      	ldr	r2, [pc, #292]	@ (80018b8 <linkTimer+0x144>)
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001798:	79fa      	ldrb	r2, [r7, #7]
 800179a:	4949      	ldr	r1, [pc, #292]	@ (80018c0 <linkTimer+0x14c>)
 800179c:	4613      	mov	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4413      	add	r3, r2
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	440b      	add	r3, r1
 80017a6:	3315      	adds	r3, #21
 80017a8:	2206      	movs	r2, #6
 80017aa:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80017ac:	4b45      	ldr	r3, [pc, #276]	@ (80018c4 <linkTimer+0x150>)
 80017ae:	f04f 32ff 	mov.w	r2, #4294967295
 80017b2:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	81fb      	strh	r3, [r7, #14]
 80017b8:	e078      	b.n	80018ac <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80017ba:	f000 f909 	bl	80019d0 <ReturnTimeElapsed>
 80017be:	4603      	mov	r3, r0
 80017c0:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80017c2:	79fa      	ldrb	r2, [r7, #7]
 80017c4:	493e      	ldr	r1, [pc, #248]	@ (80018c0 <linkTimer+0x14c>)
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	00db      	lsls	r3, r3, #3
 80017ce:	440b      	add	r3, r1
 80017d0:	3308      	adds	r3, #8
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	89fb      	ldrh	r3, [r7, #14]
 80017d6:	79fa      	ldrb	r2, [r7, #7]
 80017d8:	4419      	add	r1, r3
 80017da:	4839      	ldr	r0, [pc, #228]	@ (80018c0 <linkTimer+0x14c>)
 80017dc:	4613      	mov	r3, r2
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4413      	add	r3, r2
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4403      	add	r3, r0
 80017e6:	3308      	adds	r3, #8
 80017e8:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80017ea:	79fa      	ldrb	r2, [r7, #7]
 80017ec:	4934      	ldr	r1, [pc, #208]	@ (80018c0 <linkTimer+0x14c>)
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	440b      	add	r3, r1
 80017f8:	3308      	adds	r3, #8
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80017fe:	4b2e      	ldr	r3, [pc, #184]	@ (80018b8 <linkTimer+0x144>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	4619      	mov	r1, r3
 8001806:	4a2e      	ldr	r2, [pc, #184]	@ (80018c0 <linkTimer+0x14c>)
 8001808:	460b      	mov	r3, r1
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	440b      	add	r3, r1
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4413      	add	r3, r2
 8001812:	3308      	adds	r3, #8
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	429a      	cmp	r2, r3
 800181a:	d337      	bcc.n	800188c <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 800181c:	4b26      	ldr	r3, [pc, #152]	@ (80018b8 <linkTimer+0x144>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001822:	7b7a      	ldrb	r2, [r7, #13]
 8001824:	4926      	ldr	r1, [pc, #152]	@ (80018c0 <linkTimer+0x14c>)
 8001826:	4613      	mov	r3, r2
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	3315      	adds	r3, #21
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001836:	e013      	b.n	8001860 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001838:	7b7a      	ldrb	r2, [r7, #13]
 800183a:	4921      	ldr	r1, [pc, #132]	@ (80018c0 <linkTimer+0x14c>)
 800183c:	4613      	mov	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	3315      	adds	r3, #21
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 800184c:	7b7a      	ldrb	r2, [r7, #13]
 800184e:	491c      	ldr	r1, [pc, #112]	@ (80018c0 <linkTimer+0x14c>)
 8001850:	4613      	mov	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	4413      	add	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	440b      	add	r3, r1
 800185a:	3315      	adds	r3, #21
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001860:	7b3b      	ldrb	r3, [r7, #12]
 8001862:	2b06      	cmp	r3, #6
 8001864:	d00b      	beq.n	800187e <linkTimer+0x10a>
 8001866:	7b3a      	ldrb	r2, [r7, #12]
 8001868:	4915      	ldr	r1, [pc, #84]	@ (80018c0 <linkTimer+0x14c>)
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	440b      	add	r3, r1
 8001874:	3308      	adds	r3, #8
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	429a      	cmp	r2, r3
 800187c:	d2dc      	bcs.n	8001838 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 800187e:	7b7a      	ldrb	r2, [r7, #13]
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	4611      	mov	r1, r2
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fecf 	bl	8001628 <LinkTimerAfter>
 800188a:	e00f      	b.n	80018ac <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <linkTimer+0x144>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff0c 	bl	80016b4 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <linkTimer+0x144>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <linkTimer+0x148>)
 80018a4:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80018a6:	4a04      	ldr	r2, [pc, #16]	@ (80018b8 <linkTimer+0x144>)
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80018ac:	89fb      	ldrh	r3, [r7, #14]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000168 	.word	0x20000168
 80018bc:	20000169 	.word	0x20000169
 80018c0:	200000d8 	.word	0x200000d8
 80018c4:	2000016c 	.word	0x2000016c

080018c8 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	460a      	mov	r2, r1
 80018d2:	71fb      	strb	r3, [r7, #7]
 80018d4:	4613      	mov	r3, r2
 80018d6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80018d8:	4b39      	ldr	r3, [pc, #228]	@ (80019c0 <UnlinkTimer+0xf8>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	79fa      	ldrb	r2, [r7, #7]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d111      	bne.n	8001908 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80018e4:	4b36      	ldr	r3, [pc, #216]	@ (80019c0 <UnlinkTimer+0xf8>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b36      	ldr	r3, [pc, #216]	@ (80019c4 <UnlinkTimer+0xfc>)
 80018ec:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80018ee:	79fa      	ldrb	r2, [r7, #7]
 80018f0:	4935      	ldr	r1, [pc, #212]	@ (80019c8 <UnlinkTimer+0x100>)
 80018f2:	4613      	mov	r3, r2
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4413      	add	r3, r2
 80018f8:	00db      	lsls	r3, r3, #3
 80018fa:	440b      	add	r3, r1
 80018fc:	3315      	adds	r3, #21
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b2f      	ldr	r3, [pc, #188]	@ (80019c0 <UnlinkTimer+0xf8>)
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e03e      	b.n	8001986 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001908:	79fa      	ldrb	r2, [r7, #7]
 800190a:	492f      	ldr	r1, [pc, #188]	@ (80019c8 <UnlinkTimer+0x100>)
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	440b      	add	r3, r1
 8001916:	3314      	adds	r3, #20
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800191c:	79fa      	ldrb	r2, [r7, #7]
 800191e:	492a      	ldr	r1, [pc, #168]	@ (80019c8 <UnlinkTimer+0x100>)
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	440b      	add	r3, r1
 800192a:	3315      	adds	r3, #21
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001930:	79f9      	ldrb	r1, [r7, #7]
 8001932:	7bfa      	ldrb	r2, [r7, #15]
 8001934:	4824      	ldr	r0, [pc, #144]	@ (80019c8 <UnlinkTimer+0x100>)
 8001936:	460b      	mov	r3, r1
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	440b      	add	r3, r1
 800193c:	00db      	lsls	r3, r3, #3
 800193e:	4403      	add	r3, r0
 8001940:	3315      	adds	r3, #21
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2d8      	uxtb	r0, r3
 8001946:	4920      	ldr	r1, [pc, #128]	@ (80019c8 <UnlinkTimer+0x100>)
 8001948:	4613      	mov	r3, r2
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4413      	add	r3, r2
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	440b      	add	r3, r1
 8001952:	3315      	adds	r3, #21
 8001954:	4602      	mov	r2, r0
 8001956:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001958:	7bbb      	ldrb	r3, [r7, #14]
 800195a:	2b06      	cmp	r3, #6
 800195c:	d013      	beq.n	8001986 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 800195e:	79f9      	ldrb	r1, [r7, #7]
 8001960:	7bba      	ldrb	r2, [r7, #14]
 8001962:	4819      	ldr	r0, [pc, #100]	@ (80019c8 <UnlinkTimer+0x100>)
 8001964:	460b      	mov	r3, r1
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	440b      	add	r3, r1
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4403      	add	r3, r0
 800196e:	3314      	adds	r3, #20
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	b2d8      	uxtb	r0, r3
 8001974:	4914      	ldr	r1, [pc, #80]	@ (80019c8 <UnlinkTimer+0x100>)
 8001976:	4613      	mov	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	440b      	add	r3, r1
 8001980:	3314      	adds	r3, #20
 8001982:	4602      	mov	r2, r0
 8001984:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001986:	79fa      	ldrb	r2, [r7, #7]
 8001988:	490f      	ldr	r1, [pc, #60]	@ (80019c8 <UnlinkTimer+0x100>)
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	440b      	add	r3, r1
 8001994:	330c      	adds	r3, #12
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <UnlinkTimer+0xf8>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b06      	cmp	r3, #6
 80019a2:	d107      	bne.n	80019b4 <UnlinkTimer+0xec>
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d104      	bne.n	80019b4 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <UnlinkTimer+0x104>)
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295
 80019b0:	601a      	str	r2, [r3, #0]
  }

  return;
 80019b2:	bf00      	nop
 80019b4:	bf00      	nop
}
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	20000168 	.word	0x20000168
 80019c4:	20000169 	.word	0x20000169
 80019c8:	200000d8 	.word	0x200000d8
 80019cc:	2000016c 	.word	0x2000016c

080019d0 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80019d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019de:	d026      	beq.n	8001a2e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 80019e0:	f7ff fe02 	bl	80015e8 <ReadRtcSsrValue>
 80019e4:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 80019e6:	4b16      	ldr	r3, [pc, #88]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d805      	bhi.n	80019fc <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 80019f0:	4b13      	ldr	r3, [pc, #76]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	e00a      	b.n	8001a12 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80019fc:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <ReturnTimeElapsed+0x74>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001a08:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	4413      	add	r3, r2
 8001a10:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <ReturnTimeElapsed+0x78>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	fb02 f303 	mul.w	r3, r2, r3
 8001a1e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001a20:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <ReturnTimeElapsed+0x7c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	40d3      	lsrs	r3, r2
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	e001      	b.n	8001a32 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	b29b      	uxth	r3, r3
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000016c 	.word	0x2000016c
 8001a44:	20000174 	.word	0x20000174
 8001a48:	20000172 	.word	0x20000172
 8001a4c:	20000171 	.word	0x20000171

08001a50 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d108      	bne.n	8001a72 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001a60:	f7ff fdc2 	bl	80015e8 <ReadRtcSsrValue>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a21      	ldr	r2, [pc, #132]	@ (8001aec <RestartWakeupCounter+0x9c>)
 8001a68:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001a6a:	2003      	movs	r0, #3
 8001a6c:	f001 fe27 	bl	80036be <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001a70:	e039      	b.n	8001ae6 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d803      	bhi.n	8001a80 <RestartWakeupCounter+0x30>
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <RestartWakeupCounter+0xa0>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d002      	beq.n	8001a86 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001a80:	88fb      	ldrh	r3, [r7, #6]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a86:	bf00      	nop
 8001a88:	4b1a      	ldr	r3, [pc, #104]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f003 0304 	and.w	r3, r3, #4
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d0f8      	beq.n	8001a88 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001a96:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4b15      	ldr	r3, [pc, #84]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001aa6:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <RestartWakeupCounter+0xa8>)
 8001aaa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001aae:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001ab0:	2003      	movs	r0, #3
 8001ab2:	f001 fe12 	bl	80036da <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <RestartWakeupCounter+0xac>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	0c1b      	lsrs	r3, r3, #16
 8001abc:	041b      	lsls	r3, r3, #16
 8001abe:	88fa      	ldrh	r2, [r7, #6]
 8001ac0:	490e      	ldr	r1, [pc, #56]	@ (8001afc <RestartWakeupCounter+0xac>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001ac6:	f7ff fd8f 	bl	80015e8 <ReadRtcSsrValue>
 8001aca:	4603      	mov	r3, r0
 8001acc:	4a07      	ldr	r2, [pc, #28]	@ (8001aec <RestartWakeupCounter+0x9c>)
 8001ace:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001ad0:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001ade:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001ae0:	f3af 8000 	nop.w
  return ;
 8001ae4:	bf00      	nop
}
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	2000016c 	.word	0x2000016c
 8001af0:	20000171 	.word	0x20000171
 8001af4:	200001cc 	.word	0x200001cc
 8001af8:	58000800 	.word	0x58000800
 8001afc:	40002800 	.word	0x40002800

08001b00 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001b06:	4b45      	ldr	r3, [pc, #276]	@ (8001c1c <RescheduleTimerList+0x11c>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b12:	d107      	bne.n	8001b24 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001b14:	bf00      	nop
 8001b16:	4b42      	ldr	r3, [pc, #264]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1f8      	bne.n	8001b16 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001b24:	4b3e      	ldr	r3, [pc, #248]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b32:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001b34:	4b3b      	ldr	r3, [pc, #236]	@ (8001c24 <RescheduleTimerList+0x124>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001b3a:	7bfa      	ldrb	r2, [r7, #15]
 8001b3c:	493a      	ldr	r1, [pc, #232]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	440b      	add	r3, r1
 8001b48:	3308      	adds	r3, #8
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001b4e:	f7ff ff3f 	bl	80019d0 <ReturnTimeElapsed>
 8001b52:	4603      	mov	r3, r0
 8001b54:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d205      	bcs.n	8001b6a <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b62:	4b32      	ldr	r3, [pc, #200]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	e04d      	b.n	8001c06 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	4a30      	ldr	r2, [pc, #192]	@ (8001c30 <RescheduleTimerList+0x130>)
 8001b6e:	8812      	ldrh	r2, [r2, #0]
 8001b70:	b292      	uxth	r2, r2
 8001b72:	4413      	add	r3, r2
 8001b74:	461a      	mov	r2, r3
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d906      	bls.n	8001b8a <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001b7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c30 <RescheduleTimerList+0x130>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001b82:	4b2a      	ldr	r3, [pc, #168]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e03d      	b.n	8001c06 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	88fb      	ldrh	r3, [r7, #6]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b94:	4b25      	ldr	r3, [pc, #148]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b9a:	e034      	b.n	8001c06 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	4922      	ldr	r1, [pc, #136]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4413      	add	r3, r2
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	440b      	add	r3, r1
 8001baa:	3308      	adds	r3, #8
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d20a      	bcs.n	8001bca <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	491c      	ldr	r1, [pc, #112]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bb8:	4613      	mov	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	440b      	add	r3, r1
 8001bc2:	3308      	adds	r3, #8
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	e013      	b.n	8001bf2 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001bca:	7bfa      	ldrb	r2, [r7, #15]
 8001bcc:	4916      	ldr	r1, [pc, #88]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bce:	4613      	mov	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	440b      	add	r3, r1
 8001bd8:	3308      	adds	r3, #8
 8001bda:	6819      	ldr	r1, [r3, #0]
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	7bfa      	ldrb	r2, [r7, #15]
 8001be0:	1ac9      	subs	r1, r1, r3
 8001be2:	4811      	ldr	r0, [pc, #68]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001be4:	4613      	mov	r3, r2
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	4413      	add	r3, r2
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	4403      	add	r3, r0
 8001bee:	3308      	adds	r3, #8
 8001bf0:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001bf2:	7bfa      	ldrb	r2, [r7, #15]
 8001bf4:	490c      	ldr	r1, [pc, #48]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	3315      	adds	r3, #21
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
 8001c08:	2b06      	cmp	r3, #6
 8001c0a:	d1c7      	bne.n	8001b9c <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001c0c:	89bb      	ldrh	r3, [r7, #12]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ff1e 	bl	8001a50 <RestartWakeupCounter>

  return ;
 8001c14:	bf00      	nop
}
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40002800 	.word	0x40002800
 8001c20:	200001cc 	.word	0x200001cc
 8001c24:	20000168 	.word	0x20000168
 8001c28:	200000d8 	.word	0x200000d8
 8001c2c:	20000170 	.word	0x20000170
 8001c30:	20000176 	.word	0x20000176

08001c34 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8001c3e:	617b      	str	r3, [r7, #20]
  return(result);
 8001c40:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001c42:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001c44:	b672      	cpsid	i
}
 8001c46:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001c48:	4b59      	ldr	r3, [pc, #356]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	22ca      	movs	r2, #202	@ 0xca
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001c50:	4b57      	ldr	r3, [pc, #348]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2253      	movs	r2, #83	@ 0x53
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001c58:	4b55      	ldr	r3, [pc, #340]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	4b54      	ldr	r3, [pc, #336]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c66:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001c68:	4b52      	ldr	r3, [pc, #328]	@ (8001db4 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001c70:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c74:	4950      	ldr	r1, [pc, #320]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	440b      	add	r3, r1
 8001c80:	330c      	adds	r3, #12
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d16e      	bne.n	8001d68 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001c8a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8e:	494a      	ldr	r1, [pc, #296]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c90:	4613      	mov	r3, r2
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	4413      	add	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	440b      	add	r3, r1
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001c9e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001ca2:	4945      	ldr	r1, [pc, #276]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4413      	add	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	440b      	add	r3, r1
 8001cae:	3310      	adds	r3, #16
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001cb4:	4b41      	ldr	r3, [pc, #260]	@ (8001dbc <HW_TS_RTC_Wakeup_Handler+0x188>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d04c      	beq.n	8001d58 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001cbe:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001cc2:	493d      	ldr	r1, [pc, #244]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	330d      	adds	r3, #13
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d124      	bne.n	8001d22 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001cd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001cdc:	2101      	movs	r1, #1
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fdf2 	bl	80018c8 <UnlinkTimer>
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce6:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	f383 8810 	msr	PRIMASK, r3
}
 8001cee:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001cf0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001cf4:	4930      	ldr	r1, [pc, #192]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	440b      	add	r3, r1
 8001d00:	3304      	adds	r3, #4
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 fa32 	bl	8002174 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d10:	4b27      	ldr	r3, [pc, #156]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	22ca      	movs	r2, #202	@ 0xca
 8001d16:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d18:	4b25      	ldr	r3, [pc, #148]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2253      	movs	r2, #83	@ 0x53
 8001d1e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d20:	e012      	b.n	8001d48 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f383 8810 	msr	PRIMASK, r3
}
 8001d2c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001d2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f99a 	bl	800206c <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d38:	4b1d      	ldr	r3, [pc, #116]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	22ca      	movs	r2, #202	@ 0xca
 8001d3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d40:	4b1b      	ldr	r3, [pc, #108]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2253      	movs	r2, #83	@ 0x53
 8001d46:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001d48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d4c:	69fa      	ldr	r2, [r7, #28]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	69b8      	ldr	r0, [r7, #24]
 8001d52:	f000 fa95 	bl	8002280 <HW_TS_RTC_Int_AppNot>
 8001d56:	e022      	b.n	8001d9e <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001d58:	f7ff fed2 	bl	8001b00 <RescheduleTimerList>
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f383 8810 	msr	PRIMASK, r3
}
 8001d66:	e01a      	b.n	8001d9e <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001d68:	bf00      	nop
 8001d6a:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f8      	beq.n	8001d6a <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d78:	4b0d      	ldr	r3, [pc, #52]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	4b0b      	ldr	r3, [pc, #44]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d88:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001d8c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d94:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f383 8810 	msr	PRIMASK, r3
}
 8001d9c:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d9e:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	22ff      	movs	r2, #255	@ 0xff
 8001da4:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001da6:	bf00      	nop
}
 8001da8:	3728      	adds	r7, #40	@ 0x28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200001cc 	.word	0x200001cc
 8001db4:	20000168 	.word	0x20000168
 8001db8:	200000d8 	.word	0x200000d8
 8001dbc:	20000170 	.word	0x20000170
 8001dc0:	58000800 	.word	0x58000800

08001dc4 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001dd0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f4c <HW_TS_Init+0x188>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	22ca      	movs	r2, #202	@ 0xca
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dd8:	4b5c      	ldr	r3, [pc, #368]	@ (8001f4c <HW_TS_Init+0x188>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2253      	movs	r2, #83	@ 0x53
 8001dde:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001de0:	4b5b      	ldr	r3, [pc, #364]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4a5a      	ldr	r2, [pc, #360]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001de6:	f043 0320 	orr.w	r3, r3, #32
 8001dea:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001dec:	4b58      	ldr	r3, [pc, #352]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f1c3 0304 	rsb	r3, r3, #4
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4b55      	ldr	r3, [pc, #340]	@ (8001f54 <HW_TS_Init+0x190>)
 8001e00:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001e02:	4b53      	ldr	r3, [pc, #332]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e0a:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001e0e:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	fa92 f2a2 	rbit	r2, r2
 8001e16:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	2a00      	cmp	r2, #0
 8001e20:	d101      	bne.n	8001e26 <HW_TS_Init+0x62>
  {
    return 32U;
 8001e22:	2220      	movs	r2, #32
 8001e24:	e003      	b.n	8001e2e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	fab2 f282 	clz	r2, r2
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	40d3      	lsrs	r3, r2
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	3301      	adds	r3, #1
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	4b48      	ldr	r3, [pc, #288]	@ (8001f58 <HW_TS_Init+0x194>)
 8001e38:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001e3a:	4b45      	ldr	r3, [pc, #276]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	4b44      	ldr	r3, [pc, #272]	@ (8001f5c <HW_TS_Init+0x198>)
 8001e4c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001e4e:	4b43      	ldr	r3, [pc, #268]	@ (8001f5c <HW_TS_Init+0x198>)
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	4a40      	ldr	r2, [pc, #256]	@ (8001f58 <HW_TS_Init+0x194>)
 8001e56:	7812      	ldrb	r2, [r2, #0]
 8001e58:	fb02 f303 	mul.w	r3, r2, r3
 8001e5c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001e60:	4a3c      	ldr	r2, [pc, #240]	@ (8001f54 <HW_TS_Init+0x190>)
 8001e62:	7812      	ldrb	r2, [r2, #0]
 8001e64:	40d3      	lsrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d904      	bls.n	8001e7c <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001e72:	4b3b      	ldr	r3, [pc, #236]	@ (8001f60 <HW_TS_Init+0x19c>)
 8001e74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e78:	801a      	strh	r2, [r3, #0]
 8001e7a:	e003      	b.n	8001e84 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	4b37      	ldr	r3, [pc, #220]	@ (8001f60 <HW_TS_Init+0x19c>)
 8001e82:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e84:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e88:	f7ff fb9c 	bl	80015c4 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e8c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e90:	f7ff fb84 	bl	800159c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d13d      	bne.n	8001f16 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001e9a:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <HW_TS_Init+0x1a0>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001ea0:	4b31      	ldr	r3, [pc, #196]	@ (8001f68 <HW_TS_Init+0x1a4>)
 8001ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea6:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	77fb      	strb	r3, [r7, #31]
 8001eac:	e00c      	b.n	8001ec8 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001eae:	7ffa      	ldrb	r2, [r7, #31]
 8001eb0:	492e      	ldr	r1, [pc, #184]	@ (8001f6c <HW_TS_Init+0x1a8>)
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	440b      	add	r3, r1
 8001ebc:	330c      	adds	r3, #12
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001ec2:	7ffb      	ldrb	r3, [r7, #31]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	77fb      	strb	r3, [r7, #31]
 8001ec8:	7ffb      	ldrb	r3, [r7, #31]
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d9ef      	bls.n	8001eae <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001ece:	4b28      	ldr	r3, [pc, #160]	@ (8001f70 <HW_TS_Init+0x1ac>)
 8001ed0:	2206      	movs	r2, #6
 8001ed2:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f4c <HW_TS_Init+0x188>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	4b1c      	ldr	r3, [pc, #112]	@ (8001f4c <HW_TS_Init+0x188>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ee2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001ee4:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <HW_TS_Init+0x188>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	4b17      	ldr	r3, [pc, #92]	@ (8001f4c <HW_TS_Init+0x188>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001ef4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f74 <HW_TS_Init+0x1b0>)
 8001ef8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001efc:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001efe:	2003      	movs	r0, #3
 8001f00:	f001 fbeb 	bl	80036da <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001f04:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	e009      	b.n	8001f2a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001f16:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001f24:	2003      	movs	r0, #3
 8001f26:	f001 fbca 	bl	80036be <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001f2a:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	22ff      	movs	r2, #255	@ 0xff
 8001f30:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001f32:	2200      	movs	r2, #0
 8001f34:	2103      	movs	r1, #3
 8001f36:	2003      	movs	r0, #3
 8001f38:	f001 fb7f 	bl	800363a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001f3c:	2003      	movs	r0, #3
 8001f3e:	f001 fb96 	bl	800366e <HAL_NVIC_EnableIRQ>

  return;
 8001f42:	bf00      	nop
}
 8001f44:	3720      	adds	r7, #32
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200001cc 	.word	0x200001cc
 8001f50:	40002800 	.word	0x40002800
 8001f54:	20000171 	.word	0x20000171
 8001f58:	20000172 	.word	0x20000172
 8001f5c:	20000174 	.word	0x20000174
 8001f60:	20000176 	.word	0x20000176
 8001f64:	20000170 	.word	0x20000170
 8001f68:	2000016c 	.word	0x2000016c
 8001f6c:	200000d8 	.word	0x200000d8
 8001f70:	20000168 	.word	0x20000168
 8001f74:	58000800 	.word	0x58000800

08001f78 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b08b      	sub	sp, #44	@ 0x2c
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	603b      	str	r3, [r7, #0]
 8001f84:	4613      	mov	r3, r2
 8001f86:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8001f92:	61fb      	str	r3, [r7, #28]
  return(result);
 8001f94:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001f96:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001f9c:	e004      	b.n	8001fa8 <HW_TS_Create+0x30>
  {
    loop++;
 8001f9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001fa8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fac:	2b05      	cmp	r3, #5
 8001fae:	d80c      	bhi.n	8001fca <HW_TS_Create+0x52>
 8001fb0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fb4:	492c      	ldr	r1, [pc, #176]	@ (8002068 <HW_TS_Create+0xf0>)
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	440b      	add	r3, r1
 8001fc0:	330c      	adds	r3, #12
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1e9      	bne.n	8001f9e <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d038      	beq.n	8002044 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001fd2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fd6:	4924      	ldr	r1, [pc, #144]	@ (8002068 <HW_TS_Create+0xf0>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	440b      	add	r3, r1
 8001fe2:	330c      	adds	r3, #12
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	f383 8810 	msr	PRIMASK, r3
}
 8001ff2:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001ff4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001ff8:	491b      	ldr	r1, [pc, #108]	@ (8002068 <HW_TS_Create+0xf0>)
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	440b      	add	r3, r1
 8002004:	3310      	adds	r3, #16
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 800200a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800200e:	4916      	ldr	r1, [pc, #88]	@ (8002068 <HW_TS_Create+0xf0>)
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	440b      	add	r3, r1
 800201a:	330d      	adds	r3, #13
 800201c:	79fa      	ldrb	r2, [r7, #7]
 800201e:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8002020:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002024:	4910      	ldr	r1, [pc, #64]	@ (8002068 <HW_TS_Create+0xf0>)
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	440b      	add	r3, r1
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800203a:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002042:	e008      	b.n	8002056 <HW_TS_Create+0xde>
 8002044:	6a3b      	ldr	r3, [r7, #32]
 8002046:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f383 8810 	msr	PRIMASK, r3
}
 800204e:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002050:	2301      	movs	r3, #1
 8002052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8002056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800205a:	4618      	mov	r0, r3
 800205c:	372c      	adds	r7, #44	@ 0x2c
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	200000d8 	.word	0x200000d8

0800206c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002076:	f3ef 8310 	mrs	r3, PRIMASK
 800207a:	60fb      	str	r3, [r7, #12]
  return(result);
 800207c:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800207e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002080:	b672      	cpsid	i
}
 8002082:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002084:	2003      	movs	r0, #3
 8002086:	f001 fb00 	bl	800368a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800208a:	4b34      	ldr	r3, [pc, #208]	@ (800215c <HW_TS_Stop+0xf0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	22ca      	movs	r2, #202	@ 0xca
 8002090:	625a      	str	r2, [r3, #36]	@ 0x24
 8002092:	4b32      	ldr	r3, [pc, #200]	@ (800215c <HW_TS_Stop+0xf0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2253      	movs	r2, #83	@ 0x53
 8002098:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800209a:	79fa      	ldrb	r2, [r7, #7]
 800209c:	4930      	ldr	r1, [pc, #192]	@ (8002160 <HW_TS_Stop+0xf4>)
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	440b      	add	r3, r1
 80020a8:	330c      	adds	r3, #12
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d142      	bne.n	8002138 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80020b2:	79fb      	ldrb	r3, [r7, #7]
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fc06 	bl	80018c8 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80020bc:	4b29      	ldr	r3, [pc, #164]	@ (8002164 <HW_TS_Stop+0xf8>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80020c2:	7cfb      	ldrb	r3, [r7, #19]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d12f      	bne.n	8002128 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80020c8:	4b27      	ldr	r3, [pc, #156]	@ (8002168 <HW_TS_Stop+0xfc>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020d4:	d107      	bne.n	80020e6 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80020d6:	bf00      	nop
 80020d8:	4b20      	ldr	r3, [pc, #128]	@ (800215c <HW_TS_Stop+0xf0>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f8      	bne.n	80020d8 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80020e6:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HW_TS_Stop+0xf0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <HW_TS_Stop+0xf0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020f4:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80020f6:	bf00      	nop
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <HW_TS_Stop+0xf0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f8      	beq.n	80020f8 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <HW_TS_Stop+0xf0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4b13      	ldr	r3, [pc, #76]	@ (800215c <HW_TS_Stop+0xf0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002116:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HW_TS_Stop+0x100>)
 800211a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800211e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002120:	2003      	movs	r0, #3
 8002122:	f001 fada 	bl	80036da <HAL_NVIC_ClearPendingIRQ>
 8002126:	e007      	b.n	8002138 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002128:	4b11      	ldr	r3, [pc, #68]	@ (8002170 <HW_TS_Stop+0x104>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	7cfa      	ldrb	r2, [r7, #19]
 8002130:	429a      	cmp	r2, r3
 8002132:	d001      	beq.n	8002138 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002134:	f7ff fce4 	bl	8001b00 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002138:	4b08      	ldr	r3, [pc, #32]	@ (800215c <HW_TS_Stop+0xf0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	22ff      	movs	r2, #255	@ 0xff
 800213e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002140:	2003      	movs	r0, #3
 8002142:	f001 fa94 	bl	800366e <HAL_NVIC_EnableIRQ>
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	f383 8810 	msr	PRIMASK, r3
}
 8002150:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002152:	bf00      	nop
}
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200001cc 	.word	0x200001cc
 8002160:	200000d8 	.word	0x200000d8
 8002164:	20000168 	.word	0x20000168
 8002168:	40002800 	.word	0x40002800
 800216c:	58000800 	.word	0x58000800
 8002170:	20000169 	.word	0x20000169

08002174 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	6039      	str	r1, [r7, #0]
 800217e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002180:	79fa      	ldrb	r2, [r7, #7]
 8002182:	493b      	ldr	r1, [pc, #236]	@ (8002270 <HW_TS_Start+0xfc>)
 8002184:	4613      	mov	r3, r2
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	4413      	add	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	440b      	add	r3, r1
 800218e:	330c      	adds	r3, #12
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d103      	bne.n	80021a0 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002198:	79fb      	ldrb	r3, [r7, #7]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff ff66 	bl	800206c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021a0:	f3ef 8310 	mrs	r3, PRIMASK
 80021a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80021a6:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80021a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80021aa:	b672      	cpsid	i
}
 80021ac:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80021ae:	2003      	movs	r0, #3
 80021b0:	f001 fa6b 	bl	800368a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80021b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002274 <HW_TS_Start+0x100>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	22ca      	movs	r2, #202	@ 0xca
 80021ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80021bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002274 <HW_TS_Start+0x100>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2253      	movs	r2, #83	@ 0x53
 80021c2:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80021c4:	79fa      	ldrb	r2, [r7, #7]
 80021c6:	492a      	ldr	r1, [pc, #168]	@ (8002270 <HW_TS_Start+0xfc>)
 80021c8:	4613      	mov	r3, r2
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	4413      	add	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	440b      	add	r3, r1
 80021d2:	330c      	adds	r3, #12
 80021d4:	2202      	movs	r2, #2
 80021d6:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80021d8:	79fa      	ldrb	r2, [r7, #7]
 80021da:	4925      	ldr	r1, [pc, #148]	@ (8002270 <HW_TS_Start+0xfc>)
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	440b      	add	r3, r1
 80021e6:	3308      	adds	r3, #8
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80021ec:	79fa      	ldrb	r2, [r7, #7]
 80021ee:	4920      	ldr	r1, [pc, #128]	@ (8002270 <HW_TS_Start+0xfc>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	4413      	add	r3, r2
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	440b      	add	r3, r1
 80021fa:	3304      	adds	r3, #4
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff fab6 	bl	8001774 <linkTimer>
 8002208:	4603      	mov	r3, r0
 800220a:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800220c:	4b1a      	ldr	r3, [pc, #104]	@ (8002278 <HW_TS_Start+0x104>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002212:	4b1a      	ldr	r3, [pc, #104]	@ (800227c <HW_TS_Start+0x108>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	7c7a      	ldrb	r2, [r7, #17]
 800221a:	429a      	cmp	r2, r3
 800221c:	d002      	beq.n	8002224 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 800221e:	f7ff fc6f 	bl	8001b00 <RescheduleTimerList>
 8002222:	e013      	b.n	800224c <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002224:	79fa      	ldrb	r2, [r7, #7]
 8002226:	4912      	ldr	r1, [pc, #72]	@ (8002270 <HW_TS_Start+0xfc>)
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	440b      	add	r3, r1
 8002232:	3308      	adds	r3, #8
 8002234:	6819      	ldr	r1, [r3, #0]
 8002236:	8a7b      	ldrh	r3, [r7, #18]
 8002238:	79fa      	ldrb	r2, [r7, #7]
 800223a:	1ac9      	subs	r1, r1, r3
 800223c:	480c      	ldr	r0, [pc, #48]	@ (8002270 <HW_TS_Start+0xfc>)
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4403      	add	r3, r0
 8002248:	3308      	adds	r3, #8
 800224a:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800224c:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <HW_TS_Start+0x100>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	22ff      	movs	r2, #255	@ 0xff
 8002252:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002254:	2003      	movs	r0, #3
 8002256:	f001 fa0a 	bl	800366e <HAL_NVIC_EnableIRQ>
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	f383 8810 	msr	PRIMASK, r3
}
 8002264:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002266:	bf00      	nop
}
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200000d8 	.word	0x200000d8
 8002274:	200001cc 	.word	0x200001cc
 8002278:	20000168 	.word	0x20000168
 800227c:	20000169 	.word	0x20000169

08002280 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	460b      	mov	r3, r1
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4798      	blx	r3

  return;
 8002292:	bf00      	nop
}
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607b      	str	r3, [r7, #4]
 80022a6:	4603      	mov	r3, r0
 80022a8:	73fb      	strb	r3, [r7, #15]
 80022aa:	4613      	mov	r3, r2
 80022ac:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 80022b2:	2300      	movs	r3, #0
 80022b4:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10e      	bne.n	80022da <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 80022bc:	4a17      	ldr	r2, [pc, #92]	@ (800231c <HW_UART_Transmit_DMA+0x80>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 80022c2:	4b17      	ldr	r3, [pc, #92]	@ (8002320 <HW_UART_Transmit_DMA+0x84>)
 80022c4:	4a17      	ldr	r2, [pc, #92]	@ (8002324 <HW_UART_Transmit_DMA+0x88>)
 80022c6:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80022c8:	89bb      	ldrh	r3, [r7, #12]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68b9      	ldr	r1, [r7, #8]
 80022ce:	4814      	ldr	r0, [pc, #80]	@ (8002320 <HW_UART_Transmit_DMA+0x84>)
 80022d0:	f005 fe3c 	bl	8007f4c <HAL_UART_Transmit_DMA>
 80022d4:	4603      	mov	r3, r0
 80022d6:	75fb      	strb	r3, [r7, #23]
            break;
 80022d8:	e000      	b.n	80022dc <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 80022da:	bf00      	nop
    }

    switch (hal_status)
 80022dc:	7dfb      	ldrb	r3, [r7, #23]
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d816      	bhi.n	8002310 <HW_UART_Transmit_DMA+0x74>
 80022e2:	a201      	add	r2, pc, #4	@ (adr r2, 80022e8 <HW_UART_Transmit_DMA+0x4c>)
 80022e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e8:	080022f9 	.word	0x080022f9
 80022ec:	080022ff 	.word	0x080022ff
 80022f0:	08002305 	.word	0x08002305
 80022f4:	0800230b 	.word	0x0800230b
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 80022f8:	2300      	movs	r3, #0
 80022fa:	75bb      	strb	r3, [r7, #22]
            break;
 80022fc:	e009      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 80022fe:	2301      	movs	r3, #1
 8002300:	75bb      	strb	r3, [r7, #22]
            break;
 8002302:	e006      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002304:	2302      	movs	r3, #2
 8002306:	75bb      	strb	r3, [r7, #22]
            break;
 8002308:	e003      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800230a:	2303      	movs	r3, #3
 800230c:	75bb      	strb	r3, [r7, #22]
            break;
 800230e:	e000      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 8002310:	bf00      	nop
    }

    return hw_status;
 8002312:	7dbb      	ldrb	r3, [r7, #22]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000178 	.word	0x20000178
 8002320:	200001f0 	.word	0x200001f0
 8002324:	40013800 	.word	0x40013800

08002328 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_UART_TxCpltCallback+0x34>)
 8002338:	429a      	cmp	r2, r3
 800233a:	d107      	bne.n	800234c <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_UART_TxCpltCallback+0x38>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_UART_TxCpltCallback+0x38>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4798      	blx	r3
            }
            break;
 800234a:	e001      	b.n	8002350 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 800234c:	bf00      	nop
 800234e:	e000      	b.n	8002352 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002350:	bf00      	nop
    }

    return;
 8002352:	bf00      	nop
}
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40013800 	.word	0x40013800
 8002360:	20000178 	.word	0x20000178

08002364 <ism330_Init>:

extern I2C_HandleTypeDef hi2c3;


HAL_StatusTypeDef ism330_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;

    // CTRL3_C: Enable Block Data Update (BDU) and auto-increment
    uint8_t ctrl3_c = 0x44;  // BDU = 1 (bit6), IF_INC = 1 (bit2)
 800236a:	2344      	movs	r3, #68	@ 0x44
 800236c:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL3_C,
 800236e:	2364      	movs	r3, #100	@ 0x64
 8002370:	9302      	str	r3, [sp, #8]
 8002372:	2301      	movs	r3, #1
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	1dbb      	adds	r3, r7, #6
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2301      	movs	r3, #1
 800237c:	2212      	movs	r2, #18
 800237e:	21d7      	movs	r1, #215	@ 0xd7
 8002380:	481c      	ldr	r0, [pc, #112]	@ (80023f4 <ism330_Init+0x90>)
 8002382:	f001 ff55 	bl	8004230 <HAL_I2C_Mem_Write>
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl3_c, 1, 100);
    if (ret != HAL_OK) return ret;
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <ism330_Init+0x30>
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	e02a      	b.n	80023ea <ism330_Init+0x86>

    // CTRL1_XL: Accelerometer ODR = 104 Hz, FS = ±2g
    uint8_t ctrl1_xl = 0x40; // ODR_XL = 104 Hz (0100), FS = ±2g (00)
 8002394:	2340      	movs	r3, #64	@ 0x40
 8002396:	717b      	strb	r3, [r7, #5]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL1_XL,
 8002398:	2364      	movs	r3, #100	@ 0x64
 800239a:	9302      	str	r3, [sp, #8]
 800239c:	2301      	movs	r3, #1
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	1d7b      	adds	r3, r7, #5
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	2301      	movs	r3, #1
 80023a6:	2210      	movs	r2, #16
 80023a8:	21d7      	movs	r1, #215	@ 0xd7
 80023aa:	4812      	ldr	r0, [pc, #72]	@ (80023f4 <ism330_Init+0x90>)
 80023ac:	f001 ff40 	bl	8004230 <HAL_I2C_Mem_Write>
 80023b0:	4603      	mov	r3, r0
 80023b2:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl1_xl, 1, 100);
    if (ret != HAL_OK) return ret;
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <ism330_Init+0x5a>
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	e015      	b.n	80023ea <ism330_Init+0x86>

    // CTRL2_G: Gyroscope ODR = 104 Hz, FS = ±250 dps
    uint8_t ctrl2_g = 0x40;  // ODR_G = 104 Hz (0100), FS = ±250 dps (00)
 80023be:	2340      	movs	r3, #64	@ 0x40
 80023c0:	713b      	strb	r3, [r7, #4]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL2_G,
 80023c2:	2364      	movs	r3, #100	@ 0x64
 80023c4:	9302      	str	r3, [sp, #8]
 80023c6:	2301      	movs	r3, #1
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	1d3b      	adds	r3, r7, #4
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	2301      	movs	r3, #1
 80023d0:	2211      	movs	r2, #17
 80023d2:	21d7      	movs	r1, #215	@ 0xd7
 80023d4:	4807      	ldr	r0, [pc, #28]	@ (80023f4 <ism330_Init+0x90>)
 80023d6:	f001 ff2b 	bl	8004230 <HAL_I2C_Mem_Write>
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl2_g, 1, 100);
    if (ret != HAL_OK) return ret;
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <ism330_Init+0x84>
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	e000      	b.n	80023ea <ism330_Init+0x86>

    return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000348 	.word	0x20000348

080023f8 <ism330_ReadIMU>:
}


// Buffer to hold raw IMU data
int16_t* ism330_ReadIMU(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b088      	sub	sp, #32
 80023fc:	af04      	add	r7, sp, #16
    static int16_t imu_data[6];  // [accX, accY, accZ, gyroX, gyroY, gyroZ]
    uint8_t raw_data[12];        // 6 bytes each for gyro and accel
    HAL_StatusTypeDef ret;

    // Read 12 bytes starting from OUTX_L_G (gyro) to OUTZ_H_A (accel)
    ret = HAL_I2C_Mem_Read(&hi2c3, ISM330_I2C_ADD, ISM330_OUTX_L_G,
 80023fe:	2364      	movs	r3, #100	@ 0x64
 8002400:	9302      	str	r3, [sp, #8]
 8002402:	230c      	movs	r3, #12
 8002404:	9301      	str	r3, [sp, #4]
 8002406:	463b      	mov	r3, r7
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	2301      	movs	r3, #1
 800240c:	2222      	movs	r2, #34	@ 0x22
 800240e:	21d7      	movs	r1, #215	@ 0xd7
 8002410:	4822      	ldr	r0, [pc, #136]	@ (800249c <ism330_ReadIMU+0xa4>)
 8002412:	f002 f821 	bl	8004458 <HAL_I2C_Mem_Read>
 8002416:	4603      	mov	r3, r0
 8002418:	73fb      	strb	r3, [r7, #15]
                           I2C_MEMADD_SIZE_8BIT, raw_data, 12, 100);
    if (ret != HAL_OK) {
 800241a:	7bfb      	ldrb	r3, [r7, #15]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <ism330_ReadIMU+0x2c>
        return NULL;  // Error reading IMU
 8002420:	2300      	movs	r3, #0
 8002422:	e036      	b.n	8002492 <ism330_ReadIMU+0x9a>
    }

    // Parse gyro data (first 6 bytes)
    imu_data[3] = (int16_t)(raw_data[1] << 8 | raw_data[0]);  // gyroX
 8002424:	787b      	ldrb	r3, [r7, #1]
 8002426:	021b      	lsls	r3, r3, #8
 8002428:	b21a      	sxth	r2, r3
 800242a:	783b      	ldrb	r3, [r7, #0]
 800242c:	b21b      	sxth	r3, r3
 800242e:	4313      	orrs	r3, r2
 8002430:	b21a      	sxth	r2, r3
 8002432:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 8002434:	80da      	strh	r2, [r3, #6]
    imu_data[4] = (int16_t)(raw_data[3] << 8 | raw_data[2]);  // gyroY
 8002436:	78fb      	ldrb	r3, [r7, #3]
 8002438:	021b      	lsls	r3, r3, #8
 800243a:	b21a      	sxth	r2, r3
 800243c:	78bb      	ldrb	r3, [r7, #2]
 800243e:	b21b      	sxth	r3, r3
 8002440:	4313      	orrs	r3, r2
 8002442:	b21a      	sxth	r2, r3
 8002444:	4b16      	ldr	r3, [pc, #88]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 8002446:	811a      	strh	r2, [r3, #8]
    imu_data[5] = (int16_t)(raw_data[5] << 8 | raw_data[4]);  // gyroZ
 8002448:	797b      	ldrb	r3, [r7, #5]
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	b21a      	sxth	r2, r3
 800244e:	793b      	ldrb	r3, [r7, #4]
 8002450:	b21b      	sxth	r3, r3
 8002452:	4313      	orrs	r3, r2
 8002454:	b21a      	sxth	r2, r3
 8002456:	4b12      	ldr	r3, [pc, #72]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 8002458:	815a      	strh	r2, [r3, #10]

    // Parse accel data (next 6 bytes)
    imu_data[0] = (int16_t)(raw_data[7] << 8 | raw_data[6]);  // accX
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	021b      	lsls	r3, r3, #8
 800245e:	b21a      	sxth	r2, r3
 8002460:	79bb      	ldrb	r3, [r7, #6]
 8002462:	b21b      	sxth	r3, r3
 8002464:	4313      	orrs	r3, r2
 8002466:	b21a      	sxth	r2, r3
 8002468:	4b0d      	ldr	r3, [pc, #52]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 800246a:	801a      	strh	r2, [r3, #0]
    imu_data[1] = (int16_t)(raw_data[9] << 8 | raw_data[8]);  // accY
 800246c:	7a7b      	ldrb	r3, [r7, #9]
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	b21a      	sxth	r2, r3
 8002472:	7a3b      	ldrb	r3, [r7, #8]
 8002474:	b21b      	sxth	r3, r3
 8002476:	4313      	orrs	r3, r2
 8002478:	b21a      	sxth	r2, r3
 800247a:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 800247c:	805a      	strh	r2, [r3, #2]
    imu_data[2] = (int16_t)(raw_data[11] << 8 | raw_data[10]); // accZ
 800247e:	7afb      	ldrb	r3, [r7, #11]
 8002480:	021b      	lsls	r3, r3, #8
 8002482:	b21a      	sxth	r2, r3
 8002484:	7abb      	ldrb	r3, [r7, #10]
 8002486:	b21b      	sxth	r3, r3
 8002488:	4313      	orrs	r3, r2
 800248a:	b21a      	sxth	r2, r3
 800248c:	4b04      	ldr	r3, [pc, #16]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 800248e:	809a      	strh	r2, [r3, #4]

    return imu_data;
 8002490:	4b03      	ldr	r3, [pc, #12]	@ (80024a0 <ism330_ReadIMU+0xa8>)
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000348 	.word	0x20000348
 80024a0:	2000017c 	.word	0x2000017c

080024a4 <lis3mdl_Init>:


extern I2C_HandleTypeDef hi2c3;

HAL_StatusTypeDef lis3mdl_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;

    // CTRL_REG1: Temp enable = 0, Ultra-high-performance XY, ODR = 80 Hz
    uint8_t ctrl_reg1 = 0x70;  // 0b01110000
 80024aa:	2370      	movs	r3, #112	@ 0x70
 80024ac:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG1,
 80024ae:	2364      	movs	r3, #100	@ 0x64
 80024b0:	9302      	str	r3, [sp, #8]
 80024b2:	2301      	movs	r3, #1
 80024b4:	9301      	str	r3, [sp, #4]
 80024b6:	1dbb      	adds	r3, r7, #6
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	2301      	movs	r3, #1
 80024bc:	2220      	movs	r2, #32
 80024be:	213c      	movs	r1, #60	@ 0x3c
 80024c0:	481c      	ldr	r0, [pc, #112]	@ (8002534 <lis3mdl_Init+0x90>)
 80024c2:	f001 feb5 	bl	8004230 <HAL_I2C_Mem_Write>
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg1, 1, 100);
    if (ret != HAL_OK) return ret;
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <lis3mdl_Init+0x30>
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	e02a      	b.n	800252a <lis3mdl_Init+0x86>

    // CTRL_REG2: FS = ±4 gauss (00)
    uint8_t ctrl_reg2 = 0x00;
 80024d4:	2300      	movs	r3, #0
 80024d6:	717b      	strb	r3, [r7, #5]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG2,
 80024d8:	2364      	movs	r3, #100	@ 0x64
 80024da:	9302      	str	r3, [sp, #8]
 80024dc:	2301      	movs	r3, #1
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	1d7b      	adds	r3, r7, #5
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	2301      	movs	r3, #1
 80024e6:	2221      	movs	r2, #33	@ 0x21
 80024e8:	213c      	movs	r1, #60	@ 0x3c
 80024ea:	4812      	ldr	r0, [pc, #72]	@ (8002534 <lis3mdl_Init+0x90>)
 80024ec:	f001 fea0 	bl	8004230 <HAL_I2C_Mem_Write>
 80024f0:	4603      	mov	r3, r0
 80024f2:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg2, 1, 100);
    if (ret != HAL_OK) return ret;
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <lis3mdl_Init+0x5a>
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	e015      	b.n	800252a <lis3mdl_Init+0x86>

    // CTRL_REG3: Continuous-conversion mode
    uint8_t ctrl_reg3 = 0x00;
 80024fe:	2300      	movs	r3, #0
 8002500:	713b      	strb	r3, [r7, #4]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG3,
 8002502:	2364      	movs	r3, #100	@ 0x64
 8002504:	9302      	str	r3, [sp, #8]
 8002506:	2301      	movs	r3, #1
 8002508:	9301      	str	r3, [sp, #4]
 800250a:	1d3b      	adds	r3, r7, #4
 800250c:	9300      	str	r3, [sp, #0]
 800250e:	2301      	movs	r3, #1
 8002510:	2222      	movs	r2, #34	@ 0x22
 8002512:	213c      	movs	r1, #60	@ 0x3c
 8002514:	4807      	ldr	r0, [pc, #28]	@ (8002534 <lis3mdl_Init+0x90>)
 8002516:	f001 fe8b 	bl	8004230 <HAL_I2C_Mem_Write>
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg3, 1, 100);
    if (ret != HAL_OK) return ret;
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <lis3mdl_Init+0x84>
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	e000      	b.n	800252a <lis3mdl_Init+0x86>

    return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000348 	.word	0x20000348

08002538 <lis3mdl_ReadMag>:

    return (int32_t)id;  // Should return 0x3D
}

int16_t* lis3mdl_ReadMag(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af04      	add	r7, sp, #16
    static int16_t mag_data[3];  // [magX, magY, magZ]
    uint8_t raw_data[6];
    HAL_StatusTypeDef ret;

    // Read 6 bytes starting from OUTX_L
    ret = HAL_I2C_Mem_Read(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_OUTX_L,
 800253e:	2364      	movs	r3, #100	@ 0x64
 8002540:	9302      	str	r3, [sp, #8]
 8002542:	2306      	movs	r3, #6
 8002544:	9301      	str	r3, [sp, #4]
 8002546:	463b      	mov	r3, r7
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	2301      	movs	r3, #1
 800254c:	2228      	movs	r2, #40	@ 0x28
 800254e:	213c      	movs	r1, #60	@ 0x3c
 8002550:	4814      	ldr	r0, [pc, #80]	@ (80025a4 <lis3mdl_ReadMag+0x6c>)
 8002552:	f001 ff81 	bl	8004458 <HAL_I2C_Mem_Read>
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, raw_data, 6, 100);
    if (ret != HAL_OK) {
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <lis3mdl_ReadMag+0x2c>
        return NULL;
 8002560:	2300      	movs	r3, #0
 8002562:	e01b      	b.n	800259c <lis3mdl_ReadMag+0x64>
    }

    mag_data[0] = (int16_t)(raw_data[1] << 8 | raw_data[0]);  // X
 8002564:	787b      	ldrb	r3, [r7, #1]
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	b21a      	sxth	r2, r3
 800256a:	783b      	ldrb	r3, [r7, #0]
 800256c:	b21b      	sxth	r3, r3
 800256e:	4313      	orrs	r3, r2
 8002570:	b21a      	sxth	r2, r3
 8002572:	4b0d      	ldr	r3, [pc, #52]	@ (80025a8 <lis3mdl_ReadMag+0x70>)
 8002574:	801a      	strh	r2, [r3, #0]
    mag_data[1] = (int16_t)(raw_data[3] << 8 | raw_data[2]);  // Y
 8002576:	78fb      	ldrb	r3, [r7, #3]
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	b21a      	sxth	r2, r3
 800257c:	78bb      	ldrb	r3, [r7, #2]
 800257e:	b21b      	sxth	r3, r3
 8002580:	4313      	orrs	r3, r2
 8002582:	b21a      	sxth	r2, r3
 8002584:	4b08      	ldr	r3, [pc, #32]	@ (80025a8 <lis3mdl_ReadMag+0x70>)
 8002586:	805a      	strh	r2, [r3, #2]
    mag_data[2] = (int16_t)(raw_data[5] << 8 | raw_data[4]);  // Z
 8002588:	797b      	ldrb	r3, [r7, #5]
 800258a:	021b      	lsls	r3, r3, #8
 800258c:	b21a      	sxth	r2, r3
 800258e:	793b      	ldrb	r3, [r7, #4]
 8002590:	b21b      	sxth	r3, r3
 8002592:	4313      	orrs	r3, r2
 8002594:	b21a      	sxth	r2, r3
 8002596:	4b04      	ldr	r3, [pc, #16]	@ (80025a8 <lis3mdl_ReadMag+0x70>)
 8002598:	809a      	strh	r2, [r3, #4]

    return mag_data;
 800259a:	4b03      	ldr	r3, [pc, #12]	@ (80025a8 <lis3mdl_ReadMag+0x70>)
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000348 	.word	0x20000348
 80025a8:	20000188 	.word	0x20000188

080025ac <LL_RCC_LSE_SetDriveCapability>:
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80025b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025bc:	f023 0218 	bic.w	r2, r3, #24
 80025c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80025e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80025f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4013      	ands	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025fc:	68fb      	ldr	r3, [r7, #12]
}
 80025fe:	bf00      	nop
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002616:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002618:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4313      	orrs	r3, r2
 8002620:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002626:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4013      	ands	r3, r2
 800262c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800262e:	68fb      	ldr	r3, [r7, #12]
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002644:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002648:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800264a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4313      	orrs	r3, r2
 8002652:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002658:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4013      	ands	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002660:	68fb      	ldr	r3, [r7, #12]
}
 8002662:	bf00      	nop
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800266e:	b480      	push	{r7}
 8002670:	b085      	sub	sp, #20
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002676:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800267a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800267c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4313      	orrs	r3, r2
 8002684:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800268a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4013      	ands	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002692:	68fb      	ldr	r3, [r7, #12]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <LL_RTC_EnableWriteProtection>:
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	22ff      	movs	r2, #255	@ 0xff
 80026ac:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <LL_RTC_DisableWriteProtection>:
{
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	22ca      	movs	r2, #202	@ 0xca
 80026c6:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2253      	movs	r2, #83	@ 0x53
 80026cc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr

080026da <LL_RTC_WAKEUP_SetClock>:
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f023 0207 	bic.w	r2, r3, #7
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	609a      	str	r2, [r3, #8]
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002704:	f000 fdcc 	bl	80032a0 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002708:	f7fe fcfc 	bl	8001104 <MX_APPE_Config>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800270c:	f000 f824 	bl	8002758 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002710:	f000 f87e 	bl	8002810 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002714:	f000 f89c 	bl	8002850 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 8002718:	f000 faae 	bl	8002c78 <PeriphClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800271c:	f000 f9bc 	bl	8002a98 <MX_GPIO_Init>
  my_MX_SPI1_Init();
 8002720:	f000 f966 	bl	80029f0 <my_MX_SPI1_Init>
  MX_I2C3_Init();
 8002724:	f000 f932 	bl	800298c <MX_I2C3_Init>
  MX_DMA_Init();
 8002728:	f000 f9a4 	bl	8002a74 <MX_DMA_Init>
  MX_RTC_Init();
 800272c:	f000 f8ac 	bl	8002888 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002730:	f000 f8de 	bl	80028f0 <MX_USART1_UART_Init>
  MX_RF_Init();
 8002734:	f000 f8a0 	bl	8002878 <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  MX_TIM2_Init();
 8002738:	f000 faa6 	bl	8002c88 <MX_TIM2_Init>
  MX_TIM17_Init();
 800273c:	f000 fae2 	bl	8002d04 <MX_TIM17_Init>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002740:	f7fe fcee 	bl	8001120 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ADS1299_Init();
 8002744:	f7fe f9d2 	bl	8000aec <ADS1299_Init>
  ism330_Init();
 8002748:	f7ff fe0c 	bl	8002364 <ism330_Init>
  lis3mdl_Init();
 800274c:	f7ff feaa 	bl	80024a4 <lis3mdl_Init>

  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002750:	f7fe fec5 	bl	80014de <MX_APPE_Process>
 8002754:	e7fc      	b.n	8002750 <main+0x50>
	...

08002758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b09a      	sub	sp, #104	@ 0x68
 800275c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800275e:	f107 0320 	add.w	r3, r7, #32
 8002762:	2248      	movs	r2, #72	@ 0x48
 8002764:	2100      	movs	r1, #0
 8002766:	4618      	mov	r0, r3
 8002768:	f00c f8cc 	bl	800e904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800276c:	1d3b      	adds	r3, r7, #4
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]
 8002772:	605a      	str	r2, [r3, #4]
 8002774:	609a      	str	r2, [r3, #8]
 8002776:	60da      	str	r2, [r3, #12]
 8002778:	611a      	str	r2, [r3, #16]
 800277a:	615a      	str	r2, [r3, #20]
 800277c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800277e:	f002 facd 	bl	8004d1c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8002782:	2010      	movs	r0, #16
 8002784:	f7ff ff12 	bl	80025ac <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002788:	4b20      	ldr	r3, [pc, #128]	@ (800280c <SystemClock_Config+0xb4>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002790:	4a1e      	ldr	r2, [pc, #120]	@ (800280c <SystemClock_Config+0xb4>)
 8002792:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002796:	6013      	str	r3, [r2, #0]
 8002798:	4b1c      	ldr	r3, [pc, #112]	@ (800280c <SystemClock_Config+0xb4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027a0:	603b      	str	r3, [r7, #0]
 80027a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80027a4:	2307      	movs	r3, #7
 80027a6:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80027ae:	2301      	movs	r3, #1
 80027b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80027b8:	2340      	movs	r3, #64	@ 0x40
 80027ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80027bc:	2300      	movs	r3, #0
 80027be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027c0:	f107 0320 	add.w	r3, r7, #32
 80027c4:	4618      	mov	r0, r3
 80027c6:	f002 fe3d 	bl	8005444 <HAL_RCC_OscConfig>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80027d0:	f000 fb2c 	bl	8002e2c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80027d4:	236f      	movs	r3, #111	@ 0x6f
 80027d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80027d8:	2302      	movs	r3, #2
 80027da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80027e8:	2300      	movs	r3, #0
 80027ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80027ec:	2300      	movs	r3, #0
 80027ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80027f0:	1d3b      	adds	r3, r7, #4
 80027f2:	2101      	movs	r1, #1
 80027f4:	4618      	mov	r0, r3
 80027f6:	f003 f999 	bl	8005b2c <HAL_RCC_ClockConfig>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002800:	f000 fb14 	bl	8002e2c <Error_Handler>
  }
}
 8002804:	bf00      	nop
 8002806:	3768      	adds	r7, #104	@ 0x68
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	58000400 	.word	0x58000400

08002810 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b094      	sub	sp, #80	@ 0x50
 8002814:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002816:	463b      	mov	r3, r7
 8002818:	2250      	movs	r2, #80	@ 0x50
 800281a:	2100      	movs	r1, #0
 800281c:	4618      	mov	r0, r3
 800281e:	f00c f871 	bl	800e904 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002822:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002826:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002828:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800282c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 800282e:	2302      	movs	r3, #2
 8002830:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8002832:	2300      	movs	r3, #0
 8002834:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002836:	463b      	mov	r3, r7
 8002838:	4618      	mov	r0, r3
 800283a:	f003 fdb4 	bl	80063a6 <HAL_RCCEx_PeriphCLKConfig>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002844:	f000 faf2 	bl	8002e2c <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 8002848:	bf00      	nop
 800284a:	3750      	adds	r7, #80	@ 0x50
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002854:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <MX_IPCC_Init+0x20>)
 8002856:	4a07      	ldr	r2, [pc, #28]	@ (8002874 <MX_IPCC_Init+0x24>)
 8002858:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800285a:	4805      	ldr	r0, [pc, #20]	@ (8002870 <MX_IPCC_Init+0x20>)
 800285c:	f002 f9d8 	bl	8004c10 <HAL_IPCC_Init>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002866:	f000 fae1 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000190 	.word	0x20000190
 8002874:	58000c00 	.word	0x58000c00

08002878 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800287c:	bf00      	nop
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
	...

08002888 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800288c:	4b16      	ldr	r3, [pc, #88]	@ (80028e8 <MX_RTC_Init+0x60>)
 800288e:	4a17      	ldr	r2, [pc, #92]	@ (80028ec <MX_RTC_Init+0x64>)
 8002890:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002892:	4b15      	ldr	r3, [pc, #84]	@ (80028e8 <MX_RTC_Init+0x60>)
 8002894:	2200      	movs	r2, #0
 8002896:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002898:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <MX_RTC_Init+0x60>)
 800289a:	220f      	movs	r2, #15
 800289c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800289e:	4b12      	ldr	r3, [pc, #72]	@ (80028e8 <MX_RTC_Init+0x60>)
 80028a0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80028a4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80028a6:	4b10      	ldr	r3, [pc, #64]	@ (80028e8 <MX_RTC_Init+0x60>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80028ac:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <MX_RTC_Init+0x60>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80028b2:	4b0d      	ldr	r3, [pc, #52]	@ (80028e8 <MX_RTC_Init+0x60>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80028b8:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <MX_RTC_Init+0x60>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80028be:	480a      	ldr	r0, [pc, #40]	@ (80028e8 <MX_RTC_Init+0x60>)
 80028c0:	f003 fff8 	bl	80068b4 <HAL_RTC_Init>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80028ca:	f000 faaf 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80028ce:	4807      	ldr	r0, [pc, #28]	@ (80028ec <MX_RTC_Init+0x64>)
 80028d0:	f7ff fef3 	bl	80026ba <LL_RTC_DisableWriteProtection>
  
  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80028d4:	2100      	movs	r1, #0
 80028d6:	4805      	ldr	r0, [pc, #20]	@ (80028ec <MX_RTC_Init+0x64>)
 80028d8:	f7ff feff 	bl	80026da <LL_RTC_WAKEUP_SetClock>
  
  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80028dc:	4803      	ldr	r0, [pc, #12]	@ (80028ec <MX_RTC_Init+0x64>)
 80028de:	f7ff fedf 	bl	80026a0 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	200001cc 	.word	0x200001cc
 80028ec:	40002800 	.word	0x40002800

080028f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028f4:	4b23      	ldr	r3, [pc, #140]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 80028f6:	4a24      	ldr	r2, [pc, #144]	@ (8002988 <MX_USART1_UART_Init+0x98>)
 80028f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028fa:	4b22      	ldr	r3, [pc, #136]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 80028fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002900:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002902:	4b20      	ldr	r3, [pc, #128]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002904:	2200      	movs	r2, #0
 8002906:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002908:	4b1e      	ldr	r3, [pc, #120]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 800290a:	2200      	movs	r2, #0
 800290c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800290e:	4b1d      	ldr	r3, [pc, #116]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002910:	2200      	movs	r2, #0
 8002912:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002914:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002916:	220c      	movs	r2, #12
 8002918:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800291a:	4b1a      	ldr	r3, [pc, #104]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 800291c:	2200      	movs	r2, #0
 800291e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002920:	4b18      	ldr	r3, [pc, #96]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002922:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002926:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002928:	4b16      	ldr	r3, [pc, #88]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 800292a:	2200      	movs	r2, #0
 800292c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800292e:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002930:	2200      	movs	r2, #0
 8002932:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002934:	4b13      	ldr	r3, [pc, #76]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002936:	2200      	movs	r2, #0
 8002938:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800293a:	4812      	ldr	r0, [pc, #72]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 800293c:	f005 fab6 	bl	8007eac <HAL_UART_Init>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <MX_USART1_UART_Init+0x5a>
  {
	Error_Handler();
 8002946:	f000 fa71 	bl	8002e2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800294a:	2100      	movs	r1, #0
 800294c:	480d      	ldr	r0, [pc, #52]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 800294e:	f006 fc9a 	bl	8009286 <HAL_UARTEx_SetTxFifoThreshold>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <MX_USART1_UART_Init+0x6c>
  {
	Error_Handler();
 8002958:	f000 fa68 	bl	8002e2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800295c:	2100      	movs	r1, #0
 800295e:	4809      	ldr	r0, [pc, #36]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002960:	f006 fccf 	bl	8009302 <HAL_UARTEx_SetRxFifoThreshold>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_USART1_UART_Init+0x7e>
  {
	Error_Handler();
 800296a:	f000 fa5f 	bl	8002e2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800296e:	4805      	ldr	r0, [pc, #20]	@ (8002984 <MX_USART1_UART_Init+0x94>)
 8002970:	f006 fc50 	bl	8009214 <HAL_UARTEx_DisableFifoMode>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <MX_USART1_UART_Init+0x8e>
  {
	Error_Handler();
 800297a:	f000 fa57 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	200001f0 	.word	0x200001f0
 8002988:	40013800 	.word	0x40013800

0800298c <MX_I2C3_Init>:

// I2C3 initialization function
void MX_I2C3_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0

	/* SPI1 clock enable */
	__HAL_RCC_I2C3_CLK_ENABLE();
 8002990:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002994:	f7ff fe52 	bl	800263c <LL_APB1_GRP1_EnableClock>


	hi2c3.Instance = I2C3;
 8002998:	4b12      	ldr	r3, [pc, #72]	@ (80029e4 <MX_I2C3_Init+0x58>)
 800299a:	4a13      	ldr	r2, [pc, #76]	@ (80029e8 <MX_I2C3_Init+0x5c>)
 800299c:	601a      	str	r2, [r3, #0]
	//hi2c3.Init.Timing = 0x00707CBB;
	  hi2c3.Init.Timing = 0x0060112F;
 800299e:	4b11      	ldr	r3, [pc, #68]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029a0:	4a12      	ldr	r2, [pc, #72]	@ (80029ec <MX_I2C3_Init+0x60>)
 80029a2:	605a      	str	r2, [r3, #4]
	  hi2c3.Init.OwnAddress1 = 0;
 80029a4:	4b0f      	ldr	r3, [pc, #60]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
	  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029aa:	4b0e      	ldr	r3, [pc, #56]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029ac:	2201      	movs	r2, #1
 80029ae:	60da      	str	r2, [r3, #12]
	  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029b0:	4b0c      	ldr	r3, [pc, #48]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	611a      	str	r2, [r3, #16]
	  hi2c3.Init.OwnAddress2 = 0;
 80029b6:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	615a      	str	r2, [r3, #20]
	  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029bc:	4b09      	ldr	r3, [pc, #36]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029be:	2200      	movs	r2, #0
 80029c0:	619a      	str	r2, [r3, #24]
	  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029c2:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	61da      	str	r2, [r3, #28]
	  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029c8:	4b06      	ldr	r3, [pc, #24]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	621a      	str	r2, [r3, #32]

    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80029ce:	4805      	ldr	r0, [pc, #20]	@ (80029e4 <MX_I2C3_Init+0x58>)
 80029d0:	f001 fb88 	bl	80040e4 <HAL_I2C_Init>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_I2C3_Init+0x52>
    {
        // Initialization error
        Error_Handler();
 80029da:	f000 fa27 	bl	8002e2c <Error_Handler>
    }
}
 80029de:	bf00      	nop
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20000348 	.word	0x20000348
 80029e8:	40005c00 	.word	0x40005c00
 80029ec:	0060112f 	.word	0x0060112f

080029f0 <my_MX_SPI1_Init>:



// SPI1 initialization function
void my_MX_SPI1_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0

	/* SPI1 clock enable */
	__HAL_RCC_SPI1_CLK_ENABLE();
 80029f4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80029f8:	f7ff fe39 	bl	800266e <LL_APB2_GRP1_EnableClock>


	  hspi1.Instance = SPI1;
 80029fc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 80029fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002a70 <my_MX_SPI1_Init+0x80>)
 8002a00:	601a      	str	r2, [r3, #0]
	  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a02:	4b1a      	ldr	r3, [pc, #104]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a08:	605a      	str	r2, [r3, #4]
	  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a0a:	4b18      	ldr	r3, [pc, #96]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	609a      	str	r2, [r3, #8]
	  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a10:	4b16      	ldr	r3, [pc, #88]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a12:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002a16:	60da      	str	r2, [r3, #12]
	  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a18:	4b14      	ldr	r3, [pc, #80]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	611a      	str	r2, [r3, #16]
	  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002a1e:	4b13      	ldr	r3, [pc, #76]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	615a      	str	r2, [r3, #20]
	  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a24:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a2a:	619a      	str	r2, [r3, #24]
	  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a2e:	2218      	movs	r2, #24
 8002a30:	61da      	str	r2, [r3, #28]
	  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a32:	4b0e      	ldr	r3, [pc, #56]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	621a      	str	r2, [r3, #32]
	  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a38:	4b0c      	ldr	r3, [pc, #48]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	625a      	str	r2, [r3, #36]	@ 0x24
	  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	629a      	str	r2, [r3, #40]	@ 0x28
	  hspi1.Init.CRCPolynomial = 7;
 8002a44:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a46:	2207      	movs	r2, #7
 8002a48:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a4a:	4b08      	ldr	r3, [pc, #32]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	631a      	str	r2, [r3, #48]	@ 0x30
	  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002a50:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a56:	4805      	ldr	r0, [pc, #20]	@ (8002a6c <my_MX_SPI1_Init+0x7c>)
 8002a58:	f004 f862 	bl	8006b20 <HAL_SPI_Init>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <my_MX_SPI1_Init+0x76>
    {
        // Initialization error
        Error_Handler();
 8002a62:	f000 f9e3 	bl	8002e2c <Error_Handler>
    }
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	200002e4 	.word	0x200002e4
 8002a70:	40013000 	.word	0x40013000

08002a74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002a78:	2004      	movs	r0, #4
 8002a7a:	f7ff fdad 	bl	80025d8 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002a7e:	2002      	movs	r0, #2
 8002a80:	f7ff fdaa 	bl	80025d8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002a84:	2200      	movs	r2, #0
 8002a86:	210f      	movs	r1, #15
 8002a88:	203a      	movs	r0, #58	@ 0x3a
 8002a8a:	f000 fdd6 	bl	800363a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002a8e:	203a      	movs	r0, #58	@ 0x3a
 8002a90:	f000 fded 	bl	800366e <HAL_NVIC_EnableIRQ>

}
 8002a94:	bf00      	nop
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9e:	1d3b      	adds	r3, r7, #4
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
 8002aaa:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aac:	2001      	movs	r0, #1
 8002aae:	f7ff fdac 	bl	800260a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ab2:	2004      	movs	r0, #4
 8002ab4:	f7ff fda9 	bl	800260a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab8:	2002      	movs	r0, #2
 8002aba:	f7ff fda6 	bl	800260a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002abe:	2008      	movs	r0, #8
 8002ac0:	f7ff fda3 	bl	800260a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ac4:	2010      	movs	r0, #16
 8002ac6:	f7ff fda0 	bl	800260a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002aca:	2080      	movs	r0, #128	@ 0x80
 8002acc:	f7ff fd9d 	bl	800260a <LL_AHB2_GRP1_EnableClock>


	/* Configure PC12 and PC13 as external interrupt inputs */
	/* Configure GPIO pins : PC12 and PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 8002ad0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002ad4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge
 8002ad6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002ada:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;           // No pull-up or pull-down resistors
 8002adc:	2300      	movs	r3, #0
 8002ade:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4862      	ldr	r0, [pc, #392]	@ (8002c70 <MX_GPIO_Init+0x1d8>)
 8002ae6:	f001 f939 	bl	8003d5c <HAL_GPIO_Init>

	/* Enable and set EXTI line interrupt priority */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);   // Priority level 2
 8002aea:	2200      	movs	r2, #0
 8002aec:	2102      	movs	r1, #2
 8002aee:	2028      	movs	r0, #40	@ 0x28
 8002af0:	f000 fda3 	bl	800363a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);          // Enable the interrupt
 8002af4:	2028      	movs	r0, #40	@ 0x28
 8002af6:	f000 fdba 	bl	800366e <HAL_NVIC_EnableIRQ>

	GPIO_InitStruct.Pin = LED_A_Pin;
 8002afa:	2301      	movs	r3, #1
 8002afc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002afe:	2301      	movs	r3, #1
 8002b00:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b02:	2300      	movs	r3, #0
 8002b04:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b06:	2300      	movs	r3, #0
 8002b08:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_A_GPIO_Port, &GPIO_InitStruct);
 8002b0a:	1d3b      	adds	r3, r7, #4
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4859      	ldr	r0, [pc, #356]	@ (8002c74 <MX_GPIO_Init+0x1dc>)
 8002b10:	f001 f924 	bl	8003d5c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LED_B_Pin;
 8002b14:	2302      	movs	r3, #2
 8002b16:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b20:	2300      	movs	r3, #0
 8002b22:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 8002b24:	1d3b      	adds	r3, r7, #4
 8002b26:	4619      	mov	r1, r3
 8002b28:	4852      	ldr	r0, [pc, #328]	@ (8002c74 <MX_GPIO_Init+0x1dc>)
 8002b2a:	f001 f917 	bl	8003d5c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1118_CS_Pin;
 8002b2e:	2340      	movs	r3, #64	@ 0x40
 8002b30:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b32:	2301      	movs	r3, #1
 8002b34:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b36:	2301      	movs	r3, #1
 8002b38:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1118_CS_GPIO_Port, &GPIO_InitStruct);
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	4619      	mov	r1, r3
 8002b42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b46:	f001 f909 	bl	8003d5c <HAL_GPIO_Init>

	// Configure GPIO pin for DRDY (interrupt from ADS1299)
	GPIO_InitStruct.Pin = ADS1299_nDRDY_Pin;
 8002b4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b4e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge
 8002b50:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002b54:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b56:	2300      	movs	r3, #0
 8002b58:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(ADS1299_nDRDY_GPIO_Port, &GPIO_InitStruct);
 8002b5a:	1d3b      	adds	r3, r7, #4
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4844      	ldr	r0, [pc, #272]	@ (8002c70 <MX_GPIO_Init+0x1d8>)
 8002b60:	f001 f8fc 	bl	8003d5c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1299_CS_Pin;
 8002b64:	2310      	movs	r3, #16
 8002b66:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b70:	2302      	movs	r3, #2
 8002b72:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_CS_GPIO_Port, &GPIO_InitStruct);
 8002b74:	1d3b      	adds	r3, r7, #4
 8002b76:	4619      	mov	r1, r3
 8002b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b7c:	f001 f8ee 	bl	8003d5c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1299_nRESET_Pin|ADS1299_nPWDN_Pin;
 8002b80:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002b84:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b86:	2301      	movs	r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_nRESET_GPIO_Port, &GPIO_InitStruct);
 8002b92:	1d3b      	adds	r3, r7, #4
 8002b94:	4619      	mov	r1, r3
 8002b96:	4836      	ldr	r0, [pc, #216]	@ (8002c70 <MX_GPIO_Init+0x1d8>)
 8002b98:	f001 f8e0 	bl	8003d5c <HAL_GPIO_Init>

	/*Configure GPIO pins : PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = ADS1299_START_Pin;
 8002b9c:	2340      	movs	r3, #64	@ 0x40
 8002b9e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_START_GPIO_Port, &GPIO_InitStruct);
 8002bac:	1d3b      	adds	r3, r7, #4
 8002bae:	4619      	mov	r1, r3
 8002bb0:	482f      	ldr	r0, [pc, #188]	@ (8002c70 <MX_GPIO_Init+0x1d8>)
 8002bb2:	f001 f8d3 	bl	8003d5c <HAL_GPIO_Init>

	/**SPI1 GPIO Configuration */
	GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8002bb6:	2382      	movs	r3, #130	@ 0x82
 8002bb8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bba:	2302      	movs	r3, #2
 8002bbc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bc6:	2305      	movs	r3, #5
 8002bc8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SPI1_SCLK_GPIO_Port, &GPIO_InitStruct);
 8002bca:	1d3b      	adds	r3, r7, #4
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bd2:	f001 f8c3 	bl	8003d5c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8002bd6:	2310      	movs	r3, #16
 8002bd8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002be2:	2302      	movs	r3, #2
 8002be4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002be6:	2305      	movs	r3, #5
 8002be8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	4619      	mov	r1, r3
 8002bee:	4821      	ldr	r0, [pc, #132]	@ (8002c74 <MX_GPIO_Init+0x1dc>)
 8002bf0:	f001 f8b4 	bl	8003d5c <HAL_GPIO_Init>

	/* Configure I2C3 SDA (PB11) and SCL (PB13) */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_13;
 8002bf4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002bf8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bfa:	2312      	movs	r3, #18
 8002bfc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c02:	2303      	movs	r3, #3
 8002c04:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c06:	2304      	movs	r3, #4
 8002c08:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c0a:	1d3b      	adds	r3, r7, #4
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4819      	ldr	r0, [pc, #100]	@ (8002c74 <MX_GPIO_Init+0x1dc>)
 8002c10:	f001 f8a4 	bl	8003d5c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(ADS1299_CS_GPIO_Port, ADS1299_CS_Pin, GPIO_PIN_SET);
 8002c14:	2201      	movs	r2, #1
 8002c16:	2110      	movs	r1, #16
 8002c18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c1c:	f001 fa0e 	bl	800403c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1118_CS_GPIO_Port, ADS1118_CS_Pin, GPIO_PIN_SET);
 8002c20:	2201      	movs	r2, #1
 8002c22:	2140      	movs	r1, #64	@ 0x40
 8002c24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c28:	f001 fa08 	bl	800403c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1299_nRESET_GPIO_Port, ADS1299_nRESET_Pin|ADS1299_nPWDN_Pin, GPIO_PIN_RESET);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002c32:	480f      	ldr	r0, [pc, #60]	@ (8002c70 <MX_GPIO_Init+0x1d8>)
 8002c34:	f001 fa02 	bl	800403c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1299_START_GPIO_Port, ADS1299_START_Pin, GPIO_PIN_SET);
 8002c38:	2201      	movs	r2, #1
 8002c3a:	2140      	movs	r1, #64	@ 0x40
 8002c3c:	480c      	ldr	r0, [pc, #48]	@ (8002c70 <MX_GPIO_Init+0x1d8>)
 8002c3e:	f001 f9fd 	bl	800403c <HAL_GPIO_WritePin>

	/* Enable and set EXTI line interrupt priority */
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);   // Priority level 2
 8002c42:	2200      	movs	r2, #0
 8002c44:	2102      	movs	r1, #2
 8002c46:	2017      	movs	r0, #23
 8002c48:	f000 fcf7 	bl	800363a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);          // Enable the interrupt
 8002c4c:	2017      	movs	r0, #23
 8002c4e:	f000 fd0e 	bl	800366e <HAL_NVIC_EnableIRQ>

	HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8002c52:	2200      	movs	r2, #0
 8002c54:	2101      	movs	r1, #1
 8002c56:	4807      	ldr	r0, [pc, #28]	@ (8002c74 <MX_GPIO_Init+0x1dc>)
 8002c58:	f001 f9f0 	bl	800403c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2102      	movs	r1, #2
 8002c60:	4804      	ldr	r0, [pc, #16]	@ (8002c74 <MX_GPIO_Init+0x1dc>)
 8002c62:	f001 f9eb 	bl	800403c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
#endif

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c66:	bf00      	nop
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	48000800 	.word	0x48000800
 8002c74:	48000400 	.word	0x48000400

08002c78 <PeriphClock_Config>:



/* USER CODE BEGIN 4 */
void PeriphClock_Config(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8002c7c:	bf00      	nop
}
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
	...

08002c88 <MX_TIM2_Init>:




static void MX_TIM2_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c8c:	2001      	movs	r0, #1
 8002c8e:	f7ff fcd5 	bl	800263c <LL_APB1_GRP1_EnableClock>

    htim2.Instance = TIM2;
 8002c92:	4b1a      	ldr	r3, [pc, #104]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002c94:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c98:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = (uint32_t)(HAL_RCC_GetPCLK1Freq() / 2000) - 1;
 8002c9a:	f003 f907 	bl	8005eac <HAL_RCC_GetPCLK1Freq>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	4a17      	ldr	r2, [pc, #92]	@ (8002d00 <MX_TIM2_Init+0x78>)
 8002ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca6:	09db      	lsrs	r3, r3, #7
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	4a14      	ldr	r2, [pc, #80]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002cac:	6053      	str	r3, [r2, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cae:	4b13      	ldr	r3, [pc, #76]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 500;
 8002cb4:	4b11      	ldr	r3, [pc, #68]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002cb6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002cba:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cc8:	480c      	ldr	r0, [pc, #48]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002cca:	f004 fe61 	bl	8007990 <HAL_TIM_Base_Init>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <MX_TIM2_Init+0x50>
    {
        Error_Handler(); // Handle initialization error
 8002cd4:	f000 f8aa 	bl	8002e2c <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8002cd8:	2200      	movs	r2, #0
 8002cda:	210f      	movs	r1, #15
 8002cdc:	201c      	movs	r0, #28
 8002cde:	f000 fcac 	bl	800363a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ce2:	201c      	movs	r0, #28
 8002ce4:	f000 fcc3 	bl	800366e <HAL_NVIC_EnableIRQ>

        // Start the timer interrupt
    if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8002ce8:	4804      	ldr	r0, [pc, #16]	@ (8002cfc <MX_TIM2_Init+0x74>)
 8002cea:	f004 feb3 	bl	8007a54 <HAL_TIM_Base_Start_IT>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <MX_TIM2_Init+0x70>
    {
        Error_Handler(); // Handle start error
 8002cf4:	f000 f89a 	bl	8002e2c <Error_Handler>
    }
}
 8002cf8:	bf00      	nop
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	2000039c 	.word	0x2000039c
 8002d00:	10624dd3 	.word	0x10624dd3

08002d04 <MX_TIM17_Init>:



void MX_TIM17_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002d08:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002d0c:	f7ff fcaf 	bl	800266e <LL_APB2_GRP1_EnableClock>

    htim17.Instance = TIM17;
 8002d10:	4b1a      	ldr	r3, [pc, #104]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d12:	4a1b      	ldr	r2, [pc, #108]	@ (8002d80 <MX_TIM17_Init+0x7c>)
 8002d14:	601a      	str	r2, [r3, #0]
    htim17.Init.Prescaler = (uint32_t)(HAL_RCC_GetPCLK2Freq() / 1000) - 1;  // TIM17 is on APB2
 8002d16:	f003 f8df 	bl	8005ed8 <HAL_RCC_GetPCLK2Freq>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	4a19      	ldr	r2, [pc, #100]	@ (8002d84 <MX_TIM17_Init+0x80>)
 8002d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d22:	099b      	lsrs	r3, r3, #6
 8002d24:	3b01      	subs	r3, #1
 8002d26:	4a15      	ldr	r2, [pc, #84]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d28:	6053      	str	r3, [r2, #4]
    htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d2a:	4b14      	ldr	r3, [pc, #80]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	609a      	str	r2, [r3, #8]
    htim17.Init.Period = 20 - 1;
 8002d30:	4b12      	ldr	r3, [pc, #72]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d32:	2213      	movs	r2, #19
 8002d34:	60da      	str	r2, [r3, #12]
    htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d36:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	611a      	str	r2, [r3, #16]
    htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	619a      	str	r2, [r3, #24]
    htim17.Init.RepetitionCounter = 0;
 8002d42:	4b0e      	ldr	r3, [pc, #56]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	615a      	str	r2, [r3, #20]

    if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002d48:	480c      	ldr	r0, [pc, #48]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d4a:	f004 fe21 	bl	8007990 <HAL_TIM_Base_Init>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <MX_TIM17_Init+0x54>
    {
        Error_Handler();
 8002d54:	f000 f86a 	bl	8002e2c <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 14, 0);  // Different interrupt for TIM17
 8002d58:	2200      	movs	r2, #0
 8002d5a:	210e      	movs	r1, #14
 8002d5c:	201a      	movs	r0, #26
 8002d5e:	f000 fc6c 	bl	800363a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002d62:	201a      	movs	r0, #26
 8002d64:	f000 fc83 	bl	800366e <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Start_IT(&htim17) != HAL_OK)
 8002d68:	4804      	ldr	r0, [pc, #16]	@ (8002d7c <MX_TIM17_Init+0x78>)
 8002d6a:	f004 fe73 	bl	8007a54 <HAL_TIM_Base_Start_IT>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_TIM17_Init+0x74>
    {
        Error_Handler();
 8002d74:	f000 f85a 	bl	8002e2c <Error_Handler>
    }
}
 8002d78:	bf00      	nop
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	200003e8 	.word	0x200003e8
 8002d80:	40014800 	.word	0x40014800
 8002d84:	10624dd3 	.word	0x10624dd3

08002d88 <HAL_TIM_PeriodElapsedCallback>:



// Timer interrupt handler
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d98:	d12e      	bne.n	8002df8 <HAL_TIM_PeriodElapsedCallback+0x70>
    {
        led_counter += 1; // Each interrupt = 1ms (from timer settings)
 8002d9a:	4b20      	ldr	r3, [pc, #128]	@ (8002e1c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	3301      	adds	r3, #1
 8002da0:	4a1e      	ldr	r2, [pc, #120]	@ (8002e1c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002da2:	6013      	str	r3, [r2, #0]

        if (is_connected())
 8002da4:	f00a fec8 	bl	800db38 <is_connected>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00b      	beq.n	8002dc6 <HAL_TIM_PeriodElapsedCallback+0x3e>
        {
            // Force LED ON and reset state/counter
            HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 8002dae:	2201      	movs	r2, #1
 8002db0:	2102      	movs	r1, #2
 8002db2:	481b      	ldr	r0, [pc, #108]	@ (8002e20 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002db4:	f001 f942 	bl	800403c <HAL_GPIO_WritePin>
            led_state = GPIO_PIN_SET;
 8002db8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e24 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
            led_counter = 0;
 8002dbe:	4b17      	ldr	r3, [pc, #92]	@ (8002e1c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
    	if(is_connected()){
    		UTIL_SEQ_SetTask( 1<<CFG_TASK_IMU_SAMPLE_ID, CFG_SCH_PRIO_0);
    	}

    }
}
 8002dc4:	e026      	b.n	8002e14 <HAL_TIM_PeriodElapsedCallback+0x8c>
            if (led_counter >= 1) // 2 seconds
 8002dc6:	4b15      	ldr	r3, [pc, #84]	@ (8002e1c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d022      	beq.n	8002e14 <HAL_TIM_PeriodElapsedCallback+0x8c>
                led_counter = 0;
 8002dce:	4b13      	ldr	r3, [pc, #76]	@ (8002e1c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
                led_state = (led_state == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 8002dd4:	4b13      	ldr	r3, [pc, #76]	@ (8002e24 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	bf14      	ite	ne
 8002ddc:	2301      	movne	r3, #1
 8002dde:	2300      	moveq	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	461a      	mov	r2, r3
 8002de4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e24 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002de6:	701a      	strb	r2, [r3, #0]
                HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, led_state);
 8002de8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e24 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	461a      	mov	r2, r3
 8002dee:	2102      	movs	r1, #2
 8002df0:	480b      	ldr	r0, [pc, #44]	@ (8002e20 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002df2:	f001 f923 	bl	800403c <HAL_GPIO_WritePin>
}
 8002df6:	e00d      	b.n	8002e14 <HAL_TIM_PeriodElapsedCallback+0x8c>
    else if (htim->Instance == TIM17){
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8002e28 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d108      	bne.n	8002e14 <HAL_TIM_PeriodElapsedCallback+0x8c>
    	if(is_connected()){
 8002e02:	f00a fe99 	bl	800db38 <is_connected>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d003      	beq.n	8002e14 <HAL_TIM_PeriodElapsedCallback+0x8c>
    		UTIL_SEQ_SetTask( 1<<CFG_TASK_IMU_SAMPLE_ID, CFG_SCH_PRIO_0);
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2020      	movs	r0, #32
 8002e10:	f00b fa4a 	bl	800e2a8 <UTIL_SEQ_SetTask>
}
 8002e14:	bf00      	nop
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	20000434 	.word	0x20000434
 8002e20:	48000400 	.word	0x48000400
 8002e24:	20000438 	.word	0x20000438
 8002e28:	40014800 	.word	0x40014800

08002e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002e30:	b672      	cpsid	i
}
 8002e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e34:	bf00      	nop
 8002e36:	e7fd      	b.n	8002e34 <Error_Handler+0x8>

08002e38 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002e68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002e7c:	bf00      	nop
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <LL_AHB2_GRP1_EnableClock>:
{
 8002e86:	b480      	push	{r7}
 8002e88:	b085      	sub	sp, #20
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002e8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002e9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
}
 8002eac:	bf00      	nop
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <LL_AHB3_GRP1_EnableClock>:
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ec4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ec6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002ed0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ed4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002edc:	68fb      	ldr	r3, [r7, #12]
}
 8002ede:	bf00      	nop
 8002ee0:	3714      	adds	r7, #20
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <LL_APB1_GRP1_EnableClock>:
{
 8002eea:	b480      	push	{r7}
 8002eec:	b085      	sub	sp, #20
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ef6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ef8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002f02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
}
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <LL_APB2_GRP1_EnableClock>:
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f38:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f40:	68fb      	ldr	r3, [r7, #12]
}
 8002f42:	bf00      	nop
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr

08002f4e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002f52:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002f56:	f7ff ffaf 	bl	8002eb8 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	202e      	movs	r0, #46	@ 0x2e
 8002f60:	f000 fb6b 	bl	800363a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002f64:	202e      	movs	r0, #46	@ 0x2e
 8002f66:	f000 fb82 	bl	800366e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	bd80      	pop	{r7, pc}
	...

08002f70 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a05      	ldr	r2, [pc, #20]	@ (8002f94 <HAL_IPCC_MspInit+0x24>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d103      	bne.n	8002f8a <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002f82:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002f86:	f7ff ff97 	bl	8002eb8 <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	58000c00 	.word	0x58000c00

08002f98 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b096      	sub	sp, #88	@ 0x58
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fa0:	f107 0308 	add.w	r3, r7, #8
 8002fa4:	2250      	movs	r2, #80	@ 0x50
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f00b fcab 	bl	800e904 <memset>
  if(hrtc->Instance==RTC)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a14      	ldr	r2, [pc, #80]	@ (8003004 <HAL_RTC_MspInit+0x6c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d120      	bne.n	8002ffa <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8002fb8:	f001 feb0 	bl	8004d1c <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8002fbc:	f001 feae 	bl	8004d1c <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8002fc0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002fc4:	f7ff ff38 	bl	8002e38 <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002fc8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002fcc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002fce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fd4:	f107 0308 	add.w	r3, r7, #8
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f003 f9e4 	bl	80063a6 <HAL_RCCEx_PeriphCLKConfig>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8002fe4:	f7ff ff22 	bl	8002e2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002fe8:	f7ff ff3c 	bl	8002e64 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002fec:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002ff0:	f7ff ff7b 	bl	8002eea <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f003 fd5d 	bl	8006ab4 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002ffa:	bf00      	nop
 8002ffc:	3758      	adds	r7, #88	@ 0x58
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40002800 	.word	0x40002800

08003008 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b09c      	sub	sp, #112	@ 0x70
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003010:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	605a      	str	r2, [r3, #4]
 800301a:	609a      	str	r2, [r3, #8]
 800301c:	60da      	str	r2, [r3, #12]
 800301e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003020:	f107 030c 	add.w	r3, r7, #12
 8003024:	2250      	movs	r2, #80	@ 0x50
 8003026:	2100      	movs	r1, #0
 8003028:	4618      	mov	r0, r3
 800302a:	f00b fc6b 	bl	800e904 <memset>
  if(huart->Instance==USART1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a2e      	ldr	r2, [pc, #184]	@ (80030ec <HAL_UART_MspInit+0xe4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d155      	bne.n	80030e4 <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003038:	2301      	movs	r3, #1
 800303a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800303c:	2300      	movs	r3, #0
 800303e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003040:	f107 030c 	add.w	r3, r7, #12
 8003044:	4618      	mov	r0, r3
 8003046:	f003 f9ae 	bl	80063a6 <HAL_RCCEx_PeriphCLKConfig>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003050:	f7ff feec 	bl	8002e2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003054:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003058:	f7ff ff60 	bl	8002f1c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800305c:	2002      	movs	r0, #2
 800305e:	f7ff ff12 	bl	8002e86 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8003062:	23c0      	movs	r3, #192	@ 0xc0
 8003064:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003066:	2302      	movs	r3, #2
 8003068:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800306a:	2301      	movs	r3, #1
 800306c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800306e:	2303      	movs	r3, #3
 8003070:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003072:	2307      	movs	r3, #7
 8003074:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003076:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800307a:	4619      	mov	r1, r3
 800307c:	481c      	ldr	r0, [pc, #112]	@ (80030f0 <HAL_UART_MspInit+0xe8>)
 800307e:	f000 fe6d 	bl	8003d5c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8003082:	4b1c      	ldr	r3, [pc, #112]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003084:	4a1c      	ldr	r2, [pc, #112]	@ (80030f8 <HAL_UART_MspInit+0xf0>)
 8003086:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003088:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 800308a:	220f      	movs	r2, #15
 800308c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800308e:	4b19      	ldr	r3, [pc, #100]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003090:	2210      	movs	r2, #16
 8003092:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003094:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003096:	2200      	movs	r2, #0
 8003098:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800309a:	4b16      	ldr	r3, [pc, #88]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 800309c:	2280      	movs	r2, #128	@ 0x80
 800309e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030a0:	4b14      	ldr	r3, [pc, #80]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030a6:	4b13      	ldr	r3, [pc, #76]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80030ac:	4b11      	ldr	r3, [pc, #68]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030b2:	4b10      	ldr	r3, [pc, #64]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80030b8:	480e      	ldr	r0, [pc, #56]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030ba:	f000 fb1d 	bl	80036f8 <HAL_DMA_Init>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80030c4:	f7ff feb2 	bl	8002e2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a0a      	ldr	r2, [pc, #40]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030cc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80030ce:	4a09      	ldr	r2, [pc, #36]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80030d4:	2200      	movs	r2, #0
 80030d6:	2100      	movs	r1, #0
 80030d8:	2024      	movs	r0, #36	@ 0x24
 80030da:	f000 faae 	bl	800363a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030de:	2024      	movs	r0, #36	@ 0x24
 80030e0:	f000 fac5 	bl	800366e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80030e4:	bf00      	nop
 80030e6:	3770      	adds	r7, #112	@ 0x70
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40013800 	.word	0x40013800
 80030f0:	48000400 	.word	0x48000400
 80030f4:	20000284 	.word	0x20000284
 80030f8:	40020444 	.word	0x40020444

080030fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003100:	bf00      	nop
 8003102:	e7fd      	b.n	8003100 <NMI_Handler+0x4>

08003104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003108:	bf00      	nop
 800310a:	e7fd      	b.n	8003108 <HardFault_Handler+0x4>

0800310c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003110:	bf00      	nop
 8003112:	e7fd      	b.n	8003110 <MemManage_Handler+0x4>

08003114 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003118:	bf00      	nop
 800311a:	e7fd      	b.n	8003118 <BusFault_Handler+0x4>

0800311c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003120:	bf00      	nop
 8003122:	e7fd      	b.n	8003120 <UsageFault_Handler+0x4>

08003124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003132:	b480      	push	{r7}
 8003134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003152:	f000 f8ff 	bl	8003354 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003160:	4802      	ldr	r0, [pc, #8]	@ (800316c <USART1_IRQHandler+0x10>)
 8003162:	f004 ff73 	bl	800804c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	200001f0 	.word	0x200001f0

08003170 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003174:	f000 ff92 	bl	800409c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003178:	bf00      	nop
 800317a:	bd80      	pop	{r7, pc}

0800317c <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003180:	4802      	ldr	r0, [pc, #8]	@ (800318c <DMA2_Channel4_IRQHandler+0x10>)
 8003182:	f000 fc9a 	bl	8003aba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000284 	.word	0x20000284

08003190 <IPCC_C1_RX_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003194:	f00a fdea 	bl	800dd6c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003198:	bf00      	nop
 800319a:	bd80      	pop	{r7, pc}

0800319c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80031a0:	f00a fe1a 	bl	800ddd8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80031a4:	bf00      	nop
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80031ac:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80031b0:	f000 ff5c 	bl	800406c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80031b4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80031b8:	f000 ff58 	bl	800406c <HAL_GPIO_EXTI_IRQHandler>
}
 80031bc:	bf00      	nop
 80031be:	bd80      	pop	{r7, pc}

080031c0 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(ADS1299_nDRDY_Pin);
 80031c4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80031c8:	f000 ff50 	bl	800406c <HAL_GPIO_EXTI_IRQHandler>
}
 80031cc:	bf00      	nop
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 80031d4:	f7fe fd2e 	bl	8001c34 <HW_TS_RTC_Wakeup_Handler>
}
 80031d8:	bf00      	nop
 80031da:	bd80      	pop	{r7, pc}

080031dc <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim17);
 80031e0:	4802      	ldr	r0, [pc, #8]	@ (80031ec <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80031e2:	f004 fc85 	bl	8007af0 <HAL_TIM_IRQHandler>
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	200003e8 	.word	0x200003e8

080031f0 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim2);
 80031f4:	4802      	ldr	r0, [pc, #8]	@ (8003200 <TIM2_IRQHandler+0x10>)
 80031f6:	f004 fc7b 	bl	8007af0 <HAL_TIM_IRQHandler>
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	2000039c 	.word	0x2000039c

08003204 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8003208:	4b07      	ldr	r3, [pc, #28]	@ (8003228 <SystemInit+0x24>)
 800320a:	2200      	movs	r2, #0
 800320c:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800320e:	4b06      	ldr	r3, [pc, #24]	@ (8003228 <SystemInit+0x24>)
 8003210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003214:	4a04      	ldr	r2, [pc, #16]	@ (8003228 <SystemInit+0x24>)
 8003216:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800321a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 800321e:	bf00      	nop
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800322c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800322e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003230:	3304      	adds	r3, #4

08003232 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003232:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003234:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8003236:	d3f9      	bcc.n	800322c <CopyDataInit>
  bx lr
 8003238:	4770      	bx	lr

0800323a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800323a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800323c:	3004      	adds	r0, #4

0800323e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800323e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003240:	d3fb      	bcc.n	800323a <FillZerobss>
  bx lr
 8003242:	4770      	bx	lr

08003244 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003244:	480c      	ldr	r0, [pc, #48]	@ (8003278 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003246:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003248:	f7ff ffdc 	bl	8003204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800324c:	480b      	ldr	r0, [pc, #44]	@ (800327c <LoopForever+0x6>)
 800324e:	490c      	ldr	r1, [pc, #48]	@ (8003280 <LoopForever+0xa>)
 8003250:	4a0c      	ldr	r2, [pc, #48]	@ (8003284 <LoopForever+0xe>)
 8003252:	2300      	movs	r3, #0
 8003254:	f7ff ffed 	bl	8003232 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003258:	480b      	ldr	r0, [pc, #44]	@ (8003288 <LoopForever+0x12>)
 800325a:	490c      	ldr	r1, [pc, #48]	@ (800328c <LoopForever+0x16>)
 800325c:	4a0c      	ldr	r2, [pc, #48]	@ (8003290 <LoopForever+0x1a>)
 800325e:	2300      	movs	r3, #0
 8003260:	f7ff ffe7 	bl	8003232 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003264:	480b      	ldr	r0, [pc, #44]	@ (8003294 <LoopForever+0x1e>)
 8003266:	490c      	ldr	r1, [pc, #48]	@ (8003298 <LoopForever+0x22>)
 8003268:	2300      	movs	r3, #0
 800326a:	f7ff ffe8 	bl	800323e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800326e:	f00b fb97 	bl	800e9a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003272:	f7ff fa45 	bl	8002700 <main>

08003276 <LoopForever>:

LoopForever:
  b LoopForever
 8003276:	e7fe      	b.n	8003276 <LoopForever>
  ldr   r0, =_estack
 8003278:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800327c:	20000008 	.word	0x20000008
 8003280:	20000088 	.word	0x20000088
 8003284:	08010ef8 	.word	0x08010ef8
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003288:	200301e4 	.word	0x200301e4
 800328c:	20030d8b 	.word	0x20030d8b
 8003290:	08010fa6 	.word	0x08010fa6
  INIT_BSS _sbss, _ebss
 8003294:	200000bc 	.word	0x200000bc
 8003298:	200023d8 	.word	0x200023d8

0800329c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800329c:	e7fe      	b.n	800329c <ADC1_IRQHandler>
	...

080032a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032aa:	4b0c      	ldr	r3, [pc, #48]	@ (80032dc <HAL_Init+0x3c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a0b      	ldr	r2, [pc, #44]	@ (80032dc <HAL_Init+0x3c>)
 80032b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032b6:	2003      	movs	r0, #3
 80032b8:	f000 f9b4 	bl	8003624 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032bc:	2000      	movs	r0, #0
 80032be:	f000 f80f 	bl	80032e0 <HAL_InitTick>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	71fb      	strb	r3, [r7, #7]
 80032cc:	e001      	b.n	80032d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032ce:	f7ff fe3e 	bl	8002f4e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032d2:	79fb      	ldrb	r3, [r7, #7]
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	58004000 	.word	0x58004000

080032e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80032ec:	4b17      	ldr	r3, [pc, #92]	@ (800334c <HAL_InitTick+0x6c>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d024      	beq.n	800333e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80032f4:	f002 fdc6 	bl	8005e84 <HAL_RCC_GetHCLKFreq>
 80032f8:	4602      	mov	r2, r0
 80032fa:	4b14      	ldr	r3, [pc, #80]	@ (800334c <HAL_InitTick+0x6c>)
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	4619      	mov	r1, r3
 8003300:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003304:	fbb3 f3f1 	udiv	r3, r3, r1
 8003308:	fbb2 f3f3 	udiv	r3, r2, r3
 800330c:	4618      	mov	r0, r3
 800330e:	f000 f9ca 	bl	80036a6 <HAL_SYSTICK_Config>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10f      	bne.n	8003338 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b0f      	cmp	r3, #15
 800331c:	d809      	bhi.n	8003332 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800331e:	2200      	movs	r2, #0
 8003320:	6879      	ldr	r1, [r7, #4]
 8003322:	f04f 30ff 	mov.w	r0, #4294967295
 8003326:	f000 f988 	bl	800363a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800332a:	4a09      	ldr	r2, [pc, #36]	@ (8003350 <HAL_InitTick+0x70>)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6013      	str	r3, [r2, #0]
 8003330:	e007      	b.n	8003342 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	73fb      	strb	r3, [r7, #15]
 8003336:	e004      	b.n	8003342 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	73fb      	strb	r3, [r7, #15]
 800333c:	e001      	b.n	8003342 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003342:	7bfb      	ldrb	r3, [r7, #15]
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000010 	.word	0x20000010
 8003350:	2000000c 	.word	0x2000000c

08003354 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003358:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <HAL_IncTick+0x20>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	461a      	mov	r2, r3
 800335e:	4b06      	ldr	r3, [pc, #24]	@ (8003378 <HAL_IncTick+0x24>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4413      	add	r3, r2
 8003364:	4a04      	ldr	r2, [pc, #16]	@ (8003378 <HAL_IncTick+0x24>)
 8003366:	6013      	str	r3, [r2, #0]
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	20000010 	.word	0x20000010
 8003378:	2000043c 	.word	0x2000043c

0800337c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return uwTick;
 8003380:	4b03      	ldr	r3, [pc, #12]	@ (8003390 <HAL_GetTick+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	2000043c 	.word	0x2000043c

08003394 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003398:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <HAL_GetTickPrio+0x14>)
 800339a:	681b      	ldr	r3, [r3, #0]
}
 800339c:	4618      	mov	r0, r3
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	2000000c 	.word	0x2000000c

080033ac <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80033b0:	4b03      	ldr	r3, [pc, #12]	@ (80033c0 <HAL_GetTickFreq+0x14>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	20000010 	.word	0x20000010

080033c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003408 <__NVIC_SetPriorityGrouping+0x44>)
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033e0:	4013      	ands	r3, r2
 80033e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033f6:	4a04      	ldr	r2, [pc, #16]	@ (8003408 <__NVIC_SetPriorityGrouping+0x44>)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	60d3      	str	r3, [r2, #12]
}
 80033fc:	bf00      	nop
 80033fe:	3714      	adds	r7, #20
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	e000ed00 	.word	0xe000ed00

0800340c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003410:	4b04      	ldr	r3, [pc, #16]	@ (8003424 <__NVIC_GetPriorityGrouping+0x18>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	0a1b      	lsrs	r3, r3, #8
 8003416:	f003 0307 	and.w	r3, r3, #7
}
 800341a:	4618      	mov	r0, r3
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	e000ed00 	.word	0xe000ed00

08003428 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003436:	2b00      	cmp	r3, #0
 8003438:	db0b      	blt.n	8003452 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	f003 021f 	and.w	r2, r3, #31
 8003440:	4907      	ldr	r1, [pc, #28]	@ (8003460 <__NVIC_EnableIRQ+0x38>)
 8003442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003446:	095b      	lsrs	r3, r3, #5
 8003448:	2001      	movs	r0, #1
 800344a:	fa00 f202 	lsl.w	r2, r0, r2
 800344e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	e000e100 	.word	0xe000e100

08003464 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	4603      	mov	r3, r0
 800346c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800346e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003472:	2b00      	cmp	r3, #0
 8003474:	db12      	blt.n	800349c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003476:	79fb      	ldrb	r3, [r7, #7]
 8003478:	f003 021f 	and.w	r2, r3, #31
 800347c:	490a      	ldr	r1, [pc, #40]	@ (80034a8 <__NVIC_DisableIRQ+0x44>)
 800347e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003482:	095b      	lsrs	r3, r3, #5
 8003484:	2001      	movs	r0, #1
 8003486:	fa00 f202 	lsl.w	r2, r0, r2
 800348a:	3320      	adds	r3, #32
 800348c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003490:	f3bf 8f4f 	dsb	sy
}
 8003494:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003496:	f3bf 8f6f 	isb	sy
}
 800349a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr
 80034a8:	e000e100 	.word	0xe000e100

080034ac <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	db0c      	blt.n	80034d8 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034be:	79fb      	ldrb	r3, [r7, #7]
 80034c0:	f003 021f 	and.w	r2, r3, #31
 80034c4:	4907      	ldr	r1, [pc, #28]	@ (80034e4 <__NVIC_SetPendingIRQ+0x38>)
 80034c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	2001      	movs	r0, #1
 80034ce:	fa00 f202 	lsl.w	r2, r0, r2
 80034d2:	3340      	adds	r3, #64	@ 0x40
 80034d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	e000e100 	.word	0xe000e100

080034e8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	4603      	mov	r3, r0
 80034f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	db0c      	blt.n	8003514 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034fa:	79fb      	ldrb	r3, [r7, #7]
 80034fc:	f003 021f 	and.w	r2, r3, #31
 8003500:	4907      	ldr	r1, [pc, #28]	@ (8003520 <__NVIC_ClearPendingIRQ+0x38>)
 8003502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	2001      	movs	r0, #1
 800350a:	fa00 f202 	lsl.w	r2, r0, r2
 800350e:	3360      	adds	r3, #96	@ 0x60
 8003510:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000e100 	.word	0xe000e100

08003524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	6039      	str	r1, [r7, #0]
 800352e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003534:	2b00      	cmp	r3, #0
 8003536:	db0a      	blt.n	800354e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	490c      	ldr	r1, [pc, #48]	@ (8003570 <__NVIC_SetPriority+0x4c>)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	0112      	lsls	r2, r2, #4
 8003544:	b2d2      	uxtb	r2, r2
 8003546:	440b      	add	r3, r1
 8003548:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800354c:	e00a      	b.n	8003564 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	b2da      	uxtb	r2, r3
 8003552:	4908      	ldr	r1, [pc, #32]	@ (8003574 <__NVIC_SetPriority+0x50>)
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	3b04      	subs	r3, #4
 800355c:	0112      	lsls	r2, r2, #4
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	440b      	add	r3, r1
 8003562:	761a      	strb	r2, [r3, #24]
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	e000e100 	.word	0xe000e100
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003578:	b480      	push	{r7}
 800357a:	b089      	sub	sp, #36	@ 0x24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f1c3 0307 	rsb	r3, r3, #7
 8003592:	2b04      	cmp	r3, #4
 8003594:	bf28      	it	cs
 8003596:	2304      	movcs	r3, #4
 8003598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3304      	adds	r3, #4
 800359e:	2b06      	cmp	r3, #6
 80035a0:	d902      	bls.n	80035a8 <NVIC_EncodePriority+0x30>
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	3b03      	subs	r3, #3
 80035a6:	e000      	b.n	80035aa <NVIC_EncodePriority+0x32>
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43da      	mvns	r2, r3
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	401a      	ands	r2, r3
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035c0:	f04f 31ff 	mov.w	r1, #4294967295
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ca:	43d9      	mvns	r1, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035d0:	4313      	orrs	r3, r2
         );
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3724      	adds	r7, #36	@ 0x24
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
	...

080035e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035f0:	d301      	bcc.n	80035f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035f2:	2301      	movs	r3, #1
 80035f4:	e00f      	b.n	8003616 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003620 <SysTick_Config+0x40>)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035fe:	210f      	movs	r1, #15
 8003600:	f04f 30ff 	mov.w	r0, #4294967295
 8003604:	f7ff ff8e 	bl	8003524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003608:	4b05      	ldr	r3, [pc, #20]	@ (8003620 <SysTick_Config+0x40>)
 800360a:	2200      	movs	r2, #0
 800360c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800360e:	4b04      	ldr	r3, [pc, #16]	@ (8003620 <SysTick_Config+0x40>)
 8003610:	2207      	movs	r2, #7
 8003612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	e000e010 	.word	0xe000e010

08003624 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff fec9 	bl	80033c4 <__NVIC_SetPriorityGrouping>
}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b086      	sub	sp, #24
 800363e:	af00      	add	r7, sp, #0
 8003640:	4603      	mov	r3, r0
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003648:	f7ff fee0 	bl	800340c <__NVIC_GetPriorityGrouping>
 800364c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	6978      	ldr	r0, [r7, #20]
 8003654:	f7ff ff90 	bl	8003578 <NVIC_EncodePriority>
 8003658:	4602      	mov	r2, r0
 800365a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800365e:	4611      	mov	r1, r2
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff ff5f 	bl	8003524 <__NVIC_SetPriority>
}
 8003666:	bf00      	nop
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b082      	sub	sp, #8
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff fed3 	bl	8003428 <__NVIC_EnableIRQ>
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b082      	sub	sp, #8
 800368e:	af00      	add	r7, sp, #0
 8003690:	4603      	mov	r3, r0
 8003692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff fee3 	bl	8003464 <__NVIC_DisableIRQ>
}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7ff ff96 	bl	80035e0 <SysTick_Config>
 80036b4:	4603      	mov	r3, r0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b082      	sub	sp, #8
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	4603      	mov	r3, r0
 80036c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80036c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff feed 	bl	80034ac <__NVIC_SetPendingIRQ>
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b082      	sub	sp, #8
 80036de:	af00      	add	r7, sp, #0
 80036e0:	4603      	mov	r3, r0
 80036e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80036e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff fefd 	bl	80034e8 <__NVIC_ClearPendingIRQ>
}
 80036ee:	bf00      	nop
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e08e      	b.n	8003828 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	4b47      	ldr	r3, [pc, #284]	@ (8003830 <HAL_DMA_Init+0x138>)
 8003712:	429a      	cmp	r2, r3
 8003714:	d80f      	bhi.n	8003736 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	461a      	mov	r2, r3
 800371c:	4b45      	ldr	r3, [pc, #276]	@ (8003834 <HAL_DMA_Init+0x13c>)
 800371e:	4413      	add	r3, r2
 8003720:	4a45      	ldr	r2, [pc, #276]	@ (8003838 <HAL_DMA_Init+0x140>)
 8003722:	fba2 2303 	umull	r2, r3, r2, r3
 8003726:	091b      	lsrs	r3, r3, #4
 8003728:	009a      	lsls	r2, r3, #2
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a42      	ldr	r2, [pc, #264]	@ (800383c <HAL_DMA_Init+0x144>)
 8003732:	641a      	str	r2, [r3, #64]	@ 0x40
 8003734:	e00e      	b.n	8003754 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	461a      	mov	r2, r3
 800373c:	4b40      	ldr	r3, [pc, #256]	@ (8003840 <HAL_DMA_Init+0x148>)
 800373e:	4413      	add	r3, r2
 8003740:	4a3d      	ldr	r2, [pc, #244]	@ (8003838 <HAL_DMA_Init+0x140>)
 8003742:	fba2 2303 	umull	r2, r3, r2, r3
 8003746:	091b      	lsrs	r3, r3, #4
 8003748:	009a      	lsls	r2, r3, #2
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a3c      	ldr	r2, [pc, #240]	@ (8003844 <HAL_DMA_Init+0x14c>)
 8003752:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800376a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800376e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003778:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003784:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003790:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4313      	orrs	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 fa74 	bl	8003c94 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037b4:	d102      	bne.n	80037bc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80037c8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80037d2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d010      	beq.n	80037fe <HAL_DMA_Init+0x106>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d80c      	bhi.n	80037fe <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 fa93 	bl	8003d10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80037fa:	605a      	str	r2, [r3, #4]
 80037fc:	e008      	b.n	8003810 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40020407 	.word	0x40020407
 8003834:	bffdfff8 	.word	0xbffdfff8
 8003838:	cccccccd 	.word	0xcccccccd
 800383c:	40020000 	.word	0x40020000
 8003840:	bffdfbf8 	.word	0xbffdfbf8
 8003844:	40020400 	.word	0x40020400

08003848 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003860:	2b01      	cmp	r3, #1
 8003862:	d101      	bne.n	8003868 <HAL_DMA_Start_IT+0x20>
 8003864:	2302      	movs	r3, #2
 8003866:	e066      	b.n	8003936 <HAL_DMA_Start_IT+0xee>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b01      	cmp	r3, #1
 800387a:	d155      	bne.n	8003928 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0201 	bic.w	r2, r2, #1
 8003898:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	68b9      	ldr	r1, [r7, #8]
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 f9b9 	bl	8003c18 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d008      	beq.n	80038c0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 020e 	orr.w	r2, r2, #14
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	e00f      	b.n	80038e0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0204 	bic.w	r2, r2, #4
 80038ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 020a 	orr.w	r2, r2, #10
 80038de:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d007      	beq.n	80038fe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038fc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003902:	2b00      	cmp	r3, #0
 8003904:	d007      	beq.n	8003916 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003910:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003914:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f042 0201 	orr.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	e005      	b.n	8003934 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003930:	2302      	movs	r3, #2
 8003932:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003934:	7dfb      	ldrb	r3, [r7, #23]
}
 8003936:	4618      	mov	r0, r3
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e04f      	b.n	80039f0 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d008      	beq.n	800396e <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2204      	movs	r2, #4
 8003960:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e040      	b.n	80039f0 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 020e 	bic.w	r2, r2, #14
 800397c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003988:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800398c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0201 	bic.w	r2, r2, #1
 800399c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a2:	f003 021c 	and.w	r2, r3, #28
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	2101      	movs	r1, #1
 80039ac:	fa01 f202 	lsl.w	r2, r1, r2
 80039b0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039ba:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00c      	beq.n	80039de <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039d2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80039dc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a04:	2300      	movs	r3, #0
 8003a06:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d005      	beq.n	8003a20 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2204      	movs	r2, #4
 8003a18:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	73fb      	strb	r3, [r7, #15]
 8003a1e:	e047      	b.n	8003ab0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 020e 	bic.w	r2, r2, #14
 8003a2e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0201 	bic.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a54:	f003 021c 	and.w	r2, r3, #28
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a62:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a6c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00c      	beq.n	8003a90 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a84:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a8e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	4798      	blx	r3
    }
  }
  return status;
 8003ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b084      	sub	sp, #16
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad6:	f003 031c 	and.w	r3, r3, #28
 8003ada:	2204      	movs	r2, #4
 8003adc:	409a      	lsls	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d026      	beq.n	8003b34 <HAL_DMA_IRQHandler+0x7a>
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	f003 0304 	and.w	r3, r3, #4
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d021      	beq.n	8003b34 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0320 	and.w	r3, r3, #32
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d107      	bne.n	8003b0e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0204 	bic.w	r2, r2, #4
 8003b0c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	f003 021c 	and.w	r2, r3, #28
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	2104      	movs	r1, #4
 8003b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b20:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d071      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003b32:	e06c      	b.n	8003c0e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b38:	f003 031c 	and.w	r3, r3, #28
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	409a      	lsls	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4013      	ands	r3, r2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d02e      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0xec>
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d029      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0320 	and.w	r3, r3, #32
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d10b      	bne.n	8003b78 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 020a 	bic.w	r2, r2, #10
 8003b6e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7c:	f003 021c 	and.w	r2, r3, #28
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b84:	2102      	movs	r1, #2
 8003b86:	fa01 f202 	lsl.w	r2, r1, r2
 8003b8a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d038      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003ba4:	e033      	b.n	8003c0e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003baa:	f003 031c 	and.w	r3, r3, #28
 8003bae:	2208      	movs	r2, #8
 8003bb0:	409a      	lsls	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d02a      	beq.n	8003c10 <HAL_DMA_IRQHandler+0x156>
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f003 0308 	and.w	r3, r3, #8
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d025      	beq.n	8003c10 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 020e 	bic.w	r2, r2, #14
 8003bd2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd8:	f003 021c 	and.w	r2, r3, #28
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	2101      	movs	r1, #1
 8003be2:	fa01 f202 	lsl.w	r2, r1, r2
 8003be6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d004      	beq.n	8003c10 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003c0e:	bf00      	nop
 8003c10:	bf00      	nop
}
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
 8003c24:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c2e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d004      	beq.n	8003c42 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c40:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c46:	f003 021c 	and.w	r2, r3, #28
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4e:	2101      	movs	r1, #1
 8003c50:	fa01 f202 	lsl.w	r2, r1, r2
 8003c54:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	683a      	ldr	r2, [r7, #0]
 8003c5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b10      	cmp	r3, #16
 8003c64:	d108      	bne.n	8003c78 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c76:	e007      	b.n	8003c88 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	60da      	str	r2, [r3, #12]
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	4b17      	ldr	r3, [pc, #92]	@ (8003d00 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d80a      	bhi.n	8003cbe <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cac:	089b      	lsrs	r3, r3, #2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003cb4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6493      	str	r3, [r2, #72]	@ 0x48
 8003cbc:	e007      	b.n	8003cce <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc2:	089b      	lsrs	r3, r3, #2
 8003cc4:	009a      	lsls	r2, r3, #2
 8003cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003d04 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003cc8:	4413      	add	r3, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	3b08      	subs	r3, #8
 8003cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8003d08 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cdc:	091b      	lsrs	r3, r3, #4
 8003cde:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8003d0c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ce4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f003 031f 	and.w	r3, r3, #31
 8003cec:	2201      	movs	r2, #1
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	40020407 	.word	0x40020407
 8003d04:	4002081c 	.word	0x4002081c
 8003d08:	cccccccd 	.word	0xcccccccd
 8003d0c:	40020880 	.word	0x40020880

08003d10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d20:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	4b0b      	ldr	r3, [pc, #44]	@ (8003d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003d26:	4413      	add	r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a09      	ldr	r2, [pc, #36]	@ (8003d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003d34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	2201      	movs	r2, #1
 8003d40:	409a      	lsls	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003d46:	bf00      	nop
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	1000823f 	.word	0x1000823f
 8003d58:	40020940 	.word	0x40020940

08003d5c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b087      	sub	sp, #28
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d66:	2300      	movs	r3, #0
 8003d68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d6a:	e14c      	b.n	8004006 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	2101      	movs	r1, #1
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	fa01 f303 	lsl.w	r3, r1, r3
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 813e 	beq.w	8004000 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f003 0303 	and.w	r3, r3, #3
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d005      	beq.n	8003d9c <HAL_GPIO_Init+0x40>
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f003 0303 	and.w	r3, r3, #3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d130      	bne.n	8003dfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	005b      	lsls	r3, r3, #1
 8003da6:	2203      	movs	r2, #3
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	43db      	mvns	r3, r3
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4013      	ands	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	68da      	ldr	r2, [r3, #12]
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4013      	ands	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	091b      	lsrs	r3, r3, #4
 8003de8:	f003 0201 	and.w	r2, r3, #1
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f003 0303 	and.w	r3, r3, #3
 8003e06:	2b03      	cmp	r3, #3
 8003e08:	d017      	beq.n	8003e3a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	2203      	movs	r2, #3
 8003e16:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1a:	43db      	mvns	r3, r3
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f003 0303 	and.w	r3, r3, #3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d123      	bne.n	8003e8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	08da      	lsrs	r2, r3, #3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	3208      	adds	r2, #8
 8003e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	220f      	movs	r2, #15
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	43db      	mvns	r3, r3
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4013      	ands	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	691a      	ldr	r2, [r3, #16]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	08da      	lsrs	r2, r3, #3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	3208      	adds	r2, #8
 8003e88:	6939      	ldr	r1, [r7, #16]
 8003e8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	2203      	movs	r2, #3
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43db      	mvns	r3, r3
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f003 0203 	and.w	r2, r3, #3
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 8098 	beq.w	8004000 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003ed0:	4a54      	ldr	r2, [pc, #336]	@ (8004024 <HAL_GPIO_Init+0x2c8>)
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	089b      	lsrs	r3, r3, #2
 8003ed6:	3302      	adds	r3, #2
 8003ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003edc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	220f      	movs	r2, #15
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	43db      	mvns	r3, r3
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003efa:	d019      	beq.n	8003f30 <HAL_GPIO_Init+0x1d4>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a4a      	ldr	r2, [pc, #296]	@ (8004028 <HAL_GPIO_Init+0x2cc>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d013      	beq.n	8003f2c <HAL_GPIO_Init+0x1d0>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a49      	ldr	r2, [pc, #292]	@ (800402c <HAL_GPIO_Init+0x2d0>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d00d      	beq.n	8003f28 <HAL_GPIO_Init+0x1cc>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a48      	ldr	r2, [pc, #288]	@ (8004030 <HAL_GPIO_Init+0x2d4>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d007      	beq.n	8003f24 <HAL_GPIO_Init+0x1c8>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a47      	ldr	r2, [pc, #284]	@ (8004034 <HAL_GPIO_Init+0x2d8>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d101      	bne.n	8003f20 <HAL_GPIO_Init+0x1c4>
 8003f1c:	2304      	movs	r3, #4
 8003f1e:	e008      	b.n	8003f32 <HAL_GPIO_Init+0x1d6>
 8003f20:	2307      	movs	r3, #7
 8003f22:	e006      	b.n	8003f32 <HAL_GPIO_Init+0x1d6>
 8003f24:	2303      	movs	r3, #3
 8003f26:	e004      	b.n	8003f32 <HAL_GPIO_Init+0x1d6>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	e002      	b.n	8003f32 <HAL_GPIO_Init+0x1d6>
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e000      	b.n	8003f32 <HAL_GPIO_Init+0x1d6>
 8003f30:	2300      	movs	r3, #0
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	f002 0203 	and.w	r2, r2, #3
 8003f38:	0092      	lsls	r2, r2, #2
 8003f3a:	4093      	lsls	r3, r2
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f42:	4938      	ldr	r1, [pc, #224]	@ (8004024 <HAL_GPIO_Init+0x2c8>)
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	089b      	lsrs	r3, r3, #2
 8003f48:	3302      	adds	r3, #2
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f50:	4b39      	ldr	r3, [pc, #228]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d003      	beq.n	8003f74 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f74:	4a30      	ldr	r2, [pc, #192]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	43db      	mvns	r3, r3
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	4013      	ands	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d003      	beq.n	8003f9e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003f96:	693a      	ldr	r2, [r7, #16]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f9e:	4a26      	ldr	r2, [pc, #152]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003fa4:	4b24      	ldr	r3, [pc, #144]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003fca:	4a1b      	ldr	r2, [pc, #108]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8003fd2:	4b19      	ldr	r3, [pc, #100]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003fd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d003      	beq.n	8003ff8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ff8:	4a0f      	ldr	r2, [pc, #60]	@ (8004038 <HAL_GPIO_Init+0x2dc>)
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	3301      	adds	r3, #1
 8004004:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
 8004010:	2b00      	cmp	r3, #0
 8004012:	f47f aeab 	bne.w	8003d6c <HAL_GPIO_Init+0x10>
  }
}
 8004016:	bf00      	nop
 8004018:	bf00      	nop
 800401a:	371c      	adds	r7, #28
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	40010000 	.word	0x40010000
 8004028:	48000400 	.word	0x48000400
 800402c:	48000800 	.word	0x48000800
 8004030:	48000c00 	.word	0x48000c00
 8004034:	48001000 	.word	0x48001000
 8004038:	58000800 	.word	0x58000800

0800403c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	460b      	mov	r3, r1
 8004046:	807b      	strh	r3, [r7, #2]
 8004048:	4613      	mov	r3, r2
 800404a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800404c:	787b      	ldrb	r3, [r7, #1]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d003      	beq.n	800405a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004052:	887a      	ldrh	r2, [r7, #2]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004058:	e002      	b.n	8004060 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800405a:	887a      	ldrh	r2, [r7, #2]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	4603      	mov	r3, r0
 8004074:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004076:	4b08      	ldr	r3, [pc, #32]	@ (8004098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004078:	68da      	ldr	r2, [r3, #12]
 800407a:	88fb      	ldrh	r3, [r7, #6]
 800407c:	4013      	ands	r3, r2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d006      	beq.n	8004090 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004082:	4a05      	ldr	r2, [pc, #20]	@ (8004098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004084:	88fb      	ldrh	r3, [r7, #6]
 8004086:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004088:	88fb      	ldrh	r3, [r7, #6]
 800408a:	4618      	mov	r0, r3
 800408c:	f7fd fa65 	bl	800155a <HAL_GPIO_EXTI_Callback>
  }
}
 8004090:	bf00      	nop
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	58000800 	.word	0x58000800

0800409c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80040a2:	4b0a      	ldr	r3, [pc, #40]	@ (80040cc <HAL_HSEM_IRQHandler+0x30>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80040a8:	4b08      	ldr	r3, [pc, #32]	@ (80040cc <HAL_HSEM_IRQHandler+0x30>)
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	43db      	mvns	r3, r3
 80040b0:	4906      	ldr	r1, [pc, #24]	@ (80040cc <HAL_HSEM_IRQHandler+0x30>)
 80040b2:	4013      	ands	r3, r2
 80040b4:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80040b6:	4a05      	ldr	r2, [pc, #20]	@ (80040cc <HAL_HSEM_IRQHandler+0x30>)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 f807 	bl	80040d0 <HAL_HSEM_FreeCallback>
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	58001500 	.word	0x58001500

080040d0 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e08d      	b.n	8004212 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f885 	bl	800421a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2224      	movs	r2, #36	@ 0x24
 8004114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0201 	bic.w	r2, r2, #1
 8004126:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004134:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004144:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d107      	bne.n	800415e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689a      	ldr	r2, [r3, #8]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800415a:	609a      	str	r2, [r3, #8]
 800415c:	e006      	b.n	800416c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689a      	ldr	r2, [r3, #8]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800416a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	2b02      	cmp	r3, #2
 8004172:	d108      	bne.n	8004186 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004182:	605a      	str	r2, [r3, #4]
 8004184:	e007      	b.n	8004196 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004194:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	691a      	ldr	r2, [r3, #16]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	69d9      	ldr	r1, [r3, #28]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a1a      	ldr	r2, [r3, #32]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	430a      	orrs	r2, r1
 80041e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2220      	movs	r2, #32
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
	...

08004230 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b088      	sub	sp, #32
 8004234:	af02      	add	r7, sp, #8
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	4608      	mov	r0, r1
 800423a:	4611      	mov	r1, r2
 800423c:	461a      	mov	r2, r3
 800423e:	4603      	mov	r3, r0
 8004240:	817b      	strh	r3, [r7, #10]
 8004242:	460b      	mov	r3, r1
 8004244:	813b      	strh	r3, [r7, #8]
 8004246:	4613      	mov	r3, r2
 8004248:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b20      	cmp	r3, #32
 8004254:	f040 80f9 	bne.w	800444a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d002      	beq.n	8004264 <HAL_I2C_Mem_Write+0x34>
 800425e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004260:	2b00      	cmp	r3, #0
 8004262:	d105      	bne.n	8004270 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800426a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e0ed      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <HAL_I2C_Mem_Write+0x4e>
 800427a:	2302      	movs	r3, #2
 800427c:	e0e6      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004286:	f7ff f879 	bl	800337c <HAL_GetTick>
 800428a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	9300      	str	r3, [sp, #0]
 8004290:	2319      	movs	r3, #25
 8004292:	2201      	movs	r2, #1
 8004294:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 fac3 	bl	8004824 <I2C_WaitOnFlagUntilTimeout>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e0d1      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2221      	movs	r2, #33	@ 0x21
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2240      	movs	r2, #64	@ 0x40
 80042b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a3a      	ldr	r2, [r7, #32]
 80042c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80042c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042d0:	88f8      	ldrh	r0, [r7, #6]
 80042d2:	893a      	ldrh	r2, [r7, #8]
 80042d4:	8979      	ldrh	r1, [r7, #10]
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	9301      	str	r3, [sp, #4]
 80042da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	4603      	mov	r3, r0
 80042e0:	68f8      	ldr	r0, [r7, #12]
 80042e2:	f000 f9d3 	bl	800468c <I2C_RequestMemoryWrite>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d005      	beq.n	80042f8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e0a9      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2bff      	cmp	r3, #255	@ 0xff
 8004300:	d90e      	bls.n	8004320 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	22ff      	movs	r2, #255	@ 0xff
 8004306:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800430c:	b2da      	uxtb	r2, r3
 800430e:	8979      	ldrh	r1, [r7, #10]
 8004310:	2300      	movs	r3, #0
 8004312:	9300      	str	r3, [sp, #0]
 8004314:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f000 fc47 	bl	8004bac <I2C_TransferConfig>
 800431e:	e00f      	b.n	8004340 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004324:	b29a      	uxth	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800432e:	b2da      	uxtb	r2, r3
 8004330:	8979      	ldrh	r1, [r7, #10]
 8004332:	2300      	movs	r3, #0
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 fc36 	bl	8004bac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004340:	697a      	ldr	r2, [r7, #20]
 8004342:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f000 fac6 	bl	80048d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e07b      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004358:	781a      	ldrb	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436e:	b29b      	uxth	r3, r3
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d034      	beq.n	80043f8 <HAL_I2C_Mem_Write+0x1c8>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004392:	2b00      	cmp	r3, #0
 8004394:	d130      	bne.n	80043f8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439c:	2200      	movs	r2, #0
 800439e:	2180      	movs	r1, #128	@ 0x80
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 fa3f 	bl	8004824 <I2C_WaitOnFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e04d      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2bff      	cmp	r3, #255	@ 0xff
 80043b8:	d90e      	bls.n	80043d8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	22ff      	movs	r2, #255	@ 0xff
 80043be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c4:	b2da      	uxtb	r2, r3
 80043c6:	8979      	ldrh	r1, [r7, #10]
 80043c8:	2300      	movs	r3, #0
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f000 fbeb 	bl	8004bac <I2C_TransferConfig>
 80043d6:	e00f      	b.n	80043f8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043dc:	b29a      	uxth	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	8979      	ldrh	r1, [r7, #10]
 80043ea:	2300      	movs	r3, #0
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 fbda 	bl	8004bac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d19e      	bne.n	8004340 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 faac 	bl	8004964 <I2C_WaitOnSTOPFlagUntilTimeout>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e01a      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2220      	movs	r2, #32
 800441c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6859      	ldr	r1, [r3, #4]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	4b0a      	ldr	r3, [pc, #40]	@ (8004454 <HAL_I2C_Mem_Write+0x224>)
 800442a:	400b      	ands	r3, r1
 800442c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004446:	2300      	movs	r3, #0
 8004448:	e000      	b.n	800444c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800444a:	2302      	movs	r3, #2
  }
}
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	fe00e800 	.word	0xfe00e800

08004458 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b088      	sub	sp, #32
 800445c:	af02      	add	r7, sp, #8
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	4608      	mov	r0, r1
 8004462:	4611      	mov	r1, r2
 8004464:	461a      	mov	r2, r3
 8004466:	4603      	mov	r3, r0
 8004468:	817b      	strh	r3, [r7, #10]
 800446a:	460b      	mov	r3, r1
 800446c:	813b      	strh	r3, [r7, #8]
 800446e:	4613      	mov	r3, r2
 8004470:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b20      	cmp	r3, #32
 800447c:	f040 80fd 	bne.w	800467a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d002      	beq.n	800448c <HAL_I2C_Mem_Read+0x34>
 8004486:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004488:	2b00      	cmp	r3, #0
 800448a:	d105      	bne.n	8004498 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004492:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0f1      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <HAL_I2C_Mem_Read+0x4e>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e0ea      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044ae:	f7fe ff65 	bl	800337c <HAL_GetTick>
 80044b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	2319      	movs	r3, #25
 80044ba:	2201      	movs	r2, #1
 80044bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f000 f9af 	bl	8004824 <I2C_WaitOnFlagUntilTimeout>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0d5      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2222      	movs	r2, #34	@ 0x22
 80044d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2240      	movs	r2, #64	@ 0x40
 80044dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a3a      	ldr	r2, [r7, #32]
 80044ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044f8:	88f8      	ldrh	r0, [r7, #6]
 80044fa:	893a      	ldrh	r2, [r7, #8]
 80044fc:	8979      	ldrh	r1, [r7, #10]
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	9301      	str	r3, [sp, #4]
 8004502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	4603      	mov	r3, r0
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f000 f913 	bl	8004734 <I2C_RequestMemoryRead>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d005      	beq.n	8004520 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e0ad      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004524:	b29b      	uxth	r3, r3
 8004526:	2bff      	cmp	r3, #255	@ 0xff
 8004528:	d90e      	bls.n	8004548 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	22ff      	movs	r2, #255	@ 0xff
 800452e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004534:	b2da      	uxtb	r2, r3
 8004536:	8979      	ldrh	r1, [r7, #10]
 8004538:	4b52      	ldr	r3, [pc, #328]	@ (8004684 <HAL_I2C_Mem_Read+0x22c>)
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fb33 	bl	8004bac <I2C_TransferConfig>
 8004546:	e00f      	b.n	8004568 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004556:	b2da      	uxtb	r2, r3
 8004558:	8979      	ldrh	r1, [r7, #10]
 800455a:	4b4a      	ldr	r3, [pc, #296]	@ (8004684 <HAL_I2C_Mem_Read+0x22c>)
 800455c:	9300      	str	r3, [sp, #0]
 800455e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f000 fb22 	bl	8004bac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800456e:	2200      	movs	r2, #0
 8004570:	2104      	movs	r1, #4
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 f956 	bl	8004824 <I2C_WaitOnFlagUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e07c      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458c:	b2d2      	uxtb	r2, r2
 800458e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800459e:	3b01      	subs	r3, #1
 80045a0:	b29a      	uxth	r2, r3
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	3b01      	subs	r3, #1
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d034      	beq.n	8004628 <HAL_I2C_Mem_Read+0x1d0>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d130      	bne.n	8004628 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045cc:	2200      	movs	r2, #0
 80045ce:	2180      	movs	r1, #128	@ 0x80
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 f927 	bl	8004824 <I2C_WaitOnFlagUntilTimeout>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e04d      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	2bff      	cmp	r3, #255	@ 0xff
 80045e8:	d90e      	bls.n	8004608 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	22ff      	movs	r2, #255	@ 0xff
 80045ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	8979      	ldrh	r1, [r7, #10]
 80045f8:	2300      	movs	r3, #0
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 fad3 	bl	8004bac <I2C_TransferConfig>
 8004606:	e00f      	b.n	8004628 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004616:	b2da      	uxtb	r2, r3
 8004618:	8979      	ldrh	r1, [r7, #10]
 800461a:	2300      	movs	r3, #0
 800461c:	9300      	str	r3, [sp, #0]
 800461e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 fac2 	bl	8004bac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800462c:	b29b      	uxth	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d19a      	bne.n	8004568 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f000 f994 	bl	8004964 <I2C_WaitOnSTOPFlagUntilTimeout>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e01a      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2220      	movs	r2, #32
 800464c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6859      	ldr	r1, [r3, #4]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	4b0b      	ldr	r3, [pc, #44]	@ (8004688 <HAL_I2C_Mem_Read+0x230>)
 800465a:	400b      	ands	r3, r1
 800465c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2220      	movs	r2, #32
 8004662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004676:	2300      	movs	r3, #0
 8004678:	e000      	b.n	800467c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800467a:	2302      	movs	r3, #2
  }
}
 800467c:	4618      	mov	r0, r3
 800467e:	3718      	adds	r7, #24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	80002400 	.word	0x80002400
 8004688:	fe00e800 	.word	0xfe00e800

0800468c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af02      	add	r7, sp, #8
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	4608      	mov	r0, r1
 8004696:	4611      	mov	r1, r2
 8004698:	461a      	mov	r2, r3
 800469a:	4603      	mov	r3, r0
 800469c:	817b      	strh	r3, [r7, #10]
 800469e:	460b      	mov	r3, r1
 80046a0:	813b      	strh	r3, [r7, #8]
 80046a2:	4613      	mov	r3, r2
 80046a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80046a6:	88fb      	ldrh	r3, [r7, #6]
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	8979      	ldrh	r1, [r7, #10]
 80046ac:	4b20      	ldr	r3, [pc, #128]	@ (8004730 <I2C_RequestMemoryWrite+0xa4>)
 80046ae:	9300      	str	r3, [sp, #0]
 80046b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f000 fa79 	bl	8004bac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ba:	69fa      	ldr	r2, [r7, #28]
 80046bc:	69b9      	ldr	r1, [r7, #24]
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 f909 	bl	80048d6 <I2C_WaitOnTXISFlagUntilTimeout>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e02c      	b.n	8004728 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046ce:	88fb      	ldrh	r3, [r7, #6]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d105      	bne.n	80046e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046d4:	893b      	ldrh	r3, [r7, #8]
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80046de:	e015      	b.n	800470c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80046e0:	893b      	ldrh	r3, [r7, #8]
 80046e2:	0a1b      	lsrs	r3, r3, #8
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ee:	69fa      	ldr	r2, [r7, #28]
 80046f0:	69b9      	ldr	r1, [r7, #24]
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 f8ef 	bl	80048d6 <I2C_WaitOnTXISFlagUntilTimeout>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e012      	b.n	8004728 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004702:	893b      	ldrh	r3, [r7, #8]
 8004704:	b2da      	uxtb	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2200      	movs	r2, #0
 8004714:	2180      	movs	r1, #128	@ 0x80
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f000 f884 	bl	8004824 <I2C_WaitOnFlagUntilTimeout>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e000      	b.n	8004728 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	80002000 	.word	0x80002000

08004734 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af02      	add	r7, sp, #8
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	4608      	mov	r0, r1
 800473e:	4611      	mov	r1, r2
 8004740:	461a      	mov	r2, r3
 8004742:	4603      	mov	r3, r0
 8004744:	817b      	strh	r3, [r7, #10]
 8004746:	460b      	mov	r3, r1
 8004748:	813b      	strh	r3, [r7, #8]
 800474a:	4613      	mov	r3, r2
 800474c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800474e:	88fb      	ldrh	r3, [r7, #6]
 8004750:	b2da      	uxtb	r2, r3
 8004752:	8979      	ldrh	r1, [r7, #10]
 8004754:	4b20      	ldr	r3, [pc, #128]	@ (80047d8 <I2C_RequestMemoryRead+0xa4>)
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	2300      	movs	r3, #0
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 fa26 	bl	8004bac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	69b9      	ldr	r1, [r7, #24]
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f000 f8b6 	bl	80048d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e02c      	b.n	80047ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004774:	88fb      	ldrh	r3, [r7, #6]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d105      	bne.n	8004786 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800477a:	893b      	ldrh	r3, [r7, #8]
 800477c:	b2da      	uxtb	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	629a      	str	r2, [r3, #40]	@ 0x28
 8004784:	e015      	b.n	80047b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004786:	893b      	ldrh	r3, [r7, #8]
 8004788:	0a1b      	lsrs	r3, r3, #8
 800478a:	b29b      	uxth	r3, r3
 800478c:	b2da      	uxtb	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004794:	69fa      	ldr	r2, [r7, #28]
 8004796:	69b9      	ldr	r1, [r7, #24]
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f89c 	bl	80048d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e012      	b.n	80047ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80047a8:	893b      	ldrh	r3, [r7, #8]
 80047aa:	b2da      	uxtb	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	9300      	str	r3, [sp, #0]
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	2200      	movs	r2, #0
 80047ba:	2140      	movs	r1, #64	@ 0x40
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f000 f831 	bl	8004824 <I2C_WaitOnFlagUntilTimeout>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e000      	b.n	80047ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	80002000 	.word	0x80002000

080047dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d103      	bne.n	80047fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2200      	movs	r2, #0
 80047f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b01      	cmp	r3, #1
 8004806:	d007      	beq.n	8004818 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699a      	ldr	r2, [r3, #24]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 0201 	orr.w	r2, r2, #1
 8004816:	619a      	str	r2, [r3, #24]
  }
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	603b      	str	r3, [r7, #0]
 8004830:	4613      	mov	r3, r2
 8004832:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004834:	e03b      	b.n	80048ae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	6839      	ldr	r1, [r7, #0]
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 f8d6 	bl	80049ec <I2C_IsErrorOccurred>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e041      	b.n	80048ce <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004850:	d02d      	beq.n	80048ae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004852:	f7fe fd93 	bl	800337c <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	429a      	cmp	r2, r3
 8004860:	d302      	bcc.n	8004868 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d122      	bne.n	80048ae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699a      	ldr	r2, [r3, #24]
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	4013      	ands	r3, r2
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	429a      	cmp	r2, r3
 8004876:	bf0c      	ite	eq
 8004878:	2301      	moveq	r3, #1
 800487a:	2300      	movne	r3, #0
 800487c:	b2db      	uxtb	r3, r3
 800487e:	461a      	mov	r2, r3
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	429a      	cmp	r2, r3
 8004884:	d113      	bne.n	80048ae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800488a:	f043 0220 	orr.w	r2, r3, #32
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e00f      	b.n	80048ce <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	699a      	ldr	r2, [r3, #24]
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	4013      	ands	r3, r2
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	bf0c      	ite	eq
 80048be:	2301      	moveq	r3, #1
 80048c0:	2300      	movne	r3, #0
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	461a      	mov	r2, r3
 80048c6:	79fb      	ldrb	r3, [r7, #7]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d0b4      	beq.n	8004836 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b084      	sub	sp, #16
 80048da:	af00      	add	r7, sp, #0
 80048dc:	60f8      	str	r0, [r7, #12]
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80048e2:	e033      	b.n	800494c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	68b9      	ldr	r1, [r7, #8]
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 f87f 	bl	80049ec <I2C_IsErrorOccurred>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e031      	b.n	800495c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fe:	d025      	beq.n	800494c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004900:	f7fe fd3c 	bl	800337c <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	429a      	cmp	r2, r3
 800490e:	d302      	bcc.n	8004916 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d11a      	bne.n	800494c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b02      	cmp	r3, #2
 8004922:	d013      	beq.n	800494c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004928:	f043 0220 	orr.w	r2, r3, #32
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2220      	movs	r2, #32
 8004934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e007      	b.n	800495c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b02      	cmp	r3, #2
 8004958:	d1c4      	bne.n	80048e4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004970:	e02f      	b.n	80049d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	68b9      	ldr	r1, [r7, #8]
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 f838 	bl	80049ec <I2C_IsErrorOccurred>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e02d      	b.n	80049e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004986:	f7fe fcf9 	bl	800337c <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	429a      	cmp	r2, r3
 8004994:	d302      	bcc.n	800499c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d11a      	bne.n	80049d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	f003 0320 	and.w	r3, r3, #32
 80049a6:	2b20      	cmp	r3, #32
 80049a8:	d013      	beq.n	80049d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ae:	f043 0220 	orr.w	r2, r3, #32
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e007      	b.n	80049e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	f003 0320 	and.w	r3, r3, #32
 80049dc:	2b20      	cmp	r3, #32
 80049de:	d1c8      	bne.n	8004972 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
	...

080049ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b08a      	sub	sp, #40	@ 0x28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049f8:	2300      	movs	r3, #0
 80049fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004a06:	2300      	movs	r3, #0
 8004a08:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	f003 0310 	and.w	r3, r3, #16
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d068      	beq.n	8004aea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2210      	movs	r2, #16
 8004a1e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a20:	e049      	b.n	8004ab6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a28:	d045      	beq.n	8004ab6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a2a:	f7fe fca7 	bl	800337c <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d302      	bcc.n	8004a40 <I2C_IsErrorOccurred+0x54>
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d13a      	bne.n	8004ab6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a4a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a52:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a62:	d121      	bne.n	8004aa8 <I2C_IsErrorOccurred+0xbc>
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a6a:	d01d      	beq.n	8004aa8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004a6c:	7cfb      	ldrb	r3, [r7, #19]
 8004a6e:	2b20      	cmp	r3, #32
 8004a70:	d01a      	beq.n	8004aa8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685a      	ldr	r2, [r3, #4]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a80:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004a82:	f7fe fc7b 	bl	800337c <HAL_GetTick>
 8004a86:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a88:	e00e      	b.n	8004aa8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004a8a:	f7fe fc77 	bl	800337c <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	2b19      	cmp	r3, #25
 8004a96:	d907      	bls.n	8004aa8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004a98:	6a3b      	ldr	r3, [r7, #32]
 8004a9a:	f043 0320 	orr.w	r3, r3, #32
 8004a9e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004aa6:	e006      	b.n	8004ab6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b20      	cmp	r3, #32
 8004ab4:	d1e9      	bne.n	8004a8a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	f003 0320 	and.w	r3, r3, #32
 8004ac0:	2b20      	cmp	r3, #32
 8004ac2:	d003      	beq.n	8004acc <I2C_IsErrorOccurred+0xe0>
 8004ac4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d0aa      	beq.n	8004a22 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004acc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d103      	bne.n	8004adc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2220      	movs	r2, #32
 8004ada:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004adc:	6a3b      	ldr	r3, [r7, #32]
 8004ade:	f043 0304 	orr.w	r3, r3, #4
 8004ae2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00b      	beq.n	8004b14 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004afc:	6a3b      	ldr	r3, [r7, #32]
 8004afe:	f043 0301 	orr.w	r3, r3, #1
 8004b02:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00b      	beq.n	8004b36 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	f043 0308 	orr.w	r3, r3, #8
 8004b24:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00b      	beq.n	8004b58 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	f043 0302 	orr.w	r3, r3, #2
 8004b46:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004b58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d01c      	beq.n	8004b9a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f7ff fe3b 	bl	80047dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6859      	ldr	r1, [r3, #4]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba8 <I2C_IsErrorOccurred+0x1bc>)
 8004b72:	400b      	ands	r3, r1
 8004b74:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b7a:	6a3b      	ldr	r3, [r7, #32]
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2220      	movs	r2, #32
 8004b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004b9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3728      	adds	r7, #40	@ 0x28
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	fe00e800 	.word	0xfe00e800

08004bac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b087      	sub	sp, #28
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	607b      	str	r3, [r7, #4]
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	817b      	strh	r3, [r7, #10]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004bbe:	897b      	ldrh	r3, [r7, #10]
 8004bc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004bc4:	7a7b      	ldrb	r3, [r7, #9]
 8004bc6:	041b      	lsls	r3, r3, #16
 8004bc8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004bcc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bda:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	0d5b      	lsrs	r3, r3, #21
 8004be6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004bea:	4b08      	ldr	r3, [pc, #32]	@ (8004c0c <I2C_TransferConfig+0x60>)
 8004bec:	430b      	orrs	r3, r1
 8004bee:	43db      	mvns	r3, r3
 8004bf0:	ea02 0103 	and.w	r1, r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004bfe:	bf00      	nop
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	03ff63ff 	.word	0x03ff63ff

08004c10 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d01e      	beq.n	8004c60 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8004c22:	4b13      	ldr	r3, [pc, #76]	@ (8004c70 <HAL_IPCC_Init+0x60>)
 8004c24:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d102      	bne.n	8004c38 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7fe f99c 	bl	8002f70 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8004c38:	68b8      	ldr	r0, [r7, #8]
 8004c3a:	f000 f85b 	bl	8004cf4 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f82c 	bl	8004ca8 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8004c5e:	e001      	b.n	8004c64 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	58000c00 	.word	0x58000c00

08004c74 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8004c82:	bf00      	nop
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b085      	sub	sp, #20
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	60f8      	str	r0, [r7, #12]
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	3714      	adds	r7, #20
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	e00f      	b.n	8004cd6 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	4413      	add	r3, r2
 8004cbe:	4a0b      	ldr	r2, [pc, #44]	@ (8004cec <IPCC_SetDefaultCallbacks+0x44>)
 8004cc0:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	3306      	adds	r3, #6
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4413      	add	r3, r2
 8004ccc:	4a08      	ldr	r2, [pc, #32]	@ (8004cf0 <IPCC_SetDefaultCallbacks+0x48>)
 8004cce:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	60fb      	str	r3, [r7, #12]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b05      	cmp	r3, #5
 8004cda:	d9ec      	bls.n	8004cb6 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8004cdc:	bf00      	nop
 8004cde:	bf00      	nop
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	08004c75 	.word	0x08004c75
 8004cf0:	08004c8f 	.word	0x08004c8f

08004cf4 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8004d08:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	223f      	movs	r2, #63	@ 0x3f
 8004d0e:	609a      	str	r2, [r3, #8]
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d20:	4b05      	ldr	r3, [pc, #20]	@ (8004d38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a04      	ldr	r2, [pc, #16]	@ (8004d38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004d26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d2a:	6013      	str	r3, [r2, #0]
}
 8004d2c:	bf00      	nop
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	58000400 	.word	0x58000400

08004d3c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004d40:	4b04      	ldr	r3, [pc, #16]	@ (8004d54 <HAL_PWREx_GetVoltageRange+0x18>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	58000400 	.word	0x58000400

08004d58 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004d5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d6a:	d101      	bne.n	8004d70 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e000      	b.n	8004d72 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <LL_RCC_HSE_Enable>:
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004d80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8e:	6013      	str	r3, [r2, #0]
}
 8004d90:	bf00      	nop
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <LL_RCC_HSE_Disable>:
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004d9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dac:	6013      	str	r3, [r2, #0]
}
 8004dae:	bf00      	nop
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <LL_RCC_HSE_IsReady>:
{
 8004db8:	b480      	push	{r7}
 8004dba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dca:	d101      	bne.n	8004dd0 <LL_RCC_HSE_IsReady+0x18>
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e000      	b.n	8004dd2 <LL_RCC_HSE_IsReady+0x1a>
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <LL_RCC_HSI_Enable>:
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004de0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004dea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dee:	6013      	str	r3, [r2, #0]
}
 8004df0:	bf00      	nop
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <LL_RCC_HSI_Disable>:
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004dfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e0c:	6013      	str	r3, [r2, #0]
}
 8004e0e:	bf00      	nop
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <LL_RCC_HSI_IsReady>:
{
 8004e18:	b480      	push	{r7}
 8004e1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e2a:	d101      	bne.n	8004e30 <LL_RCC_HSI_IsReady+0x18>
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e000      	b.n	8004e32 <LL_RCC_HSI_IsReady+0x1a>
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <LL_RCC_HSI_SetCalibTrimming>:
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	061b      	lsls	r3, r3, #24
 8004e52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e56:	4313      	orrs	r3, r2
 8004e58:	604b      	str	r3, [r1, #4]
}
 8004e5a:	bf00      	nop
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr

08004e66 <LL_RCC_HSI48_Enable>:
{
 8004e66:	b480      	push	{r7}
 8004e68:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e76:	f043 0301 	orr.w	r3, r3, #1
 8004e7a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004e7e:	bf00      	nop
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <LL_RCC_HSI48_Disable>:
{
 8004e88:	b480      	push	{r7}
 8004e8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e98:	f023 0301 	bic.w	r3, r3, #1
 8004e9c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004ea0:	bf00      	nop
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr

08004eaa <LL_RCC_HSI48_IsReady>:
{
 8004eaa:	b480      	push	{r7}
 8004eac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d101      	bne.n	8004ec2 <LL_RCC_HSI48_IsReady+0x18>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e000      	b.n	8004ec4 <LL_RCC_HSI48_IsReady+0x1a>
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <LL_RCC_LSE_Enable>:
{
 8004ece:	b480      	push	{r7}
 8004ed0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004ed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ede:	f043 0301 	orr.w	r3, r3, #1
 8004ee2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004ee6:	bf00      	nop
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <LL_RCC_LSE_Disable>:
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f00:	f023 0301 	bic.w	r3, r3, #1
 8004f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004f08:	bf00      	nop
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <LL_RCC_LSE_EnableBypass>:
{
 8004f12:	b480      	push	{r7}
 8004f14:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f22:	f043 0304 	orr.w	r3, r3, #4
 8004f26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004f2a:	bf00      	nop
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <LL_RCC_LSE_DisableBypass>:
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004f38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f44:	f023 0304 	bic.w	r3, r3, #4
 8004f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004f4c:	bf00      	nop
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr

08004f56 <LL_RCC_LSE_IsReady>:
{
 8004f56:	b480      	push	{r7}
 8004f58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004f5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d101      	bne.n	8004f6e <LL_RCC_LSE_IsReady+0x18>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e000      	b.n	8004f70 <LL_RCC_LSE_IsReady+0x1a>
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <LL_RCC_LSI1_Enable>:
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004f7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f8a:	f043 0301 	orr.w	r3, r3, #1
 8004f8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004f92:	bf00      	nop
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <LL_RCC_LSI1_Disable>:
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fac:	f023 0301 	bic.w	r3, r3, #1
 8004fb0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004fb4:	bf00      	nop
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <LL_RCC_LSI1_IsReady>:
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004fc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d101      	bne.n	8004fd6 <LL_RCC_LSI1_IsReady+0x18>
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e000      	b.n	8004fd8 <LL_RCC_LSI1_IsReady+0x1a>
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <LL_RCC_LSI2_Enable>:
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004fe6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ff2:	f043 0304 	orr.w	r3, r3, #4
 8004ff6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004ffa:	bf00      	nop
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <LL_RCC_LSI2_Disable>:
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800500c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005010:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005014:	f023 0304 	bic.w	r3, r3, #4
 8005018:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800501c:	bf00      	nop
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <LL_RCC_LSI2_IsReady>:
{
 8005026:	b480      	push	{r7}
 8005028:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800502a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800502e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b08      	cmp	r3, #8
 8005038:	d101      	bne.n	800503e <LL_RCC_LSI2_IsReady+0x18>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <LL_RCC_LSI2_IsReady+0x1a>
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr

0800504a <LL_RCC_LSI2_SetTrimming>:
{
 800504a:	b480      	push	{r7}
 800504c:	b083      	sub	sp, #12
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005052:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005056:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800505a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	021b      	lsls	r3, r3, #8
 8005062:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005066:	4313      	orrs	r3, r2
 8005068:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <LL_RCC_MSI_Enable>:
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800507c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005086:	f043 0301 	orr.w	r3, r3, #1
 800508a:	6013      	str	r3, [r2, #0]
}
 800508c:	bf00      	nop
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr

08005096 <LL_RCC_MSI_Disable>:
{
 8005096:	b480      	push	{r7}
 8005098:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800509a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050a4:	f023 0301 	bic.w	r3, r3, #1
 80050a8:	6013      	str	r3, [r2, #0]
}
 80050aa:	bf00      	nop
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <LL_RCC_MSI_IsReady>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80050b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d101      	bne.n	80050ca <LL_RCC_MSI_IsReady+0x16>
 80050c6:	2301      	movs	r3, #1
 80050c8:	e000      	b.n	80050cc <LL_RCC_MSI_IsReady+0x18>
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <LL_RCC_MSI_SetRange>:
{
 80050d6:	b480      	push	{r7}
 80050d8:	b083      	sub	sp, #12
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80050de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	600b      	str	r3, [r1, #0]
}
 80050f2:	bf00      	nop
 80050f4:	370c      	adds	r7, #12
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr

080050fe <LL_RCC_MSI_GetRange>:
{
 80050fe:	b480      	push	{r7}
 8005100:	b083      	sub	sp, #12
 8005102:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800510e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2bb0      	cmp	r3, #176	@ 0xb0
 8005114:	d901      	bls.n	800511a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8005116:	23b0      	movs	r3, #176	@ 0xb0
 8005118:	607b      	str	r3, [r7, #4]
  return msiRange;
 800511a:	687b      	ldr	r3, [r7, #4]
}
 800511c:	4618      	mov	r0, r3
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	021b      	lsls	r3, r3, #8
 800513e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005142:	4313      	orrs	r3, r2
 8005144:	604b      	str	r3, [r1, #4]
}
 8005146:	bf00      	nop
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <LL_RCC_SetSysClkSource>:
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800515a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	f023 0203 	bic.w	r2, r3, #3
 8005164:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4313      	orrs	r3, r2
 800516c:	608b      	str	r3, [r1, #8]
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <LL_RCC_GetSysClkSource>:
{
 800517a:	b480      	push	{r7}
 800517c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800517e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f003 030c 	and.w	r3, r3, #12
}
 8005188:	4618      	mov	r0, r3
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <LL_RCC_SetAHBPrescaler>:
{
 8005192:	b480      	push	{r7}
 8005194:	b083      	sub	sp, #12
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800519a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	608b      	str	r3, [r1, #8]
}
 80051ae:	bf00      	nop
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <LL_C2_RCC_SetAHBPrescaler>:
{
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80051c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051c6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80051ca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80051da:	bf00      	nop
 80051dc:	370c      	adds	r7, #12
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <LL_RCC_SetAHB4Prescaler>:
{
 80051e6:	b480      	push	{r7}
 80051e8:	b083      	sub	sp, #12
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80051ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80051f6:	f023 020f 	bic.w	r2, r3, #15
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	091b      	lsrs	r3, r3, #4
 80051fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005202:	4313      	orrs	r3, r2
 8005204:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <LL_RCC_SetAPB1Prescaler>:
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800521c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005226:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4313      	orrs	r3, r2
 800522e:	608b      	str	r3, [r1, #8]
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <LL_RCC_SetAPB2Prescaler>:
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800524e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4313      	orrs	r3, r2
 8005256:	608b      	str	r3, [r1, #8]
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <LL_RCC_GetAHBPrescaler>:
{
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005272:	4618      	mov	r0, r3
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <LL_RCC_GetAHB4Prescaler>:
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005284:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005288:	011b      	lsls	r3, r3, #4
 800528a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800528e:	4618      	mov	r0, r3
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <LL_RCC_GetAPB1Prescaler>:
{
 8005298:	b480      	push	{r7}
 800529a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800529c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <LL_RCC_GetAPB2Prescaler>:
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80052b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80052be:	4618      	mov	r0, r3
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80052cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052da:	6013      	str	r3, [r2, #0]
}
 80052dc:	bf00      	nop
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80052e6:	b480      	push	{r7}
 80052e8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80052ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052f8:	6013      	str	r3, [r2, #0]
}
 80052fa:	bf00      	nop
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005312:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005316:	d101      	bne.n	800531c <LL_RCC_PLL_IsReady+0x18>
 8005318:	2301      	movs	r3, #1
 800531a:	e000      	b.n	800531e <LL_RCC_PLL_IsReady+0x1a>
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005328:	b480      	push	{r7}
 800532a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800532c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	0a1b      	lsrs	r3, r3, #8
 8005334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8005338:	4618      	mov	r0, r3
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005342:	b480      	push	{r7}
 8005344:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8005350:	4618      	mov	r0, r3
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800535a:	b480      	push	{r7}
 800535c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800535e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8005368:	4618      	mov	r0, r3
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005372:	b480      	push	{r7}
 8005374:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	f003 0303 	and.w	r3, r3, #3
}
 8005380:	4618      	mov	r0, r3
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800538a:	b480      	push	{r7}
 800538c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800538e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800539c:	d101      	bne.n	80053a2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800539e:	2301      	movs	r3, #1
 80053a0:	e000      	b.n	80053a4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80053ae:	b480      	push	{r7}
 80053b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80053b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80053ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053c2:	d101      	bne.n	80053c8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80053c4:	2301      	movs	r3, #1
 80053c6:	e000      	b.n	80053ca <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80053d4:	b480      	push	{r7}
 80053d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80053d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053dc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80053e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053e8:	d101      	bne.n	80053ee <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80053ea:	2301      	movs	r3, #1
 80053ec:	e000      	b.n	80053f0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr

080053fa <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80053fa:	b480      	push	{r7}
 80053fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80053fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005408:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800540c:	d101      	bne.n	8005412 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr

0800541e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800541e:	b480      	push	{r7}
 8005420:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005422:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800542c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005430:	d101      	bne.n	8005436 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005432:	2301      	movs	r3, #1
 8005434:	e000      	b.n	8005438 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
	...

08005444 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005444:	b590      	push	{r4, r7, lr}
 8005446:	b08d      	sub	sp, #52	@ 0x34
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d101      	bne.n	8005456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e363      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0320 	and.w	r3, r3, #32
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 808d 	beq.w	800557e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005464:	f7ff fe89 	bl	800517a <LL_RCC_GetSysClkSource>
 8005468:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800546a:	f7ff ff82 	bl	8005372 <LL_RCC_PLL_GetMainSource>
 800546e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005472:	2b00      	cmp	r3, #0
 8005474:	d005      	beq.n	8005482 <HAL_RCC_OscConfig+0x3e>
 8005476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005478:	2b0c      	cmp	r3, #12
 800547a:	d147      	bne.n	800550c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800547c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547e:	2b01      	cmp	r3, #1
 8005480:	d144      	bne.n	800550c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e347      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8005492:	f7ff fe34 	bl	80050fe <LL_RCC_MSI_GetRange>
 8005496:	4603      	mov	r3, r0
 8005498:	429c      	cmp	r4, r3
 800549a:	d914      	bls.n	80054c6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a0:	4618      	mov	r0, r3
 80054a2:	f000 fd2f 	bl	8005f04 <RCC_SetFlashLatencyFromMSIRange>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d001      	beq.n	80054b0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e336      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7ff fe0e 	bl	80050d6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff fe32 	bl	8005128 <LL_RCC_MSI_SetCalibTrimming>
 80054c4:	e013      	b.n	80054ee <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7ff fe03 	bl	80050d6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff fe27 	bl	8005128 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054de:	4618      	mov	r0, r3
 80054e0:	f000 fd10 	bl	8005f04 <RCC_SetFlashLatencyFromMSIRange>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d001      	beq.n	80054ee <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e317      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80054ee:	f000 fcc9 	bl	8005e84 <HAL_RCC_GetHCLKFreq>
 80054f2:	4603      	mov	r3, r0
 80054f4:	4aa4      	ldr	r2, [pc, #656]	@ (8005788 <HAL_RCC_OscConfig+0x344>)
 80054f6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80054f8:	4ba4      	ldr	r3, [pc, #656]	@ (800578c <HAL_RCC_OscConfig+0x348>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fd feef 	bl	80032e0 <HAL_InitTick>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d039      	beq.n	800557c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e308      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d01e      	beq.n	8005552 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005514:	f7ff fdb0 	bl	8005078 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005518:	f7fd ff30 	bl	800337c <HAL_GetTick>
 800551c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005520:	f7fd ff2c 	bl	800337c <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e2f5      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8005532:	f7ff fdbf 	bl	80050b4 <LL_RCC_MSI_IsReady>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0f1      	beq.n	8005520 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005540:	4618      	mov	r0, r3
 8005542:	f7ff fdc8 	bl	80050d6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a1b      	ldr	r3, [r3, #32]
 800554a:	4618      	mov	r0, r3
 800554c:	f7ff fdec 	bl	8005128 <LL_RCC_MSI_SetCalibTrimming>
 8005550:	e015      	b.n	800557e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005552:	f7ff fda0 	bl	8005096 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005556:	f7fd ff11 	bl	800337c <HAL_GetTick>
 800555a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800555c:	e008      	b.n	8005570 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800555e:	f7fd ff0d 	bl	800337c <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d901      	bls.n	8005570 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e2d6      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005570:	f7ff fda0 	bl	80050b4 <LL_RCC_MSI_IsReady>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d1f1      	bne.n	800555e <HAL_RCC_OscConfig+0x11a>
 800557a:	e000      	b.n	800557e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800557c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d047      	beq.n	800561a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800558a:	f7ff fdf6 	bl	800517a <LL_RCC_GetSysClkSource>
 800558e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005590:	f7ff feef 	bl	8005372 <LL_RCC_PLL_GetMainSource>
 8005594:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005596:	6a3b      	ldr	r3, [r7, #32]
 8005598:	2b08      	cmp	r3, #8
 800559a:	d005      	beq.n	80055a8 <HAL_RCC_OscConfig+0x164>
 800559c:	6a3b      	ldr	r3, [r7, #32]
 800559e:	2b0c      	cmp	r3, #12
 80055a0:	d108      	bne.n	80055b4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	d105      	bne.n	80055b4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d134      	bne.n	800561a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e2b4      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055bc:	d102      	bne.n	80055c4 <HAL_RCC_OscConfig+0x180>
 80055be:	f7ff fbdd 	bl	8004d7c <LL_RCC_HSE_Enable>
 80055c2:	e001      	b.n	80055c8 <HAL_RCC_OscConfig+0x184>
 80055c4:	f7ff fbe9 	bl	8004d9a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d012      	beq.n	80055f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d0:	f7fd fed4 	bl	800337c <HAL_GetTick>
 80055d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80055d6:	e008      	b.n	80055ea <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055d8:	f7fd fed0 	bl	800337c <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	2b64      	cmp	r3, #100	@ 0x64
 80055e4:	d901      	bls.n	80055ea <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	e299      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80055ea:	f7ff fbe5 	bl	8004db8 <LL_RCC_HSE_IsReady>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d0f1      	beq.n	80055d8 <HAL_RCC_OscConfig+0x194>
 80055f4:	e011      	b.n	800561a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f6:	f7fd fec1 	bl	800337c <HAL_GetTick>
 80055fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80055fc:	e008      	b.n	8005610 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055fe:	f7fd febd 	bl	800337c <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b64      	cmp	r3, #100	@ 0x64
 800560a:	d901      	bls.n	8005610 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e286      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005610:	f7ff fbd2 	bl	8004db8 <LL_RCC_HSE_IsReady>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1f1      	bne.n	80055fe <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d04c      	beq.n	80056c0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005626:	f7ff fda8 	bl	800517a <LL_RCC_GetSysClkSource>
 800562a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800562c:	f7ff fea1 	bl	8005372 <LL_RCC_PLL_GetMainSource>
 8005630:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	2b04      	cmp	r3, #4
 8005636:	d005      	beq.n	8005644 <HAL_RCC_OscConfig+0x200>
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	2b0c      	cmp	r3, #12
 800563c:	d10e      	bne.n	800565c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2b02      	cmp	r3, #2
 8005642:	d10b      	bne.n	800565c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d101      	bne.n	8005650 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e266      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	4618      	mov	r0, r3
 8005656:	f7ff fbf1 	bl	8004e3c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800565a:	e031      	b.n	80056c0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d019      	beq.n	8005698 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005664:	f7ff fbba 	bl	8004ddc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005668:	f7fd fe88 	bl	800337c <HAL_GetTick>
 800566c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800566e:	e008      	b.n	8005682 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005670:	f7fd fe84 	bl	800337c <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	2b02      	cmp	r3, #2
 800567c:	d901      	bls.n	8005682 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e24d      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005682:	f7ff fbc9 	bl	8004e18 <LL_RCC_HSI_IsReady>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d0f1      	beq.n	8005670 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	4618      	mov	r0, r3
 8005692:	f7ff fbd3 	bl	8004e3c <LL_RCC_HSI_SetCalibTrimming>
 8005696:	e013      	b.n	80056c0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005698:	f7ff fbaf 	bl	8004dfa <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800569c:	f7fd fe6e 	bl	800337c <HAL_GetTick>
 80056a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80056a2:	e008      	b.n	80056b6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056a4:	f7fd fe6a 	bl	800337c <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d901      	bls.n	80056b6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e233      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80056b6:	f7ff fbaf 	bl	8004e18 <LL_RCC_HSI_IsReady>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1f1      	bne.n	80056a4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0308 	and.w	r3, r3, #8
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d106      	bne.n	80056da <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 80a3 	beq.w	8005820 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d076      	beq.n	80057d0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0310 	and.w	r3, r3, #16
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d046      	beq.n	800577c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80056ee:	f7ff fc66 	bl	8004fbe <LL_RCC_LSI1_IsReady>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d113      	bne.n	8005720 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80056f8:	f7ff fc3f 	bl	8004f7a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80056fc:	f7fd fe3e 	bl	800337c <HAL_GetTick>
 8005700:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005704:	f7fd fe3a 	bl	800337c <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e203      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005716:	f7ff fc52 	bl	8004fbe <LL_RCC_LSI1_IsReady>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d0f1      	beq.n	8005704 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005720:	f7ff fc5f 	bl	8004fe2 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005724:	f7fd fe2a 	bl	800337c <HAL_GetTick>
 8005728:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800572a:	e008      	b.n	800573e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800572c:	f7fd fe26 	bl	800337c <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	2b03      	cmp	r3, #3
 8005738:	d901      	bls.n	800573e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e1ef      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800573e:	f7ff fc72 	bl	8005026 <LL_RCC_LSI2_IsReady>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0f1      	beq.n	800572c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	4618      	mov	r0, r3
 800574e:	f7ff fc7c 	bl	800504a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8005752:	f7ff fc23 	bl	8004f9c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005756:	f7fd fe11 	bl	800337c <HAL_GetTick>
 800575a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800575c:	e008      	b.n	8005770 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800575e:	f7fd fe0d 	bl	800337c <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	2b02      	cmp	r3, #2
 800576a:	d901      	bls.n	8005770 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800576c:	2303      	movs	r3, #3
 800576e:	e1d6      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005770:	f7ff fc25 	bl	8004fbe <LL_RCC_LSI1_IsReady>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1f1      	bne.n	800575e <HAL_RCC_OscConfig+0x31a>
 800577a:	e051      	b.n	8005820 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800577c:	f7ff fbfd 	bl	8004f7a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005780:	f7fd fdfc 	bl	800337c <HAL_GetTick>
 8005784:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8005786:	e00c      	b.n	80057a2 <HAL_RCC_OscConfig+0x35e>
 8005788:	20000008 	.word	0x20000008
 800578c:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005790:	f7fd fdf4 	bl	800337c <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e1bd      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80057a2:	f7ff fc0c 	bl	8004fbe <LL_RCC_LSI1_IsReady>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d0f1      	beq.n	8005790 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80057ac:	f7ff fc2a 	bl	8005004 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80057b0:	e008      	b.n	80057c4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80057b2:	f7fd fde3 	bl	800337c <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	2b03      	cmp	r3, #3
 80057be:	d901      	bls.n	80057c4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e1ac      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80057c4:	f7ff fc2f 	bl	8005026 <LL_RCC_LSI2_IsReady>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1f1      	bne.n	80057b2 <HAL_RCC_OscConfig+0x36e>
 80057ce:	e027      	b.n	8005820 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80057d0:	f7ff fc18 	bl	8005004 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d4:	f7fd fdd2 	bl	800337c <HAL_GetTick>
 80057d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80057dc:	f7fd fdce 	bl	800337c <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b03      	cmp	r3, #3
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e197      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80057ee:	f7ff fc1a 	bl	8005026 <LL_RCC_LSI2_IsReady>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1f1      	bne.n	80057dc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80057f8:	f7ff fbd0 	bl	8004f9c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057fc:	f7fd fdbe 	bl	800337c <HAL_GetTick>
 8005800:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005802:	e008      	b.n	8005816 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005804:	f7fd fdba 	bl	800337c <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	2b02      	cmp	r3, #2
 8005810:	d901      	bls.n	8005816 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	e183      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005816:	f7ff fbd2 	bl	8004fbe <LL_RCC_LSI1_IsReady>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1f1      	bne.n	8005804 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d05b      	beq.n	80058e4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800582c:	4ba7      	ldr	r3, [pc, #668]	@ (8005acc <HAL_RCC_OscConfig+0x688>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005834:	2b00      	cmp	r3, #0
 8005836:	d114      	bne.n	8005862 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005838:	f7ff fa70 	bl	8004d1c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800583c:	f7fd fd9e 	bl	800337c <HAL_GetTick>
 8005840:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005842:	e008      	b.n	8005856 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005844:	f7fd fd9a 	bl	800337c <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d901      	bls.n	8005856 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e163      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005856:	4b9d      	ldr	r3, [pc, #628]	@ (8005acc <HAL_RCC_OscConfig+0x688>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800585e:	2b00      	cmp	r3, #0
 8005860:	d0f0      	beq.n	8005844 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d102      	bne.n	8005870 <HAL_RCC_OscConfig+0x42c>
 800586a:	f7ff fb30 	bl	8004ece <LL_RCC_LSE_Enable>
 800586e:	e00c      	b.n	800588a <HAL_RCC_OscConfig+0x446>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	2b05      	cmp	r3, #5
 8005876:	d104      	bne.n	8005882 <HAL_RCC_OscConfig+0x43e>
 8005878:	f7ff fb4b 	bl	8004f12 <LL_RCC_LSE_EnableBypass>
 800587c:	f7ff fb27 	bl	8004ece <LL_RCC_LSE_Enable>
 8005880:	e003      	b.n	800588a <HAL_RCC_OscConfig+0x446>
 8005882:	f7ff fb35 	bl	8004ef0 <LL_RCC_LSE_Disable>
 8005886:	f7ff fb55 	bl	8004f34 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d014      	beq.n	80058bc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005892:	f7fd fd73 	bl	800337c <HAL_GetTick>
 8005896:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005898:	e00a      	b.n	80058b0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800589a:	f7fd fd6f 	bl	800337c <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d901      	bls.n	80058b0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e136      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80058b0:	f7ff fb51 	bl	8004f56 <LL_RCC_LSE_IsReady>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d0ef      	beq.n	800589a <HAL_RCC_OscConfig+0x456>
 80058ba:	e013      	b.n	80058e4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058bc:	f7fd fd5e 	bl	800337c <HAL_GetTick>
 80058c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80058c2:	e00a      	b.n	80058da <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c4:	f7fd fd5a 	bl	800337c <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e121      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80058da:	f7ff fb3c 	bl	8004f56 <LL_RCC_LSE_IsReady>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1ef      	bne.n	80058c4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d02c      	beq.n	800594a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d014      	beq.n	8005922 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80058f8:	f7ff fab5 	bl	8004e66 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058fc:	f7fd fd3e 	bl	800337c <HAL_GetTick>
 8005900:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005902:	e008      	b.n	8005916 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005904:	f7fd fd3a 	bl	800337c <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d901      	bls.n	8005916 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e103      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005916:	f7ff fac8 	bl	8004eaa <LL_RCC_HSI48_IsReady>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d0f1      	beq.n	8005904 <HAL_RCC_OscConfig+0x4c0>
 8005920:	e013      	b.n	800594a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005922:	f7ff fab1 	bl	8004e88 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005926:	f7fd fd29 	bl	800337c <HAL_GetTick>
 800592a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800592e:	f7fd fd25 	bl	800337c <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e0ee      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005940:	f7ff fab3 	bl	8004eaa <LL_RCC_HSI48_IsReady>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1f1      	bne.n	800592e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 80e4 	beq.w	8005b1c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005954:	f7ff fc11 	bl	800517a <LL_RCC_GetSysClkSource>
 8005958:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800595a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005966:	2b02      	cmp	r3, #2
 8005968:	f040 80b4 	bne.w	8005ad4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f003 0203 	and.w	r2, r3, #3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005976:	429a      	cmp	r2, r3
 8005978:	d123      	bne.n	80059c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005984:	429a      	cmp	r2, r3
 8005986:	d11c      	bne.n	80059c2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	0a1b      	lsrs	r3, r3, #8
 800598c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005994:	429a      	cmp	r2, r3
 8005996:	d114      	bne.n	80059c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d10d      	bne.n	80059c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d106      	bne.n	80059c2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80059be:	429a      	cmp	r2, r3
 80059c0:	d05d      	beq.n	8005a7e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	2b0c      	cmp	r3, #12
 80059c6:	d058      	beq.n	8005a7a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80059c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e0a1      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80059da:	f7ff fc84 	bl	80052e6 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80059de:	f7fd fccd 	bl	800337c <HAL_GetTick>
 80059e2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059e4:	e008      	b.n	80059f8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059e6:	f7fd fcc9 	bl	800337c <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e092      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d1ef      	bne.n	80059e6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a0a:	68da      	ldr	r2, [r3, #12]
 8005a0c:	4b30      	ldr	r3, [pc, #192]	@ (8005ad0 <HAL_RCC_OscConfig+0x68c>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005a18:	4311      	orrs	r1, r2
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005a1e:	0212      	lsls	r2, r2, #8
 8005a20:	4311      	orrs	r1, r2
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a26:	4311      	orrs	r1, r2
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005a2c:	4311      	orrs	r1, r2
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005a32:	430a      	orrs	r2, r1
 8005a34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005a3c:	f7ff fc44 	bl	80052c8 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a4e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a50:	f7fd fc94 	bl	800337c <HAL_GetTick>
 8005a54:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a56:	e008      	b.n	8005a6a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a58:	f7fd fc90 	bl	800337c <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e059      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d0ef      	beq.n	8005a58 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a78:	e050      	b.n	8005b1c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e04f      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d147      	bne.n	8005b1c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005a8c:	f7ff fc1c 	bl	80052c8 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005aa0:	f7fd fc6c 	bl	800337c <HAL_GetTick>
 8005aa4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aa6:	e008      	b.n	8005aba <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aa8:	f7fd fc68 	bl	800337c <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d901      	bls.n	8005aba <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e031      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0ef      	beq.n	8005aa8 <HAL_RCC_OscConfig+0x664>
 8005ac8:	e028      	b.n	8005b1c <HAL_RCC_OscConfig+0x6d8>
 8005aca:	bf00      	nop
 8005acc:	58000400 	.word	0x58000400
 8005ad0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	2b0c      	cmp	r3, #12
 8005ad8:	d01e      	beq.n	8005b18 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ada:	f7ff fc04 	bl	80052e6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ade:	f7fd fc4d 	bl	800337c <HAL_GetTick>
 8005ae2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ae4:	e008      	b.n	8005af8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ae6:	f7fd fc49 	bl	800337c <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d901      	bls.n	8005af8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e012      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005af8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1ef      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b10:	4b05      	ldr	r3, [pc, #20]	@ (8005b28 <HAL_RCC_OscConfig+0x6e4>)
 8005b12:	4013      	ands	r3, r2
 8005b14:	60cb      	str	r3, [r1, #12]
 8005b16:	e001      	b.n	8005b1c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e000      	b.n	8005b1e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3734      	adds	r7, #52	@ 0x34
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd90      	pop	{r4, r7, pc}
 8005b26:	bf00      	nop
 8005b28:	eefefffc 	.word	0xeefefffc

08005b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d101      	bne.n	8005b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e12d      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b40:	4b98      	ldr	r3, [pc, #608]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0307 	and.w	r3, r3, #7
 8005b48:	683a      	ldr	r2, [r7, #0]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d91b      	bls.n	8005b86 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b4e:	4b95      	ldr	r3, [pc, #596]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f023 0207 	bic.w	r2, r3, #7
 8005b56:	4993      	ldr	r1, [pc, #588]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b5e:	f7fd fc0d 	bl	800337c <HAL_GetTick>
 8005b62:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b64:	e008      	b.n	8005b78 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005b66:	f7fd fc09 	bl	800337c <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d901      	bls.n	8005b78 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e111      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b78:	4b8a      	ldr	r3, [pc, #552]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 0307 	and.w	r3, r3, #7
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d1ef      	bne.n	8005b66 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d016      	beq.n	8005bc0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7ff fafb 	bl	8005192 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b9c:	f7fd fbee 	bl	800337c <HAL_GetTick>
 8005ba0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005ba4:	f7fd fbea 	bl	800337c <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e0f2      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005bb6:	f7ff fbe8 	bl	800538a <LL_RCC_IsActiveFlag_HPRE>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0f1      	beq.n	8005ba4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0320 	and.w	r3, r3, #32
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d016      	beq.n	8005bfa <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7ff faf2 	bl	80051ba <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005bd6:	f7fd fbd1 	bl	800337c <HAL_GetTick>
 8005bda:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005bdc:	e008      	b.n	8005bf0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005bde:	f7fd fbcd 	bl	800337c <HAL_GetTick>
 8005be2:	4602      	mov	r2, r0
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d901      	bls.n	8005bf0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e0d5      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005bf0:	f7ff fbdd 	bl	80053ae <LL_RCC_IsActiveFlag_C2HPRE>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0f1      	beq.n	8005bde <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d016      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7ff faeb 	bl	80051e6 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c10:	f7fd fbb4 	bl	800337c <HAL_GetTick>
 8005c14:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005c16:	e008      	b.n	8005c2a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c18:	f7fd fbb0 	bl	800337c <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e0b8      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005c2a:	f7ff fbd3 	bl	80053d4 <LL_RCC_IsActiveFlag_SHDHPRE>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d0f1      	beq.n	8005c18 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d016      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	4618      	mov	r0, r3
 8005c46:	f7ff fae5 	bl	8005214 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c4a:	f7fd fb97 	bl	800337c <HAL_GetTick>
 8005c4e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005c50:	e008      	b.n	8005c64 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c52:	f7fd fb93 	bl	800337c <HAL_GetTick>
 8005c56:	4602      	mov	r2, r0
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	1ad3      	subs	r3, r2, r3
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d901      	bls.n	8005c64 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e09b      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005c64:	f7ff fbc9 	bl	80053fa <LL_RCC_IsActiveFlag_PPRE1>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d0f1      	beq.n	8005c52 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0308 	and.w	r3, r3, #8
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d017      	beq.n	8005caa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	00db      	lsls	r3, r3, #3
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7ff fadb 	bl	800523c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c86:	f7fd fb79 	bl	800337c <HAL_GetTick>
 8005c8a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c8c:	e008      	b.n	8005ca0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c8e:	f7fd fb75 	bl	800337c <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d901      	bls.n	8005ca0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e07d      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005ca0:	f7ff fbbd 	bl	800541e <LL_RCC_IsActiveFlag_PPRE2>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d0f1      	beq.n	8005c8e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d043      	beq.n	8005d3e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d106      	bne.n	8005ccc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005cbe:	f7ff f87b 	bl	8004db8 <LL_RCC_HSE_IsReady>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d11e      	bne.n	8005d06 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e067      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d106      	bne.n	8005ce2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005cd4:	f7ff fb16 	bl	8005304 <LL_RCC_PLL_IsReady>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d113      	bne.n	8005d06 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e05c      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d106      	bne.n	8005cf8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005cea:	f7ff f9e3 	bl	80050b4 <LL_RCC_MSI_IsReady>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d108      	bne.n	8005d06 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e051      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005cf8:	f7ff f88e 	bl	8004e18 <LL_RCC_HSI_IsReady>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d101      	bne.n	8005d06 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e04a      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7ff fa21 	bl	8005152 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d10:	f7fd fb34 	bl	800337c <HAL_GetTick>
 8005d14:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d16:	e00a      	b.n	8005d2e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d18:	f7fd fb30 	bl	800337c <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e036      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d2e:	f7ff fa24 	bl	800517a <LL_RCC_GetSysClkSource>
 8005d32:	4602      	mov	r2, r0
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d1ec      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d3e:	4b19      	ldr	r3, [pc, #100]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0307 	and.w	r3, r3, #7
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d21b      	bcs.n	8005d84 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d4c:	4b15      	ldr	r3, [pc, #84]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f023 0207 	bic.w	r2, r3, #7
 8005d54:	4913      	ldr	r1, [pc, #76]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d5c:	f7fd fb0e 	bl	800337c <HAL_GetTick>
 8005d60:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d62:	e008      	b.n	8005d76 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005d64:	f7fd fb0a 	bl	800337c <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d901      	bls.n	8005d76 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e012      	b.n	8005d9c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d76:	4b0b      	ldr	r3, [pc, #44]	@ (8005da4 <HAL_RCC_ClockConfig+0x278>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d1ef      	bne.n	8005d64 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005d84:	f000 f87e 	bl	8005e84 <HAL_RCC_GetHCLKFreq>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	4a07      	ldr	r2, [pc, #28]	@ (8005da8 <HAL_RCC_ClockConfig+0x27c>)
 8005d8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005d8e:	f7fd fb01 	bl	8003394 <HAL_GetTickPrio>
 8005d92:	4603      	mov	r3, r0
 8005d94:	4618      	mov	r0, r3
 8005d96:	f7fd faa3 	bl	80032e0 <HAL_InitTick>
 8005d9a:	4603      	mov	r3, r0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3710      	adds	r7, #16
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	58004000 	.word	0x58004000
 8005da8:	20000008 	.word	0x20000008

08005dac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dac:	b590      	push	{r4, r7, lr}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005db2:	f7ff f9e2 	bl	800517a <LL_RCC_GetSysClkSource>
 8005db6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10a      	bne.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005dbe:	f7ff f99e 	bl	80050fe <LL_RCC_MSI_GetRange>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	091b      	lsrs	r3, r3, #4
 8005dc6:	f003 030f 	and.w	r3, r3, #15
 8005dca:	4a2b      	ldr	r2, [pc, #172]	@ (8005e78 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dd0:	60fb      	str	r3, [r7, #12]
 8005dd2:	e04b      	b.n	8005e6c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	d102      	bne.n	8005de0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005dda:	4b28      	ldr	r3, [pc, #160]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ddc:	60fb      	str	r3, [r7, #12]
 8005dde:	e045      	b.n	8005e6c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b08      	cmp	r3, #8
 8005de4:	d10a      	bne.n	8005dfc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005de6:	f7fe ffb7 	bl	8004d58 <LL_RCC_HSE_IsEnabledDiv2>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d102      	bne.n	8005df6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005df0:	4b22      	ldr	r3, [pc, #136]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	e03a      	b.n	8005e6c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005df6:	4b22      	ldr	r3, [pc, #136]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005df8:	60fb      	str	r3, [r7, #12]
 8005dfa:	e037      	b.n	8005e6c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005dfc:	f7ff fab9 	bl	8005372 <LL_RCC_PLL_GetMainSource>
 8005e00:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d003      	beq.n	8005e10 <HAL_RCC_GetSysClockFreq+0x64>
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d003      	beq.n	8005e16 <HAL_RCC_GetSysClockFreq+0x6a>
 8005e0e:	e00d      	b.n	8005e2c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005e10:	4b1a      	ldr	r3, [pc, #104]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8005e12:	60bb      	str	r3, [r7, #8]
        break;
 8005e14:	e015      	b.n	8005e42 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005e16:	f7fe ff9f 	bl	8004d58 <LL_RCC_HSE_IsEnabledDiv2>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d102      	bne.n	8005e26 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005e20:	4b16      	ldr	r3, [pc, #88]	@ (8005e7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8005e22:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005e24:	e00d      	b.n	8005e42 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005e26:	4b16      	ldr	r3, [pc, #88]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005e28:	60bb      	str	r3, [r7, #8]
        break;
 8005e2a:	e00a      	b.n	8005e42 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005e2c:	f7ff f967 	bl	80050fe <LL_RCC_MSI_GetRange>
 8005e30:	4603      	mov	r3, r0
 8005e32:	091b      	lsrs	r3, r3, #4
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	4a0f      	ldr	r2, [pc, #60]	@ (8005e78 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e3e:	60bb      	str	r3, [r7, #8]
        break;
 8005e40:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005e42:	f7ff fa71 	bl	8005328 <LL_RCC_PLL_GetN>
 8005e46:	4602      	mov	r2, r0
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	fb03 f402 	mul.w	r4, r3, r2
 8005e4e:	f7ff fa84 	bl	800535a <LL_RCC_PLL_GetDivider>
 8005e52:	4603      	mov	r3, r0
 8005e54:	091b      	lsrs	r3, r3, #4
 8005e56:	3301      	adds	r3, #1
 8005e58:	fbb4 f4f3 	udiv	r4, r4, r3
 8005e5c:	f7ff fa71 	bl	8005342 <LL_RCC_PLL_GetR>
 8005e60:	4603      	mov	r3, r0
 8005e62:	0f5b      	lsrs	r3, r3, #29
 8005e64:	3301      	adds	r3, #1
 8005e66:	fbb4 f3f3 	udiv	r3, r4, r3
 8005e6a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd90      	pop	{r4, r7, pc}
 8005e76:	bf00      	nop
 8005e78:	08010e18 	.word	0x08010e18
 8005e7c:	00f42400 	.word	0x00f42400
 8005e80:	01e84800 	.word	0x01e84800

08005e84 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e84:	b598      	push	{r3, r4, r7, lr}
 8005e86:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005e88:	f7ff ff90 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 8005e8c:	4604      	mov	r4, r0
 8005e8e:	f7ff f9e9 	bl	8005264 <LL_RCC_GetAHBPrescaler>
 8005e92:	4603      	mov	r3, r0
 8005e94:	091b      	lsrs	r3, r3, #4
 8005e96:	f003 030f 	and.w	r3, r3, #15
 8005e9a:	4a03      	ldr	r2, [pc, #12]	@ (8005ea8 <HAL_RCC_GetHCLKFreq+0x24>)
 8005e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ea0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	bd98      	pop	{r3, r4, r7, pc}
 8005ea8:	08010db8 	.word	0x08010db8

08005eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005eac:	b598      	push	{r3, r4, r7, lr}
 8005eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005eb0:	f7ff ffe8 	bl	8005e84 <HAL_RCC_GetHCLKFreq>
 8005eb4:	4604      	mov	r4, r0
 8005eb6:	f7ff f9ef 	bl	8005298 <LL_RCC_GetAPB1Prescaler>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	0a1b      	lsrs	r3, r3, #8
 8005ebe:	f003 0307 	and.w	r3, r3, #7
 8005ec2:	4a04      	ldr	r2, [pc, #16]	@ (8005ed4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ec8:	f003 031f 	and.w	r3, r3, #31
 8005ecc:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	bd98      	pop	{r3, r4, r7, pc}
 8005ed4:	08010df8 	.word	0x08010df8

08005ed8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ed8:	b598      	push	{r3, r4, r7, lr}
 8005eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005edc:	f7ff ffd2 	bl	8005e84 <HAL_RCC_GetHCLKFreq>
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	f7ff f9e5 	bl	80052b0 <LL_RCC_GetAPB2Prescaler>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	0adb      	lsrs	r3, r3, #11
 8005eea:	f003 0307 	and.w	r3, r3, #7
 8005eee:	4a04      	ldr	r2, [pc, #16]	@ (8005f00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ef4:	f003 031f 	and.w	r3, r3, #31
 8005ef8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	bd98      	pop	{r3, r4, r7, pc}
 8005f00:	08010df8 	.word	0x08010df8

08005f04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005f04:	b590      	push	{r4, r7, lr}
 8005f06:	b085      	sub	sp, #20
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2bb0      	cmp	r3, #176	@ 0xb0
 8005f10:	d903      	bls.n	8005f1a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8005f12:	4b15      	ldr	r3, [pc, #84]	@ (8005f68 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f16:	60fb      	str	r3, [r7, #12]
 8005f18:	e007      	b.n	8005f2a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	091b      	lsrs	r3, r3, #4
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	4a11      	ldr	r2, [pc, #68]	@ (8005f68 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f28:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005f2a:	f7ff f9a7 	bl	800527c <LL_RCC_GetAHB4Prescaler>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	091b      	lsrs	r3, r3, #4
 8005f32:	f003 030f 	and.w	r3, r3, #15
 8005f36:	4a0d      	ldr	r2, [pc, #52]	@ (8005f6c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f42:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	4a0a      	ldr	r2, [pc, #40]	@ (8005f70 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8005f48:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4c:	0c9c      	lsrs	r4, r3, #18
 8005f4e:	f7fe fef5 	bl	8004d3c <HAL_PWREx_GetVoltageRange>
 8005f52:	4603      	mov	r3, r0
 8005f54:	4619      	mov	r1, r3
 8005f56:	4620      	mov	r0, r4
 8005f58:	f000 f80c 	bl	8005f74 <RCC_SetFlashLatency>
 8005f5c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd90      	pop	{r4, r7, pc}
 8005f66:	bf00      	nop
 8005f68:	08010e18 	.word	0x08010e18
 8005f6c:	08010db8 	.word	0x08010db8
 8005f70:	431bde83 	.word	0x431bde83

08005f74 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005f74:	b590      	push	{r4, r7, lr}
 8005f76:	b093      	sub	sp, #76	@ 0x4c
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005f7e:	4b37      	ldr	r3, [pc, #220]	@ (800605c <RCC_SetFlashLatency+0xe8>)
 8005f80:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005f84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005f8a:	4a35      	ldr	r2, [pc, #212]	@ (8006060 <RCC_SetFlashLatency+0xec>)
 8005f8c:	f107 031c 	add.w	r3, r7, #28
 8005f90:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f92:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005f96:	4b33      	ldr	r3, [pc, #204]	@ (8006064 <RCC_SetFlashLatency+0xf0>)
 8005f98:	f107 040c 	add.w	r4, r7, #12
 8005f9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fac:	d11a      	bne.n	8005fe4 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005fae:	2300      	movs	r3, #0
 8005fb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fb2:	e013      	b.n	8005fdc <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005fb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	3348      	adds	r3, #72	@ 0x48
 8005fba:	443b      	add	r3, r7
 8005fbc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d807      	bhi.n	8005fd6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	3348      	adds	r3, #72	@ 0x48
 8005fcc:	443b      	add	r3, r7
 8005fce:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005fd2:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005fd4:	e020      	b.n	8006018 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fd8:	3301      	adds	r3, #1
 8005fda:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d9e8      	bls.n	8005fb4 <RCC_SetFlashLatency+0x40>
 8005fe2:	e019      	b.n	8006018 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fe8:	e013      	b.n	8006012 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	3348      	adds	r3, #72	@ 0x48
 8005ff0:	443b      	add	r3, r7
 8005ff2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d807      	bhi.n	800600c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	3348      	adds	r3, #72	@ 0x48
 8006002:	443b      	add	r3, r7
 8006004:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006008:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800600a:	e005      	b.n	8006018 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800600c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800600e:	3301      	adds	r3, #1
 8006010:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006014:	2b02      	cmp	r3, #2
 8006016:	d9e8      	bls.n	8005fea <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006018:	4b13      	ldr	r3, [pc, #76]	@ (8006068 <RCC_SetFlashLatency+0xf4>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f023 0207 	bic.w	r2, r3, #7
 8006020:	4911      	ldr	r1, [pc, #68]	@ (8006068 <RCC_SetFlashLatency+0xf4>)
 8006022:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006024:	4313      	orrs	r3, r2
 8006026:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006028:	f7fd f9a8 	bl	800337c <HAL_GetTick>
 800602c:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800602e:	e008      	b.n	8006042 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006030:	f7fd f9a4 	bl	800337c <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	2b02      	cmp	r3, #2
 800603c:	d901      	bls.n	8006042 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e007      	b.n	8006052 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006042:	4b09      	ldr	r3, [pc, #36]	@ (8006068 <RCC_SetFlashLatency+0xf4>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0307 	and.w	r3, r3, #7
 800604a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800604c:	429a      	cmp	r2, r3
 800604e:	d1ef      	bne.n	8006030 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	374c      	adds	r7, #76	@ 0x4c
 8006056:	46bd      	mov	sp, r7
 8006058:	bd90      	pop	{r4, r7, pc}
 800605a:	bf00      	nop
 800605c:	0800fbfc 	.word	0x0800fbfc
 8006060:	0800fc0c 	.word	0x0800fc0c
 8006064:	0800fc18 	.word	0x0800fc18
 8006068:	58004000 	.word	0x58004000

0800606c <LL_RCC_LSE_IsEnabled>:
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <LL_RCC_LSE_IsEnabled+0x18>
 8006080:	2301      	movs	r3, #1
 8006082:	e000      	b.n	8006086 <LL_RCC_LSE_IsEnabled+0x1a>
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <LL_RCC_LSE_IsReady>:
{
 8006090:	b480      	push	{r7}
 8006092:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006094:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800609c:	f003 0302 	and.w	r3, r3, #2
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d101      	bne.n	80060a8 <LL_RCC_LSE_IsReady+0x18>
 80060a4:	2301      	movs	r3, #1
 80060a6:	e000      	b.n	80060aa <LL_RCC_LSE_IsReady+0x1a>
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <LL_RCC_SetRFWKPClockSource>:
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80060bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80060c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <LL_RCC_SetSMPSClockSource>:
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80060e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ee:	f023 0203 	bic.w	r2, r3, #3
 80060f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <LL_RCC_SetSMPSPrescaler>:
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006116:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800611a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4313      	orrs	r3, r2
 8006122:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <LL_RCC_SetUSARTClockSource>:
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800613c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006140:	f023 0203 	bic.w	r2, r3, #3
 8006144:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4313      	orrs	r3, r2
 800614c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <LL_RCC_SetLPUARTClockSource>:
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006164:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006170:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4313      	orrs	r3, r2
 8006178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800617c:	bf00      	nop
 800617e:	370c      	adds	r7, #12
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <LL_RCC_SetI2CClockSource>:
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006190:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006194:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	091b      	lsrs	r3, r3, #4
 800619c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80061a0:	43db      	mvns	r3, r3
 80061a2:	401a      	ands	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	011b      	lsls	r3, r3, #4
 80061a8:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80061ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061b0:	4313      	orrs	r3, r2
 80061b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <LL_RCC_SetLPTIMClockSource>:
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80061ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ce:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	0c1b      	lsrs	r3, r3, #16
 80061d6:	041b      	lsls	r3, r3, #16
 80061d8:	43db      	mvns	r3, r3
 80061da:	401a      	ands	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	041b      	lsls	r3, r3, #16
 80061e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061e4:	4313      	orrs	r3, r2
 80061e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr

080061f6 <LL_RCC_SetSAIClockSource>:
{
 80061f6:	b480      	push	{r7}
 80061f8:	b083      	sub	sp, #12
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80061fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006206:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800620a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4313      	orrs	r3, r2
 8006212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <LL_RCC_SetRNGClockSource>:
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800622a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800622e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006232:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006236:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4313      	orrs	r3, r2
 800623e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006242:	bf00      	nop
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr

0800624e <LL_RCC_SetCLK48ClockSource>:
{
 800624e:	b480      	push	{r7}
 8006250:	b083      	sub	sp, #12
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006256:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800625a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800625e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006262:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4313      	orrs	r3, r2
 800626a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800626e:	bf00      	nop
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr

0800627a <LL_RCC_SetUSBClockSource>:
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b082      	sub	sp, #8
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f7ff ffe3 	bl	800624e <LL_RCC_SetCLK48ClockSource>
}
 8006288:	bf00      	nop
 800628a:	3708      	adds	r7, #8
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <LL_RCC_SetADCClockSource>:
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800629c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80062a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <LL_RCC_SetRTCClockSource>:
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80062c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <LL_RCC_GetRTCClockSource>:
{
 80062e8:	b480      	push	{r7}
 80062ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80062ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr

08006302 <LL_RCC_ForceBackupDomainReset>:
{
 8006302:	b480      	push	{r7}
 8006304:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006306:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800630a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800630e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006312:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006316:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800631a:	bf00      	nop
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006324:	b480      	push	{r7}
 8006326:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800632c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006330:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006334:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006338:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800633c:	bf00      	nop
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <LL_RCC_PLLSAI1_Enable>:
{
 8006346:	b480      	push	{r7}
 8006348:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800634a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006354:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006358:	6013      	str	r3, [r2, #0]
}
 800635a:	bf00      	nop
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <LL_RCC_PLLSAI1_Disable>:
{
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006372:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006376:	6013      	str	r3, [r2, #0]
}
 8006378:	bf00      	nop
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <LL_RCC_PLLSAI1_IsReady>:
{
 8006382:	b480      	push	{r7}
 8006384:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006386:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006390:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006394:	d101      	bne.n	800639a <LL_RCC_PLLSAI1_IsReady+0x18>
 8006396:	2301      	movs	r3, #1
 8006398:	e000      	b.n	800639c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063a6:	b580      	push	{r7, lr}
 80063a8:	b088      	sub	sp, #32
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80063ae:	2300      	movs	r3, #0
 80063b0:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80063b2:	2300      	movs	r3, #0
 80063b4:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d034      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063c6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80063ca:	d021      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80063cc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80063d0:	d81b      	bhi.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x64>
 80063d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80063d6:	d01d      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80063d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80063dc:	d815      	bhi.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x64>
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00b      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x54>
 80063e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063e6:	d110      	bne.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80063e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063f6:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80063f8:	e00d      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	3304      	adds	r3, #4
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 f947 	bl	8006692 <RCCEx_PLLSAI1_ConfigNP>
 8006404:	4603      	mov	r3, r0
 8006406:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006408:	e005      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	77fb      	strb	r3, [r7, #31]
        break;
 800640e:	e002      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8006410:	bf00      	nop
 8006412:	e000      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8006414:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006416:	7ffb      	ldrb	r3, [r7, #31]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d105      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006420:	4618      	mov	r0, r3
 8006422:	f7ff fee8 	bl	80061f6 <LL_RCC_SetSAIClockSource>
 8006426:	e001      	b.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006428:	7ffb      	ldrb	r3, [r7, #31]
 800642a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006434:	2b00      	cmp	r3, #0
 8006436:	d046      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8006438:	f7ff ff56 	bl	80062e8 <LL_RCC_GetRTCClockSource>
 800643c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	69ba      	ldr	r2, [r7, #24]
 8006444:	429a      	cmp	r2, r3
 8006446:	d03c      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006448:	f7fe fc68 	bl	8004d1c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d105      	bne.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006456:	4618      	mov	r0, r3
 8006458:	f7ff ff30 	bl	80062bc <LL_RCC_SetRTCClockSource>
 800645c:	e02e      	b.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800645e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006466:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8006468:	f7ff ff4b 	bl	8006302 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800646c:	f7ff ff5a 	bl	8006324 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647a:	4313      	orrs	r3, r2
 800647c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800647e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8006488:	f7ff fdf0 	bl	800606c <LL_RCC_LSE_IsEnabled>
 800648c:	4603      	mov	r3, r0
 800648e:	2b01      	cmp	r3, #1
 8006490:	d114      	bne.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006492:	f7fc ff73 	bl	800337c <HAL_GetTick>
 8006496:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8006498:	e00b      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800649a:	f7fc ff6f 	bl	800337c <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d902      	bls.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	77fb      	strb	r3, [r7, #31]
              break;
 80064b0:	e004      	b.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80064b2:	f7ff fded 	bl	8006090 <LL_RCC_LSE_IsReady>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d1ee      	bne.n	800649a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80064bc:	7ffb      	ldrb	r3, [r7, #31]
 80064be:	77bb      	strb	r3, [r7, #30]
 80064c0:	e001      	b.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064c2:	7ffb      	ldrb	r3, [r7, #31]
 80064c4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d004      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7ff fe2a 	bl	8006130 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0302 	and.w	r3, r3, #2
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d004      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	69db      	ldr	r3, [r3, #28]
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7ff fe35 	bl	800615c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0310 	and.w	r3, r3, #16
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d004      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006502:	4618      	mov	r0, r3
 8006504:	f7ff fe5d 	bl	80061c2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0320 	and.w	r3, r3, #32
 8006510:	2b00      	cmp	r3, #0
 8006512:	d004      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006518:	4618      	mov	r0, r3
 800651a:	f7ff fe52 	bl	80061c2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 0304 	and.w	r3, r3, #4
 8006526:	2b00      	cmp	r3, #0
 8006528:	d004      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	4618      	mov	r0, r3
 8006530:	f7ff fe2a 	bl	8006188 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f003 0308 	and.w	r3, r3, #8
 800653c:	2b00      	cmp	r3, #0
 800653e:	d004      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006544:	4618      	mov	r0, r3
 8006546:	f7ff fe1f 	bl	8006188 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006552:	2b00      	cmp	r3, #0
 8006554:	d022      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800655a:	4618      	mov	r0, r3
 800655c:	f7ff fe8d 	bl	800627a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006568:	d107      	bne.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800656a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006574:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006578:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800657e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006582:	d10b      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3304      	adds	r3, #4
 8006588:	4618      	mov	r0, r3
 800658a:	f000 f8dd 	bl	8006748 <RCCEx_PLLSAI1_ConfigNQ>
 800658e:	4603      	mov	r3, r0
 8006590:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006592:	7ffb      	ldrb	r3, [r7, #31]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d001      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8006598:	7ffb      	ldrb	r3, [r7, #31]
 800659a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d02b      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b0:	d008      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065ba:	d003      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d105      	bne.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7ff fe2a 	bl	8006222 <LL_RCC_SetRNGClockSource>
 80065ce:	e00a      	b.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065d8:	60fb      	str	r3, [r7, #12]
 80065da:	2000      	movs	r0, #0
 80065dc:	f7ff fe21 	bl	8006222 <LL_RCC_SetRNGClockSource>
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	f7ff fe34 	bl	800624e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ea:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80065ee:	d107      	bne.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80065f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006608:	2b00      	cmp	r3, #0
 800660a:	d022      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006610:	4618      	mov	r0, r3
 8006612:	f7ff fe3d 	bl	8006290 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800661a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800661e:	d107      	bne.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006620:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800662a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800662e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006634:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006638:	d10b      	bne.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	3304      	adds	r3, #4
 800663e:	4618      	mov	r0, r3
 8006640:	f000 f8dd 	bl	80067fe <RCCEx_PLLSAI1_ConfigNR>
 8006644:	4603      	mov	r3, r0
 8006646:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006648:	7ffb      	ldrb	r3, [r7, #31]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800664e:	7ffb      	ldrb	r3, [r7, #31]
 8006650:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d004      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006662:	4618      	mov	r0, r3
 8006664:	f7ff fd26 	bl	80060b4 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006670:	2b00      	cmp	r3, #0
 8006672:	d009      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006678:	4618      	mov	r0, r3
 800667a:	f7ff fd45 	bl	8006108 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006682:	4618      	mov	r0, r3
 8006684:	f7ff fd2c 	bl	80060e0 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8006688:	7fbb      	ldrb	r3, [r7, #30]
}
 800668a:	4618      	mov	r0, r3
 800668c:	3720      	adds	r7, #32
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800669a:	2300      	movs	r3, #0
 800669c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800669e:	f7ff fe61 	bl	8006364 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80066a2:	f7fc fe6b 	bl	800337c <HAL_GetTick>
 80066a6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80066a8:	e009      	b.n	80066be <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80066aa:	f7fc fe67 	bl	800337c <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d902      	bls.n	80066be <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80066b8:	2303      	movs	r3, #3
 80066ba:	73fb      	strb	r3, [r7, #15]
      break;
 80066bc:	e004      	b.n	80066c8 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80066be:	f7ff fe60 	bl	8006382 <LL_RCC_PLLSAI1_IsReady>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1f0      	bne.n	80066aa <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d137      	bne.n	800673e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80066ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	021b      	lsls	r3, r3, #8
 80066de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80066e2:	4313      	orrs	r3, r2
 80066e4:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80066e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80066f8:	4313      	orrs	r3, r2
 80066fa:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80066fc:	f7ff fe23 	bl	8006346 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006700:	f7fc fe3c 	bl	800337c <HAL_GetTick>
 8006704:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006706:	e009      	b.n	800671c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006708:	f7fc fe38 	bl	800337c <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b02      	cmp	r3, #2
 8006714:	d902      	bls.n	800671c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	73fb      	strb	r3, [r7, #15]
        break;
 800671a:	e004      	b.n	8006726 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800671c:	f7ff fe31 	bl	8006382 <LL_RCC_PLLSAI1_IsReady>
 8006720:	4603      	mov	r3, r0
 8006722:	2b01      	cmp	r3, #1
 8006724:	d1f0      	bne.n	8006708 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8006726:	7bfb      	ldrb	r3, [r7, #15]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d108      	bne.n	800673e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800672c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006730:	691a      	ldr	r2, [r3, #16]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800673a:	4313      	orrs	r3, r2
 800673c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800673e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006740:	4618      	mov	r0, r3
 8006742:	3710      	adds	r7, #16
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006750:	2300      	movs	r3, #0
 8006752:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006754:	f7ff fe06 	bl	8006364 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006758:	f7fc fe10 	bl	800337c <HAL_GetTick>
 800675c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800675e:	e009      	b.n	8006774 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006760:	f7fc fe0c 	bl	800337c <HAL_GetTick>
 8006764:	4602      	mov	r2, r0
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	2b02      	cmp	r3, #2
 800676c:	d902      	bls.n	8006774 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	73fb      	strb	r3, [r7, #15]
      break;
 8006772:	e004      	b.n	800677e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006774:	f7ff fe05 	bl	8006382 <LL_RCC_PLLSAI1_IsReady>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1f0      	bne.n	8006760 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800677e:	7bfb      	ldrb	r3, [r7, #15]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d137      	bne.n	80067f4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006784:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	021b      	lsls	r3, r3, #8
 8006794:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006798:	4313      	orrs	r3, r2
 800679a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800679c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80067ae:	4313      	orrs	r3, r2
 80067b0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80067b2:	f7ff fdc8 	bl	8006346 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067b6:	f7fc fde1 	bl	800337c <HAL_GetTick>
 80067ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80067bc:	e009      	b.n	80067d2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80067be:	f7fc fddd 	bl	800337c <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d902      	bls.n	80067d2 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80067cc:	2303      	movs	r3, #3
 80067ce:	73fb      	strb	r3, [r7, #15]
        break;
 80067d0:	e004      	b.n	80067dc <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80067d2:	f7ff fdd6 	bl	8006382 <LL_RCC_PLLSAI1_IsReady>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d1f0      	bne.n	80067be <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d108      	bne.n	80067f4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80067e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067e6:	691a      	ldr	r2, [r3, #16]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	691b      	ldr	r3, [r3, #16]
 80067ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80067f0:	4313      	orrs	r3, r2
 80067f2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80067fe:	b580      	push	{r7, lr}
 8006800:	b084      	sub	sp, #16
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006806:	2300      	movs	r3, #0
 8006808:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800680a:	f7ff fdab 	bl	8006364 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800680e:	f7fc fdb5 	bl	800337c <HAL_GetTick>
 8006812:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006814:	e009      	b.n	800682a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006816:	f7fc fdb1 	bl	800337c <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	2b02      	cmp	r3, #2
 8006822:	d902      	bls.n	800682a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	73fb      	strb	r3, [r7, #15]
      break;
 8006828:	e004      	b.n	8006834 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800682a:	f7ff fdaa 	bl	8006382 <LL_RCC_PLLSAI1_IsReady>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1f0      	bne.n	8006816 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8006834:	7bfb      	ldrb	r3, [r7, #15]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d137      	bne.n	80068aa <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800683a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	021b      	lsls	r3, r3, #8
 800684a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800684e:	4313      	orrs	r3, r2
 8006850:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8006852:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006864:	4313      	orrs	r3, r2
 8006866:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006868:	f7ff fd6d 	bl	8006346 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800686c:	f7fc fd86 	bl	800337c <HAL_GetTick>
 8006870:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006872:	e009      	b.n	8006888 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006874:	f7fc fd82 	bl	800337c <HAL_GetTick>
 8006878:	4602      	mov	r2, r0
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	2b02      	cmp	r3, #2
 8006880:	d902      	bls.n	8006888 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	73fb      	strb	r3, [r7, #15]
        break;
 8006886:	e004      	b.n	8006892 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006888:	f7ff fd7b 	bl	8006382 <LL_RCC_PLLSAI1_IsReady>
 800688c:	4603      	mov	r3, r0
 800688e:	2b01      	cmp	r3, #1
 8006890:	d1f0      	bne.n	8006874 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8006892:	7bfb      	ldrb	r3, [r7, #15]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d108      	bne.n	80068aa <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006898:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800689c:	691a      	ldr	r2, [r3, #16]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068a6:	4313      	orrs	r3, r2
 80068a8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80068aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e09f      	b.n	8006a06 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d106      	bne.n	80068e0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f7fc fb5c 	bl	8002f98 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80068e8:	4b49      	ldr	r3, [pc, #292]	@ (8006a10 <HAL_RTC_Init+0x15c>)
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	f003 0310 	and.w	r3, r3, #16
 80068f0:	2b10      	cmp	r3, #16
 80068f2:	d07e      	beq.n	80069f2 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	22ca      	movs	r2, #202	@ 0xca
 80068fa:	625a      	str	r2, [r3, #36]	@ 0x24
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2253      	movs	r2, #83	@ 0x53
 8006902:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 f8ab 	bl	8006a60 <RTC_EnterInitMode>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00a      	beq.n	8006926 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	22ff      	movs	r2, #255	@ 0xff
 8006916:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2204      	movs	r2, #4
 800691c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	73fb      	strb	r3, [r7, #15]
 8006924:	e067      	b.n	80069f6 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	6812      	ldr	r2, [r2, #0]
 8006930:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006934:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006938:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	6899      	ldr	r1, [r3, #8]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685a      	ldr	r2, [r3, #4]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	431a      	orrs	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	431a      	orrs	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	430a      	orrs	r2, r1
 8006956:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	68d2      	ldr	r2, [r2, #12]
 8006960:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6919      	ldr	r1, [r3, #16]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	041a      	lsls	r2, r3, #16
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	430a      	orrs	r2, r1
 8006974:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68da      	ldr	r2, [r3, #12]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006984:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0203 	bic.w	r2, r2, #3
 8006994:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	69da      	ldr	r2, [r3, #28]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	695b      	ldr	r3, [r3, #20]
 80069a4:	431a      	orrs	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	430a      	orrs	r2, r1
 80069ac:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d113      	bne.n	80069e4 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f829 	bl	8006a14 <HAL_RTC_WaitForSynchro>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00d      	beq.n	80069e4 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	22ff      	movs	r2, #255	@ 0xff
 80069ce:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2204      	movs	r2, #4
 80069d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e010      	b.n	8006a06 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	22ff      	movs	r2, #255	@ 0xff
 80069ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 80069ec:	2300      	movs	r3, #0
 80069ee:	73fb      	strb	r3, [r7, #15]
 80069f0:	e001      	b.n	80069f6 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 80069f2:	2300      	movs	r3, #0
 80069f4:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80069f6:	7bfb      	ldrb	r3, [r7, #15]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d103      	bne.n	8006a04 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8006a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	40002800 	.word	0x40002800

08006a14 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68da      	ldr	r2, [r3, #12]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006a2a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006a2c:	f7fc fca6 	bl	800337c <HAL_GetTick>
 8006a30:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006a32:	e009      	b.n	8006a48 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006a34:	f7fc fca2 	bl	800337c <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a42:	d901      	bls.n	8006a48 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e007      	b.n	8006a58 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	f003 0320 	and.w	r3, r3, #32
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0ee      	beq.n	8006a34 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d119      	bne.n	8006aaa <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a7e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006a80:	f7fc fc7c 	bl	800337c <HAL_GetTick>
 8006a84:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006a86:	e009      	b.n	8006a9c <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006a88:	f7fc fc78 	bl	800337c <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a96:	d901      	bls.n	8006a9c <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e007      	b.n	8006aac <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0ee      	beq.n	8006a88 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3710      	adds	r7, #16
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d101      	bne.n	8006aca <HAL_RTCEx_EnableBypassShadow+0x16>
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	e024      	b.n	8006b14 <HAL_RTCEx_EnableBypassShadow+0x60>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2202      	movs	r2, #2
 8006ad6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	22ca      	movs	r2, #202	@ 0xca
 8006ae0:	625a      	str	r2, [r3, #36]	@ 0x24
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2253      	movs	r2, #83	@ 0x53
 8006ae8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	689a      	ldr	r2, [r3, #8]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f042 0220 	orr.w	r2, r2, #32
 8006af8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	22ff      	movs	r2, #255	@ 0xff
 8006b00:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2201      	movs	r2, #1
 8006b06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e095      	b.n	8006c5e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d108      	bne.n	8006b4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b42:	d009      	beq.n	8006b58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	61da      	str	r2, [r3, #28]
 8006b4a:	e005      	b.n	8006b58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d106      	bne.n	8006b78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f877 	bl	8006c66 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b98:	d902      	bls.n	8006ba0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	60fb      	str	r3, [r7, #12]
 8006b9e:	e002      	b.n	8006ba6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006ba0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ba4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006bae:	d007      	beq.n	8006bc0 <HAL_SPI_Init+0xa0>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006bb8:	d002      	beq.n	8006bc0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006bd0:	431a      	orrs	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	f003 0302 	and.w	r3, r3, #2
 8006bda:	431a      	orrs	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	431a      	orrs	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006bee:	431a      	orrs	r2, r3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bf8:	431a      	orrs	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c02:	ea42 0103 	orr.w	r1, r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	0c1b      	lsrs	r3, r3, #16
 8006c1c:	f003 0204 	and.w	r2, r3, #4
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c24:	f003 0310 	and.w	r3, r3, #16
 8006c28:	431a      	orrs	r2, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c2e:	f003 0308 	and.w	r3, r3, #8
 8006c32:	431a      	orrs	r2, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006c3c:	ea42 0103 	orr.w	r1, r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006c66:	b480      	push	{r7}
 8006c68:	b083      	sub	sp, #12
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b088      	sub	sp, #32
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	60f8      	str	r0, [r7, #12]
 8006c82:	60b9      	str	r1, [r7, #8]
 8006c84:	603b      	str	r3, [r7, #0]
 8006c86:	4613      	mov	r3, r2
 8006c88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d101      	bne.n	8006c9c <HAL_SPI_Transmit+0x22>
 8006c98:	2302      	movs	r3, #2
 8006c9a:	e15f      	b.n	8006f5c <HAL_SPI_Transmit+0x2e2>
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ca4:	f7fc fb6a 	bl	800337c <HAL_GetTick>
 8006ca8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006caa:	88fb      	ldrh	r3, [r7, #6]
 8006cac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d002      	beq.n	8006cc0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006cba:	2302      	movs	r3, #2
 8006cbc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006cbe:	e148      	b.n	8006f52 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d002      	beq.n	8006ccc <HAL_SPI_Transmit+0x52>
 8006cc6:	88fb      	ldrh	r3, [r7, #6]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d102      	bne.n	8006cd2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006cd0:	e13f      	b.n	8006f52 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2203      	movs	r2, #3
 8006cd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	68ba      	ldr	r2, [r7, #8]
 8006ce4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	88fa      	ldrh	r2, [r7, #6]
 8006cea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	88fa      	ldrh	r2, [r7, #6]
 8006cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2200      	movs	r2, #0
 8006d12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d1c:	d10f      	bne.n	8006d3e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d3c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d48:	2b40      	cmp	r3, #64	@ 0x40
 8006d4a:	d007      	beq.n	8006d5c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d64:	d94f      	bls.n	8006e06 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d002      	beq.n	8006d74 <HAL_SPI_Transmit+0xfa>
 8006d6e:	8afb      	ldrh	r3, [r7, #22]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d142      	bne.n	8006dfa <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d78:	881a      	ldrh	r2, [r3, #0]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d84:	1c9a      	adds	r2, r3, #2
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3b01      	subs	r3, #1
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d98:	e02f      	b.n	8006dfa <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f003 0302 	and.w	r3, r3, #2
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d112      	bne.n	8006dce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dac:	881a      	ldrh	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006db8:	1c9a      	adds	r2, r3, #2
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006dcc:	e015      	b.n	8006dfa <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dce:	f7fc fad5 	bl	800337c <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	683a      	ldr	r2, [r7, #0]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d803      	bhi.n	8006de6 <HAL_SPI_Transmit+0x16c>
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de4:	d102      	bne.n	8006dec <HAL_SPI_Transmit+0x172>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d106      	bne.n	8006dfa <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006dec:	2303      	movs	r3, #3
 8006dee:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006df8:	e0ab      	b.n	8006f52 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1ca      	bne.n	8006d9a <HAL_SPI_Transmit+0x120>
 8006e04:	e080      	b.n	8006f08 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d002      	beq.n	8006e14 <HAL_SPI_Transmit+0x19a>
 8006e0e:	8afb      	ldrh	r3, [r7, #22]
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d174      	bne.n	8006efe <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d912      	bls.n	8006e44 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e22:	881a      	ldrh	r2, [r3, #0]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2e:	1c9a      	adds	r2, r3, #2
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	3b02      	subs	r3, #2
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e42:	e05c      	b.n	8006efe <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	330c      	adds	r3, #12
 8006e4e:	7812      	ldrb	r2, [r2, #0]
 8006e50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	1c5a      	adds	r2, r3, #1
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	3b01      	subs	r3, #1
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006e6a:	e048      	b.n	8006efe <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b02      	cmp	r3, #2
 8006e78:	d12b      	bne.n	8006ed2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d912      	bls.n	8006eaa <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e88:	881a      	ldrh	r2, [r3, #0]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e94:	1c9a      	adds	r2, r3, #2
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	3b02      	subs	r3, #2
 8006ea2:	b29a      	uxth	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ea8:	e029      	b.n	8006efe <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	330c      	adds	r3, #12
 8006eb4:	7812      	ldrb	r2, [r2, #0]
 8006eb6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	1c5a      	adds	r2, r3, #1
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ed0:	e015      	b.n	8006efe <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ed2:	f7fc fa53 	bl	800337c <HAL_GetTick>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	1ad3      	subs	r3, r2, r3
 8006edc:	683a      	ldr	r2, [r7, #0]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d803      	bhi.n	8006eea <HAL_SPI_Transmit+0x270>
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee8:	d102      	bne.n	8006ef0 <HAL_SPI_Transmit+0x276>
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d106      	bne.n	8006efe <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006efc:	e029      	b.n	8006f52 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d1b1      	bne.n	8006e6c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f08:	69ba      	ldr	r2, [r7, #24]
 8006f0a:	6839      	ldr	r1, [r7, #0]
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	f000 fcf9 	bl	8007904 <SPI_EndRxTxTransaction>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10a      	bne.n	8006f3c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f26:	2300      	movs	r3, #0
 8006f28:	613b      	str	r3, [r7, #16]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	613b      	str	r3, [r7, #16]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	613b      	str	r3, [r7, #16]
 8006f3a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d002      	beq.n	8006f4a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	77fb      	strb	r3, [r7, #31]
 8006f48:	e003      	b.n	8006f52 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006f5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3720      	adds	r7, #32
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	603b      	str	r3, [r7, #0]
 8006f70:	4613      	mov	r3, r2
 8006f72:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f74:	2300      	movs	r3, #0
 8006f76:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d002      	beq.n	8006f8a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006f84:	2302      	movs	r3, #2
 8006f86:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f88:	e11a      	b.n	80071c0 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f92:	d112      	bne.n	8006fba <HAL_SPI_Receive+0x56>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d10e      	bne.n	8006fba <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2204      	movs	r2, #4
 8006fa0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006fa4:	88fa      	ldrh	r2, [r7, #6]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	4613      	mov	r3, r2
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	68b9      	ldr	r1, [r7, #8]
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f000 f90e 	bl	80071d2 <HAL_SPI_TransmitReceive>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	e107      	b.n	80071ca <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d101      	bne.n	8006fc8 <HAL_SPI_Receive+0x64>
 8006fc4:	2302      	movs	r3, #2
 8006fc6:	e100      	b.n	80071ca <HAL_SPI_Receive+0x266>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006fd0:	f7fc f9d4 	bl	800337c <HAL_GetTick>
 8006fd4:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d002      	beq.n	8006fe2 <HAL_SPI_Receive+0x7e>
 8006fdc:	88fb      	ldrh	r3, [r7, #6]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d102      	bne.n	8006fe8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006fe6:	e0eb      	b.n	80071c0 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2204      	movs	r2, #4
 8006fec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	68ba      	ldr	r2, [r7, #8]
 8006ffa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	88fa      	ldrh	r2, [r7, #6]
 8007000:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	88fa      	ldrh	r2, [r7, #6]
 8007008:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2200      	movs	r2, #0
 8007010:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2200      	movs	r2, #0
 800701c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2200      	movs	r2, #0
 8007022:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007032:	d908      	bls.n	8007046 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007042:	605a      	str	r2, [r3, #4]
 8007044:	e007      	b.n	8007056 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685a      	ldr	r2, [r3, #4]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007054:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800705e:	d10f      	bne.n	8007080 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800706e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800707e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800708a:	2b40      	cmp	r3, #64	@ 0x40
 800708c:	d007      	beq.n	800709e <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800709c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80070a6:	d86f      	bhi.n	8007188 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80070a8:	e034      	b.n	8007114 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	f003 0301 	and.w	r3, r3, #1
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d117      	bne.n	80070e8 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f103 020c 	add.w	r2, r3, #12
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c4:	7812      	ldrb	r2, [r2, #0]
 80070c6:	b2d2      	uxtb	r2, r2
 80070c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ce:	1c5a      	adds	r2, r3, #1
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070da:	b29b      	uxth	r3, r3
 80070dc:	3b01      	subs	r3, #1
 80070de:	b29a      	uxth	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80070e6:	e015      	b.n	8007114 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070e8:	f7fc f948 	bl	800337c <HAL_GetTick>
 80070ec:	4602      	mov	r2, r0
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	683a      	ldr	r2, [r7, #0]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d803      	bhi.n	8007100 <HAL_SPI_Receive+0x19c>
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fe:	d102      	bne.n	8007106 <HAL_SPI_Receive+0x1a2>
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d106      	bne.n	8007114 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2201      	movs	r2, #1
 800710e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007112:	e055      	b.n	80071c0 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800711a:	b29b      	uxth	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1c4      	bne.n	80070aa <HAL_SPI_Receive+0x146>
 8007120:	e038      	b.n	8007194 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f003 0301 	and.w	r3, r3, #1
 800712c:	2b01      	cmp	r3, #1
 800712e:	d115      	bne.n	800715c <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68da      	ldr	r2, [r3, #12]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713a:	b292      	uxth	r2, r2
 800713c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007142:	1c9a      	adds	r2, r3, #2
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800714e:	b29b      	uxth	r3, r3
 8007150:	3b01      	subs	r3, #1
 8007152:	b29a      	uxth	r2, r3
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800715a:	e015      	b.n	8007188 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800715c:	f7fc f90e 	bl	800337c <HAL_GetTick>
 8007160:	4602      	mov	r2, r0
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	1ad3      	subs	r3, r2, r3
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	429a      	cmp	r2, r3
 800716a:	d803      	bhi.n	8007174 <HAL_SPI_Receive+0x210>
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007172:	d102      	bne.n	800717a <HAL_SPI_Receive+0x216>
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d106      	bne.n	8007188 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800717a:	2303      	movs	r3, #3
 800717c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007186:	e01b      	b.n	80071c0 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800718e:	b29b      	uxth	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1c6      	bne.n	8007122 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	6839      	ldr	r1, [r7, #0]
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f000 fb5b 	bl	8007854 <SPI_EndRxTransaction>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d002      	beq.n	80071aa <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2220      	movs	r2, #32
 80071a8:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d002      	beq.n	80071b8 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	75fb      	strb	r3, [r7, #23]
 80071b6:	e003      	b.n	80071c0 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80071c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b08a      	sub	sp, #40	@ 0x28
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	60f8      	str	r0, [r7, #12]
 80071da:	60b9      	str	r1, [r7, #8]
 80071dc:	607a      	str	r2, [r7, #4]
 80071de:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80071e0:	2301      	movs	r3, #1
 80071e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80071e4:	2300      	movs	r3, #0
 80071e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d101      	bne.n	80071f8 <HAL_SPI_TransmitReceive+0x26>
 80071f4:	2302      	movs	r3, #2
 80071f6:	e20a      	b.n	800760e <HAL_SPI_TransmitReceive+0x43c>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007200:	f7fc f8bc 	bl	800337c <HAL_GetTick>
 8007204:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800720c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007214:	887b      	ldrh	r3, [r7, #2]
 8007216:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007218:	887b      	ldrh	r3, [r7, #2]
 800721a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800721c:	7efb      	ldrb	r3, [r7, #27]
 800721e:	2b01      	cmp	r3, #1
 8007220:	d00e      	beq.n	8007240 <HAL_SPI_TransmitReceive+0x6e>
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007228:	d106      	bne.n	8007238 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d102      	bne.n	8007238 <HAL_SPI_TransmitReceive+0x66>
 8007232:	7efb      	ldrb	r3, [r7, #27]
 8007234:	2b04      	cmp	r3, #4
 8007236:	d003      	beq.n	8007240 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007238:	2302      	movs	r3, #2
 800723a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800723e:	e1e0      	b.n	8007602 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d005      	beq.n	8007252 <HAL_SPI_TransmitReceive+0x80>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <HAL_SPI_TransmitReceive+0x80>
 800724c:	887b      	ldrh	r3, [r7, #2]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d103      	bne.n	800725a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007258:	e1d3      	b.n	8007602 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b04      	cmp	r3, #4
 8007264:	d003      	beq.n	800726e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2205      	movs	r2, #5
 800726a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	887a      	ldrh	r2, [r7, #2]
 800727e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	887a      	ldrh	r2, [r7, #2]
 8007286:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	68ba      	ldr	r2, [r7, #8]
 800728e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	887a      	ldrh	r2, [r7, #2]
 8007294:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	887a      	ldrh	r2, [r7, #2]
 800729a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2200      	movs	r2, #0
 80072a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80072b0:	d802      	bhi.n	80072b8 <HAL_SPI_TransmitReceive+0xe6>
 80072b2:	8a3b      	ldrh	r3, [r7, #16]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d908      	bls.n	80072ca <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	685a      	ldr	r2, [r3, #4]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80072c6:	605a      	str	r2, [r3, #4]
 80072c8:	e007      	b.n	80072da <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80072d8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e4:	2b40      	cmp	r3, #64	@ 0x40
 80072e6:	d007      	beq.n	80072f8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007300:	f240 8081 	bls.w	8007406 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d002      	beq.n	8007312 <HAL_SPI_TransmitReceive+0x140>
 800730c:	8a7b      	ldrh	r3, [r7, #18]
 800730e:	2b01      	cmp	r3, #1
 8007310:	d16d      	bne.n	80073ee <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007316:	881a      	ldrh	r2, [r3, #0]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007322:	1c9a      	adds	r2, r3, #2
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800732c:	b29b      	uxth	r3, r3
 800732e:	3b01      	subs	r3, #1
 8007330:	b29a      	uxth	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007336:	e05a      	b.n	80073ee <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f003 0302 	and.w	r3, r3, #2
 8007342:	2b02      	cmp	r3, #2
 8007344:	d11b      	bne.n	800737e <HAL_SPI_TransmitReceive+0x1ac>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800734a:	b29b      	uxth	r3, r3
 800734c:	2b00      	cmp	r3, #0
 800734e:	d016      	beq.n	800737e <HAL_SPI_TransmitReceive+0x1ac>
 8007350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007352:	2b01      	cmp	r3, #1
 8007354:	d113      	bne.n	800737e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735a:	881a      	ldrh	r2, [r3, #0]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007366:	1c9a      	adds	r2, r3, #2
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007370:	b29b      	uxth	r3, r3
 8007372:	3b01      	subs	r3, #1
 8007374:	b29a      	uxth	r2, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800737a:	2300      	movs	r3, #0
 800737c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f003 0301 	and.w	r3, r3, #1
 8007388:	2b01      	cmp	r3, #1
 800738a:	d11c      	bne.n	80073c6 <HAL_SPI_TransmitReceive+0x1f4>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007392:	b29b      	uxth	r3, r3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d016      	beq.n	80073c6 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68da      	ldr	r2, [r3, #12]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a2:	b292      	uxth	r2, r2
 80073a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073aa:	1c9a      	adds	r2, r3, #2
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	3b01      	subs	r3, #1
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073c2:	2301      	movs	r3, #1
 80073c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80073c6:	f7fb ffd9 	bl	800337c <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d80b      	bhi.n	80073ee <HAL_SPI_TransmitReceive+0x21c>
 80073d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073dc:	d007      	beq.n	80073ee <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80073de:	2303      	movs	r3, #3
 80073e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80073ec:	e109      	b.n	8007602 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d19f      	bne.n	8007338 <HAL_SPI_TransmitReceive+0x166>
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073fe:	b29b      	uxth	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	d199      	bne.n	8007338 <HAL_SPI_TransmitReceive+0x166>
 8007404:	e0e3      	b.n	80075ce <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d003      	beq.n	8007416 <HAL_SPI_TransmitReceive+0x244>
 800740e:	8a7b      	ldrh	r3, [r7, #18]
 8007410:	2b01      	cmp	r3, #1
 8007412:	f040 80cf 	bne.w	80075b4 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800741a:	b29b      	uxth	r3, r3
 800741c:	2b01      	cmp	r3, #1
 800741e:	d912      	bls.n	8007446 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007424:	881a      	ldrh	r2, [r3, #0]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007430:	1c9a      	adds	r2, r3, #2
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800743a:	b29b      	uxth	r3, r3
 800743c:	3b02      	subs	r3, #2
 800743e:	b29a      	uxth	r2, r3
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007444:	e0b6      	b.n	80075b4 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	330c      	adds	r3, #12
 8007450:	7812      	ldrb	r2, [r2, #0]
 8007452:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007458:	1c5a      	adds	r2, r3, #1
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007462:	b29b      	uxth	r3, r3
 8007464:	3b01      	subs	r3, #1
 8007466:	b29a      	uxth	r2, r3
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800746c:	e0a2      	b.n	80075b4 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	f003 0302 	and.w	r3, r3, #2
 8007478:	2b02      	cmp	r3, #2
 800747a:	d134      	bne.n	80074e6 <HAL_SPI_TransmitReceive+0x314>
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007480:	b29b      	uxth	r3, r3
 8007482:	2b00      	cmp	r3, #0
 8007484:	d02f      	beq.n	80074e6 <HAL_SPI_TransmitReceive+0x314>
 8007486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007488:	2b01      	cmp	r3, #1
 800748a:	d12c      	bne.n	80074e6 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007490:	b29b      	uxth	r3, r3
 8007492:	2b01      	cmp	r3, #1
 8007494:	d912      	bls.n	80074bc <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749a:	881a      	ldrh	r2, [r3, #0]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a6:	1c9a      	adds	r2, r3, #2
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	3b02      	subs	r3, #2
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80074ba:	e012      	b.n	80074e2 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	330c      	adds	r3, #12
 80074c6:	7812      	ldrb	r2, [r2, #0]
 80074c8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074d8:	b29b      	uxth	r3, r3
 80074da:	3b01      	subs	r3, #1
 80074dc:	b29a      	uxth	r2, r3
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80074e2:	2300      	movs	r3, #0
 80074e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f003 0301 	and.w	r3, r3, #1
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d148      	bne.n	8007586 <HAL_SPI_TransmitReceive+0x3b4>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d042      	beq.n	8007586 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007506:	b29b      	uxth	r3, r3
 8007508:	2b01      	cmp	r3, #1
 800750a:	d923      	bls.n	8007554 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	68da      	ldr	r2, [r3, #12]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007516:	b292      	uxth	r2, r2
 8007518:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800751e:	1c9a      	adds	r2, r3, #2
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800752a:	b29b      	uxth	r3, r3
 800752c:	3b02      	subs	r3, #2
 800752e:	b29a      	uxth	r2, r3
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800753c:	b29b      	uxth	r3, r3
 800753e:	2b01      	cmp	r3, #1
 8007540:	d81f      	bhi.n	8007582 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	685a      	ldr	r2, [r3, #4]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007550:	605a      	str	r2, [r3, #4]
 8007552:	e016      	b.n	8007582 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f103 020c 	add.w	r2, r3, #12
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007560:	7812      	ldrb	r2, [r2, #0]
 8007562:	b2d2      	uxtb	r2, r2
 8007564:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800756a:	1c5a      	adds	r2, r3, #1
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007576:	b29b      	uxth	r3, r3
 8007578:	3b01      	subs	r3, #1
 800757a:	b29a      	uxth	r2, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007582:	2301      	movs	r3, #1
 8007584:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007586:	f7fb fef9 	bl	800337c <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007592:	429a      	cmp	r2, r3
 8007594:	d803      	bhi.n	800759e <HAL_SPI_TransmitReceive+0x3cc>
 8007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759c:	d102      	bne.n	80075a4 <HAL_SPI_TransmitReceive+0x3d2>
 800759e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d107      	bne.n	80075b4 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80075a4:	2303      	movs	r3, #3
 80075a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80075b2:	e026      	b.n	8007602 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f47f af57 	bne.w	800746e <HAL_SPI_TransmitReceive+0x29c>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f47f af50 	bne.w	800746e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80075ce:	69fa      	ldr	r2, [r7, #28]
 80075d0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f000 f996 	bl	8007904 <SPI_EndRxTxTransaction>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d005      	beq.n	80075ea <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2220      	movs	r2, #32
 80075e8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d003      	beq.n	80075fa <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075f8:	e003      	b.n	8007602 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2201      	movs	r2, #1
 80075fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800760a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800760e:	4618      	mov	r0, r3
 8007610:	3728      	adds	r7, #40	@ 0x28
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
	...

08007618 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b088      	sub	sp, #32
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	603b      	str	r3, [r7, #0]
 8007624:	4613      	mov	r3, r2
 8007626:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007628:	f7fb fea8 	bl	800337c <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007630:	1a9b      	subs	r3, r3, r2
 8007632:	683a      	ldr	r2, [r7, #0]
 8007634:	4413      	add	r3, r2
 8007636:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007638:	f7fb fea0 	bl	800337c <HAL_GetTick>
 800763c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800763e:	4b39      	ldr	r3, [pc, #228]	@ (8007724 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	015b      	lsls	r3, r3, #5
 8007644:	0d1b      	lsrs	r3, r3, #20
 8007646:	69fa      	ldr	r2, [r7, #28]
 8007648:	fb02 f303 	mul.w	r3, r2, r3
 800764c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800764e:	e054      	b.n	80076fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007656:	d050      	beq.n	80076fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007658:	f7fb fe90 	bl	800337c <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	69fa      	ldr	r2, [r7, #28]
 8007664:	429a      	cmp	r2, r3
 8007666:	d902      	bls.n	800766e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d13d      	bne.n	80076ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	685a      	ldr	r2, [r3, #4]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800767c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007686:	d111      	bne.n	80076ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007690:	d004      	beq.n	800769c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800769a:	d107      	bne.n	80076ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076b4:	d10f      	bne.n	80076d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076c4:	601a      	str	r2, [r3, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e017      	b.n	800771a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d101      	bne.n	80076f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689a      	ldr	r2, [r3, #8]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	4013      	ands	r3, r2
 8007704:	68ba      	ldr	r2, [r7, #8]
 8007706:	429a      	cmp	r2, r3
 8007708:	bf0c      	ite	eq
 800770a:	2301      	moveq	r3, #1
 800770c:	2300      	movne	r3, #0
 800770e:	b2db      	uxtb	r3, r3
 8007710:	461a      	mov	r2, r3
 8007712:	79fb      	ldrb	r3, [r7, #7]
 8007714:	429a      	cmp	r2, r3
 8007716:	d19b      	bne.n	8007650 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3720      	adds	r7, #32
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	20000008 	.word	0x20000008

08007728 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	@ 0x28
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
 8007734:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007736:	2300      	movs	r3, #0
 8007738:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800773a:	f7fb fe1f 	bl	800337c <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007742:	1a9b      	subs	r3, r3, r2
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	4413      	add	r3, r2
 8007748:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800774a:	f7fb fe17 	bl	800337c <HAL_GetTick>
 800774e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	330c      	adds	r3, #12
 8007756:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007758:	4b3d      	ldr	r3, [pc, #244]	@ (8007850 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	4613      	mov	r3, r2
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4413      	add	r3, r2
 8007762:	00da      	lsls	r2, r3, #3
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	0d1b      	lsrs	r3, r3, #20
 8007768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800776a:	fb02 f303 	mul.w	r3, r2, r3
 800776e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007770:	e060      	b.n	8007834 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007778:	d107      	bne.n	800778a <SPI_WaitFifoStateUntilTimeout+0x62>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d104      	bne.n	800778a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	b2db      	uxtb	r3, r3
 8007786:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007788:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007790:	d050      	beq.n	8007834 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007792:	f7fb fdf3 	bl	800337c <HAL_GetTick>
 8007796:	4602      	mov	r2, r0
 8007798:	6a3b      	ldr	r3, [r7, #32]
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800779e:	429a      	cmp	r2, r3
 80077a0:	d902      	bls.n	80077a8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80077a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d13d      	bne.n	8007824 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685a      	ldr	r2, [r3, #4]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80077b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077c0:	d111      	bne.n	80077e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077ca:	d004      	beq.n	80077d6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077d4:	d107      	bne.n	80077e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077ee:	d10f      	bne.n	8007810 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800780e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007820:	2303      	movs	r3, #3
 8007822:	e010      	b.n	8007846 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d101      	bne.n	800782e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800782a:	2300      	movs	r3, #0
 800782c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	3b01      	subs	r3, #1
 8007832:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689a      	ldr	r2, [r3, #8]
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	4013      	ands	r3, r2
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	429a      	cmp	r2, r3
 8007842:	d196      	bne.n	8007772 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3728      	adds	r7, #40	@ 0x28
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	20000008 	.word	0x20000008

08007854 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b086      	sub	sp, #24
 8007858:	af02      	add	r7, sp, #8
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007868:	d111      	bne.n	800788e <SPI_EndRxTransaction+0x3a>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007872:	d004      	beq.n	800787e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800787c:	d107      	bne.n	800788e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800788c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	9300      	str	r3, [sp, #0]
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	2200      	movs	r2, #0
 8007896:	2180      	movs	r1, #128	@ 0x80
 8007898:	68f8      	ldr	r0, [r7, #12]
 800789a:	f7ff febd 	bl	8007618 <SPI_WaitFlagStateUntilTimeout>
 800789e:	4603      	mov	r3, r0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d007      	beq.n	80078b4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078a8:	f043 0220 	orr.w	r2, r3, #32
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80078b0:	2303      	movs	r3, #3
 80078b2:	e023      	b.n	80078fc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078bc:	d11d      	bne.n	80078fa <SPI_EndRxTransaction+0xa6>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078c6:	d004      	beq.n	80078d2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078d0:	d113      	bne.n	80078fa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	9300      	str	r3, [sp, #0]
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	2200      	movs	r2, #0
 80078da:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f7ff ff22 	bl	8007728 <SPI_WaitFifoStateUntilTimeout>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d007      	beq.n	80078fa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078ee:	f043 0220 	orr.w	r2, r3, #32
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80078f6:	2303      	movs	r3, #3
 80078f8:	e000      	b.n	80078fc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af02      	add	r7, sp, #8
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	9300      	str	r3, [sp, #0]
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	2200      	movs	r2, #0
 8007918:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f7ff ff03 	bl	8007728 <SPI_WaitFifoStateUntilTimeout>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d007      	beq.n	8007938 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800792c:	f043 0220 	orr.w	r2, r3, #32
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007934:	2303      	movs	r3, #3
 8007936:	e027      	b.n	8007988 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	9300      	str	r3, [sp, #0]
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	2200      	movs	r2, #0
 8007940:	2180      	movs	r1, #128	@ 0x80
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f7ff fe68 	bl	8007618 <SPI_WaitFlagStateUntilTimeout>
 8007948:	4603      	mov	r3, r0
 800794a:	2b00      	cmp	r3, #0
 800794c:	d007      	beq.n	800795e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007952:	f043 0220 	orr.w	r2, r3, #32
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800795a:	2303      	movs	r3, #3
 800795c:	e014      	b.n	8007988 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	9300      	str	r3, [sp, #0]
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2200      	movs	r2, #0
 8007966:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800796a:	68f8      	ldr	r0, [r7, #12]
 800796c:	f7ff fedc 	bl	8007728 <SPI_WaitFifoStateUntilTimeout>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d007      	beq.n	8007986 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800797a:	f043 0220 	orr.w	r2, r3, #32
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007982:	2303      	movs	r3, #3
 8007984:	e000      	b.n	8007988 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b082      	sub	sp, #8
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e049      	b.n	8007a36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d106      	bne.n	80079bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 f841 	bl	8007a3e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2202      	movs	r2, #2
 80079c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	3304      	adds	r3, #4
 80079cc:	4619      	mov	r1, r3
 80079ce:	4610      	mov	r0, r2
 80079d0:	f000 f9be 	bl	8007d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007a3e:	b480      	push	{r7}
 8007a40:	b083      	sub	sp, #12
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007a46:	bf00      	nop
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
	...

08007a54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d001      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e036      	b.n	8007ada <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68da      	ldr	r2, [r3, #12]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0201 	orr.w	r2, r2, #1
 8007a82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a17      	ldr	r2, [pc, #92]	@ (8007ae8 <HAL_TIM_Base_Start_IT+0x94>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d004      	beq.n	8007a98 <HAL_TIM_Base_Start_IT+0x44>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a96:	d115      	bne.n	8007ac4 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	689a      	ldr	r2, [r3, #8]
 8007a9e:	4b13      	ldr	r3, [pc, #76]	@ (8007aec <HAL_TIM_Base_Start_IT+0x98>)
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2b06      	cmp	r3, #6
 8007aa8:	d015      	beq.n	8007ad6 <HAL_TIM_Base_Start_IT+0x82>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ab0:	d011      	beq.n	8007ad6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f042 0201 	orr.w	r2, r2, #1
 8007ac0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ac2:	e008      	b.n	8007ad6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f042 0201 	orr.w	r2, r2, #1
 8007ad2:	601a      	str	r2, [r3, #0]
 8007ad4:	e000      	b.n	8007ad8 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ad6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3714      	adds	r7, #20
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
 8007ae6:	bf00      	nop
 8007ae8:	40012c00 	.word	0x40012c00
 8007aec:	00010007 	.word	0x00010007

08007af0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	f003 0302 	and.w	r3, r3, #2
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d020      	beq.n	8007b54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f003 0302 	and.w	r3, r3, #2
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d01b      	beq.n	8007b54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f06f 0202 	mvn.w	r2, #2
 8007b24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	f003 0303 	and.w	r3, r3, #3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d003      	beq.n	8007b42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 f8e9 	bl	8007d12 <HAL_TIM_IC_CaptureCallback>
 8007b40:	e005      	b.n	8007b4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 f8db 	bl	8007cfe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 f8ec 	bl	8007d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	f003 0304 	and.w	r3, r3, #4
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d020      	beq.n	8007ba0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f003 0304 	and.w	r3, r3, #4
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d01b      	beq.n	8007ba0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f06f 0204 	mvn.w	r2, #4
 8007b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2202      	movs	r2, #2
 8007b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699b      	ldr	r3, [r3, #24]
 8007b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d003      	beq.n	8007b8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f8c3 	bl	8007d12 <HAL_TIM_IC_CaptureCallback>
 8007b8c:	e005      	b.n	8007b9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 f8b5 	bl	8007cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 f8c6 	bl	8007d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	f003 0308 	and.w	r3, r3, #8
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d020      	beq.n	8007bec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f003 0308 	and.w	r3, r3, #8
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d01b      	beq.n	8007bec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f06f 0208 	mvn.w	r2, #8
 8007bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2204      	movs	r2, #4
 8007bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	69db      	ldr	r3, [r3, #28]
 8007bca:	f003 0303 	and.w	r3, r3, #3
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d003      	beq.n	8007bda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f89d 	bl	8007d12 <HAL_TIM_IC_CaptureCallback>
 8007bd8:	e005      	b.n	8007be6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 f88f 	bl	8007cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f8a0 	bl	8007d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f003 0310 	and.w	r3, r3, #16
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d020      	beq.n	8007c38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f003 0310 	and.w	r3, r3, #16
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d01b      	beq.n	8007c38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f06f 0210 	mvn.w	r2, #16
 8007c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2208      	movs	r2, #8
 8007c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	69db      	ldr	r3, [r3, #28]
 8007c16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d003      	beq.n	8007c26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 f877 	bl	8007d12 <HAL_TIM_IC_CaptureCallback>
 8007c24:	e005      	b.n	8007c32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 f869 	bl	8007cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 f87a 	bl	8007d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	f003 0301 	and.w	r3, r3, #1
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d00c      	beq.n	8007c5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f003 0301 	and.w	r3, r3, #1
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d007      	beq.n	8007c5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f06f 0201 	mvn.w	r2, #1
 8007c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f7fb f896 	bl	8002d88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d104      	bne.n	8007c70 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00c      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d007      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 f8dd 	bl	8007e44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00c      	beq.n	8007cae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d007      	beq.n	8007cae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 f8d5 	bl	8007e58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00c      	beq.n	8007cd2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d007      	beq.n	8007cd2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f000 f834 	bl	8007d3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	f003 0320 	and.w	r3, r3, #32
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00c      	beq.n	8007cf6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f003 0320 	and.w	r3, r3, #32
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d007      	beq.n	8007cf6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f06f 0220 	mvn.w	r2, #32
 8007cee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 f89d 	bl	8007e30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007cf6:	bf00      	nop
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}

08007cfe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cfe:	b480      	push	{r7}
 8007d00:	b083      	sub	sp, #12
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d06:	bf00      	nop
 8007d08:	370c      	adds	r7, #12
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr

08007d12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d12:	b480      	push	{r7}
 8007d14:	b083      	sub	sp, #12
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d1a:	bf00      	nop
 8007d1c:	370c      	adds	r7, #12
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr

08007d26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d26:	b480      	push	{r7}
 8007d28:	b083      	sub	sp, #12
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d2e:	bf00      	nop
 8007d30:	370c      	adds	r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr

08007d3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d3a:	b480      	push	{r7}
 8007d3c:	b083      	sub	sp, #12
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d42:	bf00      	nop
 8007d44:	370c      	adds	r7, #12
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr
	...

08007d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b085      	sub	sp, #20
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a30      	ldr	r2, [pc, #192]	@ (8007e24 <TIM_Base_SetConfig+0xd4>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d003      	beq.n	8007d70 <TIM_Base_SetConfig+0x20>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d6e:	d108      	bne.n	8007d82 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a27      	ldr	r2, [pc, #156]	@ (8007e24 <TIM_Base_SetConfig+0xd4>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d00b      	beq.n	8007da2 <TIM_Base_SetConfig+0x52>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d90:	d007      	beq.n	8007da2 <TIM_Base_SetConfig+0x52>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a24      	ldr	r2, [pc, #144]	@ (8007e28 <TIM_Base_SetConfig+0xd8>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d003      	beq.n	8007da2 <TIM_Base_SetConfig+0x52>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	4a23      	ldr	r2, [pc, #140]	@ (8007e2c <TIM_Base_SetConfig+0xdc>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d108      	bne.n	8007db4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007da8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	695b      	ldr	r3, [r3, #20]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	689a      	ldr	r2, [r3, #8]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a12      	ldr	r2, [pc, #72]	@ (8007e24 <TIM_Base_SetConfig+0xd4>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d007      	beq.n	8007df0 <TIM_Base_SetConfig+0xa0>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a11      	ldr	r2, [pc, #68]	@ (8007e28 <TIM_Base_SetConfig+0xd8>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d003      	beq.n	8007df0 <TIM_Base_SetConfig+0xa0>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a10      	ldr	r2, [pc, #64]	@ (8007e2c <TIM_Base_SetConfig+0xdc>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d103      	bne.n	8007df8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	691a      	ldr	r2, [r3, #16]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	691b      	ldr	r3, [r3, #16]
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d105      	bne.n	8007e16 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	f023 0201 	bic.w	r2, r3, #1
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	611a      	str	r2, [r3, #16]
  }
}
 8007e16:	bf00      	nop
 8007e18:	3714      	adds	r7, #20
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	40012c00 	.word	0x40012c00
 8007e28:	40014400 	.word	0x40014400
 8007e2c:	40014800 	.word	0x40014800

08007e30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e38:	bf00      	nop
 8007e3a:	370c      	adds	r7, #12
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e4c:	bf00      	nop
 8007e4e:	370c      	adds	r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007e60:	bf00      	nop
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <LL_RCC_GetUSARTClockSource>:
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e78:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4013      	ands	r3, r2
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <LL_RCC_GetLPUARTClockSource>:
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007e94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e98:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4013      	ands	r3, r2
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e042      	b.n	8007f44 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d106      	bne.n	8007ed6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f7fb f899 	bl	8003008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2224      	movs	r2, #36	@ 0x24
 8007eda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f022 0201 	bic.w	r2, r2, #1
 8007eec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d002      	beq.n	8007efc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 fe32 	bl	8008b60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 fc07 	bl	8008710 <UART_SetConfig>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e01b      	b.n	8007f44 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	689a      	ldr	r2, [r3, #8]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f042 0201 	orr.w	r2, r2, #1
 8007f3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 feb1 	bl	8008ca4 <UART_CheckIdleState>
 8007f42:	4603      	mov	r3, r0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b08a      	sub	sp, #40	@ 0x28
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	4613      	mov	r3, r2
 8007f58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f60:	2b20      	cmp	r3, #32
 8007f62:	d167      	bne.n	8008034 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d002      	beq.n	8007f70 <HAL_UART_Transmit_DMA+0x24>
 8007f6a:	88fb      	ldrh	r3, [r7, #6]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d101      	bne.n	8007f74 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	e060      	b.n	8008036 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	68ba      	ldr	r2, [r7, #8]
 8007f78:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	88fa      	ldrh	r2, [r7, #6]
 8007f7e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	88fa      	ldrh	r2, [r7, #6]
 8007f86:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2221      	movs	r2, #33	@ 0x21
 8007f96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d028      	beq.n	8007ff4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fa6:	4a26      	ldr	r2, [pc, #152]	@ (8008040 <HAL_UART_Transmit_DMA+0xf4>)
 8007fa8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fae:	4a25      	ldr	r2, [pc, #148]	@ (8008044 <HAL_UART_Transmit_DMA+0xf8>)
 8007fb0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fb6:	4a24      	ldr	r2, [pc, #144]	@ (8008048 <HAL_UART_Transmit_DMA+0xfc>)
 8007fb8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fca:	4619      	mov	r1, r3
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	3328      	adds	r3, #40	@ 0x28
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	88fb      	ldrh	r3, [r7, #6]
 8007fd6:	f7fb fc37 	bl	8003848 <HAL_DMA_Start_IT>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d009      	beq.n	8007ff4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2210      	movs	r2, #16
 8007fe4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2220      	movs	r2, #32
 8007fec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e020      	b.n	8008036 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	2240      	movs	r2, #64	@ 0x40
 8007ffa:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3308      	adds	r3, #8
 8008002:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	e853 3f00 	ldrex	r3, [r3]
 800800a:	613b      	str	r3, [r7, #16]
   return(result);
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008012:	627b      	str	r3, [r7, #36]	@ 0x24
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	3308      	adds	r3, #8
 800801a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800801c:	623a      	str	r2, [r7, #32]
 800801e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008020:	69f9      	ldr	r1, [r7, #28]
 8008022:	6a3a      	ldr	r2, [r7, #32]
 8008024:	e841 2300 	strex	r3, r2, [r1]
 8008028:	61bb      	str	r3, [r7, #24]
   return(result);
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d1e5      	bne.n	8007ffc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008030:	2300      	movs	r3, #0
 8008032:	e000      	b.n	8008036 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008034:	2302      	movs	r3, #2
  }
}
 8008036:	4618      	mov	r0, r3
 8008038:	3728      	adds	r7, #40	@ 0x28
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	08009021 	.word	0x08009021
 8008044:	080090bb 	.word	0x080090bb
 8008048:	080090d7 	.word	0x080090d7

0800804c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b0ba      	sub	sp, #232	@ 0xe8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	69db      	ldr	r3, [r3, #28]
 800805a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008072:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008076:	f640 030f 	movw	r3, #2063	@ 0x80f
 800807a:	4013      	ands	r3, r2
 800807c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008080:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008084:	2b00      	cmp	r3, #0
 8008086:	d11b      	bne.n	80080c0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808c:	f003 0320 	and.w	r3, r3, #32
 8008090:	2b00      	cmp	r3, #0
 8008092:	d015      	beq.n	80080c0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008098:	f003 0320 	and.w	r3, r3, #32
 800809c:	2b00      	cmp	r3, #0
 800809e:	d105      	bne.n	80080ac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80080a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d009      	beq.n	80080c0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f000 8300 	beq.w	80086b6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	4798      	blx	r3
      }
      return;
 80080be:	e2fa      	b.n	80086b6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80080c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f000 8123 	beq.w	8008310 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80080ca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80080ce:	4b8d      	ldr	r3, [pc, #564]	@ (8008304 <HAL_UART_IRQHandler+0x2b8>)
 80080d0:	4013      	ands	r3, r2
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d106      	bne.n	80080e4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80080d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80080da:	4b8b      	ldr	r3, [pc, #556]	@ (8008308 <HAL_UART_IRQHandler+0x2bc>)
 80080dc:	4013      	ands	r3, r2
 80080de:	2b00      	cmp	r3, #0
 80080e0:	f000 8116 	beq.w	8008310 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80080e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080e8:	f003 0301 	and.w	r3, r3, #1
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d011      	beq.n	8008114 <HAL_UART_IRQHandler+0xc8>
 80080f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00b      	beq.n	8008114 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2201      	movs	r2, #1
 8008102:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800810a:	f043 0201 	orr.w	r2, r3, #1
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008118:	f003 0302 	and.w	r3, r3, #2
 800811c:	2b00      	cmp	r3, #0
 800811e:	d011      	beq.n	8008144 <HAL_UART_IRQHandler+0xf8>
 8008120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d00b      	beq.n	8008144 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2202      	movs	r2, #2
 8008132:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800813a:	f043 0204 	orr.w	r2, r3, #4
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008148:	f003 0304 	and.w	r3, r3, #4
 800814c:	2b00      	cmp	r3, #0
 800814e:	d011      	beq.n	8008174 <HAL_UART_IRQHandler+0x128>
 8008150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00b      	beq.n	8008174 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2204      	movs	r2, #4
 8008162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800816a:	f043 0202 	orr.w	r2, r3, #2
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008178:	f003 0308 	and.w	r3, r3, #8
 800817c:	2b00      	cmp	r3, #0
 800817e:	d017      	beq.n	80081b0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008184:	f003 0320 	and.w	r3, r3, #32
 8008188:	2b00      	cmp	r3, #0
 800818a:	d105      	bne.n	8008198 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800818c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008190:	4b5c      	ldr	r3, [pc, #368]	@ (8008304 <HAL_UART_IRQHandler+0x2b8>)
 8008192:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008194:	2b00      	cmp	r3, #0
 8008196:	d00b      	beq.n	80081b0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2208      	movs	r2, #8
 800819e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a6:	f043 0208 	orr.w	r2, r3, #8
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80081b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d012      	beq.n	80081e2 <HAL_UART_IRQHandler+0x196>
 80081bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00c      	beq.n	80081e2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081d8:	f043 0220 	orr.w	r2, r3, #32
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 8266 	beq.w	80086ba <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80081ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f2:	f003 0320 	and.w	r3, r3, #32
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d013      	beq.n	8008222 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80081fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081fe:	f003 0320 	and.w	r3, r3, #32
 8008202:	2b00      	cmp	r3, #0
 8008204:	d105      	bne.n	8008212 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008206:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800820a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d007      	beq.n	8008222 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008216:	2b00      	cmp	r3, #0
 8008218:	d003      	beq.n	8008222 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008228:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008236:	2b40      	cmp	r3, #64	@ 0x40
 8008238:	d005      	beq.n	8008246 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800823a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800823e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008242:	2b00      	cmp	r3, #0
 8008244:	d054      	beq.n	80082f0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 fe84 	bl	8008f54 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008256:	2b40      	cmp	r3, #64	@ 0x40
 8008258:	d146      	bne.n	80082e8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008264:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008268:	e853 3f00 	ldrex	r3, [r3]
 800826c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008270:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008274:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008278:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3308      	adds	r3, #8
 8008282:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008286:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800828a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008292:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008296:	e841 2300 	strex	r3, r2, [r1]
 800829a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800829e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1d9      	bne.n	800825a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d017      	beq.n	80082e0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082b6:	4a15      	ldr	r2, [pc, #84]	@ (800830c <HAL_UART_IRQHandler+0x2c0>)
 80082b8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7fb fb9b 	bl	80039fc <HAL_DMA_Abort_IT>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d019      	beq.n	8008300 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d4:	687a      	ldr	r2, [r7, #4]
 80082d6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80082da:	4610      	mov	r0, r2
 80082dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082de:	e00f      	b.n	8008300 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 f9ff 	bl	80086e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e6:	e00b      	b.n	8008300 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f9fb 	bl	80086e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082ee:	e007      	b.n	8008300 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 f9f7 	bl	80086e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80082fe:	e1dc      	b.n	80086ba <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008300:	bf00      	nop
    return;
 8008302:	e1da      	b.n	80086ba <HAL_UART_IRQHandler+0x66e>
 8008304:	10000001 	.word	0x10000001
 8008308:	04000120 	.word	0x04000120
 800830c:	08009157 	.word	0x08009157

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008314:	2b01      	cmp	r3, #1
 8008316:	f040 8170 	bne.w	80085fa <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800831a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800831e:	f003 0310 	and.w	r3, r3, #16
 8008322:	2b00      	cmp	r3, #0
 8008324:	f000 8169 	beq.w	80085fa <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800832c:	f003 0310 	and.w	r3, r3, #16
 8008330:	2b00      	cmp	r3, #0
 8008332:	f000 8162 	beq.w	80085fa <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	2210      	movs	r2, #16
 800833c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008348:	2b40      	cmp	r3, #64	@ 0x40
 800834a:	f040 80d8 	bne.w	80084fe <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800835c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008360:	2b00      	cmp	r3, #0
 8008362:	f000 80af 	beq.w	80084c4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800836c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008370:	429a      	cmp	r2, r3
 8008372:	f080 80a7 	bcs.w	80084c4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800837c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0320 	and.w	r3, r3, #32
 800838e:	2b00      	cmp	r3, #0
 8008390:	f040 8087 	bne.w	80084a2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80083a0:	e853 3f00 	ldrex	r3, [r3]
 80083a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80083a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80083ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	461a      	mov	r2, r3
 80083ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80083be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80083ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80083ce:	e841 2300 	strex	r3, r2, [r1]
 80083d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80083d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d1da      	bne.n	8008394 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	3308      	adds	r3, #8
 80083e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083e8:	e853 3f00 	ldrex	r3, [r3]
 80083ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80083ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083f0:	f023 0301 	bic.w	r3, r3, #1
 80083f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	3308      	adds	r3, #8
 80083fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008402:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008406:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008408:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800840a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800840e:	e841 2300 	strex	r3, r2, [r1]
 8008412:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008414:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1e1      	bne.n	80083de <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	3308      	adds	r3, #8
 8008420:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008422:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008424:	e853 3f00 	ldrex	r3, [r3]
 8008428:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800842a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800842c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008430:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	3308      	adds	r3, #8
 800843a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800843e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008440:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008442:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008444:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008446:	e841 2300 	strex	r3, r2, [r1]
 800844a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800844c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800844e:	2b00      	cmp	r3, #0
 8008450:	d1e3      	bne.n	800841a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2220      	movs	r2, #32
 8008456:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008466:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008468:	e853 3f00 	ldrex	r3, [r3]
 800846c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800846e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008470:	f023 0310 	bic.w	r3, r3, #16
 8008474:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	461a      	mov	r2, r3
 800847e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008482:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008484:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008486:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008488:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800848a:	e841 2300 	strex	r3, r2, [r1]
 800848e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1e4      	bne.n	8008460 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800849c:	4618      	mov	r0, r3
 800849e:	f7fb fa4e 	bl	800393e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2202      	movs	r2, #2
 80084a6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	1ad3      	subs	r3, r2, r3
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 f91b 	bl	80086f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80084c2:	e0fc      	b.n	80086be <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80084ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084ce:	429a      	cmp	r2, r3
 80084d0:	f040 80f5 	bne.w	80086be <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 0320 	and.w	r3, r3, #32
 80084e2:	2b20      	cmp	r3, #32
 80084e4:	f040 80eb 	bne.w	80086be <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2202      	movs	r2, #2
 80084ec:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80084f4:	4619      	mov	r1, r3
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 f8fe 	bl	80086f8 <HAL_UARTEx_RxEventCallback>
      return;
 80084fc:	e0df      	b.n	80086be <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800850a:	b29b      	uxth	r3, r3
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008518:	b29b      	uxth	r3, r3
 800851a:	2b00      	cmp	r3, #0
 800851c:	f000 80d1 	beq.w	80086c2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008520:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 80cc 	beq.w	80086c2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008532:	e853 3f00 	ldrex	r3, [r3]
 8008536:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800853a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800853e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	461a      	mov	r2, r3
 8008548:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800854c:	647b      	str	r3, [r7, #68]	@ 0x44
 800854e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008550:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008552:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008554:	e841 2300 	strex	r3, r2, [r1]
 8008558:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800855a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1e4      	bne.n	800852a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	3308      	adds	r3, #8
 8008566:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800856a:	e853 3f00 	ldrex	r3, [r3]
 800856e:	623b      	str	r3, [r7, #32]
   return(result);
 8008570:	6a3b      	ldr	r3, [r7, #32]
 8008572:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008576:	f023 0301 	bic.w	r3, r3, #1
 800857a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3308      	adds	r3, #8
 8008584:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008588:	633a      	str	r2, [r7, #48]	@ 0x30
 800858a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800858e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008590:	e841 2300 	strex	r3, r2, [r1]
 8008594:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008598:	2b00      	cmp	r3, #0
 800859a:	d1e1      	bne.n	8008560 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2220      	movs	r2, #32
 80085a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	e853 3f00 	ldrex	r3, [r3]
 80085bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f023 0310 	bic.w	r3, r3, #16
 80085c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	461a      	mov	r2, r3
 80085ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80085d2:	61fb      	str	r3, [r7, #28]
 80085d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d6:	69b9      	ldr	r1, [r7, #24]
 80085d8:	69fa      	ldr	r2, [r7, #28]
 80085da:	e841 2300 	strex	r3, r2, [r1]
 80085de:	617b      	str	r3, [r7, #20]
   return(result);
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d1e4      	bne.n	80085b0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2202      	movs	r2, #2
 80085ea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80085ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085f0:	4619      	mov	r1, r3
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 f880 	bl	80086f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085f8:	e063      	b.n	80086c2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80085fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d00e      	beq.n	8008624 <HAL_UART_IRQHandler+0x5d8>
 8008606:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800860a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800860e:	2b00      	cmp	r3, #0
 8008610:	d008      	beq.n	8008624 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800861a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f000 fddb 	bl	80091d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008622:	e051      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008628:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800862c:	2b00      	cmp	r3, #0
 800862e:	d014      	beq.n	800865a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008638:	2b00      	cmp	r3, #0
 800863a:	d105      	bne.n	8008648 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800863c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008640:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008644:	2b00      	cmp	r3, #0
 8008646:	d008      	beq.n	800865a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800864c:	2b00      	cmp	r3, #0
 800864e:	d03a      	beq.n	80086c6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	4798      	blx	r3
    }
    return;
 8008658:	e035      	b.n	80086c6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800865a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800865e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008662:	2b00      	cmp	r3, #0
 8008664:	d009      	beq.n	800867a <HAL_UART_IRQHandler+0x62e>
 8008666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800866a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800866e:	2b00      	cmp	r3, #0
 8008670:	d003      	beq.n	800867a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fd85 	bl	8009182 <UART_EndTransmit_IT>
    return;
 8008678:	e026      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800867a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800867e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008682:	2b00      	cmp	r3, #0
 8008684:	d009      	beq.n	800869a <HAL_UART_IRQHandler+0x64e>
 8008686:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800868a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800868e:	2b00      	cmp	r3, #0
 8008690:	d003      	beq.n	800869a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 fdb4 	bl	8009200 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008698:	e016      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800869a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800869e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d010      	beq.n	80086c8 <HAL_UART_IRQHandler+0x67c>
 80086a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	da0c      	bge.n	80086c8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 fd9c 	bl	80091ec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80086b4:	e008      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
      return;
 80086b6:	bf00      	nop
 80086b8:	e006      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
    return;
 80086ba:	bf00      	nop
 80086bc:	e004      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
      return;
 80086be:	bf00      	nop
 80086c0:	e002      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
      return;
 80086c2:	bf00      	nop
 80086c4:	e000      	b.n	80086c8 <HAL_UART_IRQHandler+0x67c>
    return;
 80086c6:	bf00      	nop
  }
}
 80086c8:	37e8      	adds	r7, #232	@ 0xe8
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop

080086d0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80086d8:	bf00      	nop
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80086ec:	bf00      	nop
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b083      	sub	sp, #12
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	460b      	mov	r3, r1
 8008702:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008714:	b08c      	sub	sp, #48	@ 0x30
 8008716:	af00      	add	r7, sp, #0
 8008718:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800871a:	2300      	movs	r3, #0
 800871c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	689a      	ldr	r2, [r3, #8]
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	431a      	orrs	r2, r3
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	431a      	orrs	r2, r3
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	69db      	ldr	r3, [r3, #28]
 8008734:	4313      	orrs	r3, r2
 8008736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	4baf      	ldr	r3, [pc, #700]	@ (80089fc <UART_SetConfig+0x2ec>)
 8008740:	4013      	ands	r3, r2
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	6812      	ldr	r2, [r2, #0]
 8008746:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008748:	430b      	orrs	r3, r1
 800874a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	68da      	ldr	r2, [r3, #12]
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	430a      	orrs	r2, r1
 8008760:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	699b      	ldr	r3, [r3, #24]
 8008766:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4aa4      	ldr	r2, [pc, #656]	@ (8008a00 <UART_SetConfig+0x2f0>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d004      	beq.n	800877c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	6a1b      	ldr	r3, [r3, #32]
 8008776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008778:	4313      	orrs	r3, r2
 800877a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008786:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800878a:	697a      	ldr	r2, [r7, #20]
 800878c:	6812      	ldr	r2, [r2, #0]
 800878e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008790:	430b      	orrs	r3, r1
 8008792:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800879a:	f023 010f 	bic.w	r1, r3, #15
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	430a      	orrs	r2, r1
 80087a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a95      	ldr	r2, [pc, #596]	@ (8008a04 <UART_SetConfig+0x2f4>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d125      	bne.n	8008800 <UART_SetConfig+0xf0>
 80087b4:	2003      	movs	r0, #3
 80087b6:	f7ff fb59 	bl	8007e6c <LL_RCC_GetUSARTClockSource>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b03      	cmp	r3, #3
 80087be:	d81b      	bhi.n	80087f8 <UART_SetConfig+0xe8>
 80087c0:	a201      	add	r2, pc, #4	@ (adr r2, 80087c8 <UART_SetConfig+0xb8>)
 80087c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c6:	bf00      	nop
 80087c8:	080087d9 	.word	0x080087d9
 80087cc:	080087e9 	.word	0x080087e9
 80087d0:	080087e1 	.word	0x080087e1
 80087d4:	080087f1 	.word	0x080087f1
 80087d8:	2301      	movs	r3, #1
 80087da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087de:	e042      	b.n	8008866 <UART_SetConfig+0x156>
 80087e0:	2302      	movs	r3, #2
 80087e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087e6:	e03e      	b.n	8008866 <UART_SetConfig+0x156>
 80087e8:	2304      	movs	r3, #4
 80087ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ee:	e03a      	b.n	8008866 <UART_SetConfig+0x156>
 80087f0:	2308      	movs	r3, #8
 80087f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087f6:	e036      	b.n	8008866 <UART_SetConfig+0x156>
 80087f8:	2310      	movs	r3, #16
 80087fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087fe:	e032      	b.n	8008866 <UART_SetConfig+0x156>
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a7e      	ldr	r2, [pc, #504]	@ (8008a00 <UART_SetConfig+0x2f0>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d12a      	bne.n	8008860 <UART_SetConfig+0x150>
 800880a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800880e:	f7ff fb3d 	bl	8007e8c <LL_RCC_GetLPUARTClockSource>
 8008812:	4603      	mov	r3, r0
 8008814:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008818:	d01a      	beq.n	8008850 <UART_SetConfig+0x140>
 800881a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800881e:	d81b      	bhi.n	8008858 <UART_SetConfig+0x148>
 8008820:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008824:	d00c      	beq.n	8008840 <UART_SetConfig+0x130>
 8008826:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800882a:	d815      	bhi.n	8008858 <UART_SetConfig+0x148>
 800882c:	2b00      	cmp	r3, #0
 800882e:	d003      	beq.n	8008838 <UART_SetConfig+0x128>
 8008830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008834:	d008      	beq.n	8008848 <UART_SetConfig+0x138>
 8008836:	e00f      	b.n	8008858 <UART_SetConfig+0x148>
 8008838:	2300      	movs	r3, #0
 800883a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800883e:	e012      	b.n	8008866 <UART_SetConfig+0x156>
 8008840:	2302      	movs	r3, #2
 8008842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008846:	e00e      	b.n	8008866 <UART_SetConfig+0x156>
 8008848:	2304      	movs	r3, #4
 800884a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800884e:	e00a      	b.n	8008866 <UART_SetConfig+0x156>
 8008850:	2308      	movs	r3, #8
 8008852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008856:	e006      	b.n	8008866 <UART_SetConfig+0x156>
 8008858:	2310      	movs	r3, #16
 800885a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800885e:	e002      	b.n	8008866 <UART_SetConfig+0x156>
 8008860:	2310      	movs	r3, #16
 8008862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a65      	ldr	r2, [pc, #404]	@ (8008a00 <UART_SetConfig+0x2f0>)
 800886c:	4293      	cmp	r3, r2
 800886e:	f040 8097 	bne.w	80089a0 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008872:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008876:	2b08      	cmp	r3, #8
 8008878:	d823      	bhi.n	80088c2 <UART_SetConfig+0x1b2>
 800887a:	a201      	add	r2, pc, #4	@ (adr r2, 8008880 <UART_SetConfig+0x170>)
 800887c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008880:	080088a5 	.word	0x080088a5
 8008884:	080088c3 	.word	0x080088c3
 8008888:	080088ad 	.word	0x080088ad
 800888c:	080088c3 	.word	0x080088c3
 8008890:	080088b3 	.word	0x080088b3
 8008894:	080088c3 	.word	0x080088c3
 8008898:	080088c3 	.word	0x080088c3
 800889c:	080088c3 	.word	0x080088c3
 80088a0:	080088bb 	.word	0x080088bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088a4:	f7fd fb02 	bl	8005eac <HAL_RCC_GetPCLK1Freq>
 80088a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088aa:	e010      	b.n	80088ce <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088ac:	4b56      	ldr	r3, [pc, #344]	@ (8008a08 <UART_SetConfig+0x2f8>)
 80088ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088b0:	e00d      	b.n	80088ce <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088b2:	f7fd fa7b 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 80088b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088b8:	e009      	b.n	80088ce <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088ba:	f248 0306 	movw	r3, #32774	@ 0x8006
 80088be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088c0:	e005      	b.n	80088ce <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80088c2:	2300      	movs	r3, #0
 80088c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80088c6:	2301      	movs	r3, #1
 80088c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80088cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80088ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	f000 812b 	beq.w	8008b2c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088da:	4a4c      	ldr	r2, [pc, #304]	@ (8008a0c <UART_SetConfig+0x2fc>)
 80088dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088e0:	461a      	mov	r2, r3
 80088e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80088e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	685a      	ldr	r2, [r3, #4]
 80088ee:	4613      	mov	r3, r2
 80088f0:	005b      	lsls	r3, r3, #1
 80088f2:	4413      	add	r3, r2
 80088f4:	69ba      	ldr	r2, [r7, #24]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d305      	bcc.n	8008906 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008900:	69ba      	ldr	r2, [r7, #24]
 8008902:	429a      	cmp	r2, r3
 8008904:	d903      	bls.n	800890e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800890c:	e10e      	b.n	8008b2c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800890e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008910:	2200      	movs	r2, #0
 8008912:	60bb      	str	r3, [r7, #8]
 8008914:	60fa      	str	r2, [r7, #12]
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800891a:	4a3c      	ldr	r2, [pc, #240]	@ (8008a0c <UART_SetConfig+0x2fc>)
 800891c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008920:	b29b      	uxth	r3, r3
 8008922:	2200      	movs	r2, #0
 8008924:	603b      	str	r3, [r7, #0]
 8008926:	607a      	str	r2, [r7, #4]
 8008928:	e9d7 2300 	ldrd	r2, r3, [r7]
 800892c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008930:	f7f7 ff64 	bl	80007fc <__aeabi_uldivmod>
 8008934:	4602      	mov	r2, r0
 8008936:	460b      	mov	r3, r1
 8008938:	4610      	mov	r0, r2
 800893a:	4619      	mov	r1, r3
 800893c:	f04f 0200 	mov.w	r2, #0
 8008940:	f04f 0300 	mov.w	r3, #0
 8008944:	020b      	lsls	r3, r1, #8
 8008946:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800894a:	0202      	lsls	r2, r0, #8
 800894c:	6979      	ldr	r1, [r7, #20]
 800894e:	6849      	ldr	r1, [r1, #4]
 8008950:	0849      	lsrs	r1, r1, #1
 8008952:	2000      	movs	r0, #0
 8008954:	460c      	mov	r4, r1
 8008956:	4605      	mov	r5, r0
 8008958:	eb12 0804 	adds.w	r8, r2, r4
 800895c:	eb43 0905 	adc.w	r9, r3, r5
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	2200      	movs	r2, #0
 8008966:	469a      	mov	sl, r3
 8008968:	4693      	mov	fp, r2
 800896a:	4652      	mov	r2, sl
 800896c:	465b      	mov	r3, fp
 800896e:	4640      	mov	r0, r8
 8008970:	4649      	mov	r1, r9
 8008972:	f7f7 ff43 	bl	80007fc <__aeabi_uldivmod>
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	4613      	mov	r3, r2
 800897c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800897e:	6a3b      	ldr	r3, [r7, #32]
 8008980:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008984:	d308      	bcc.n	8008998 <UART_SetConfig+0x288>
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800898c:	d204      	bcs.n	8008998 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	6a3a      	ldr	r2, [r7, #32]
 8008994:	60da      	str	r2, [r3, #12]
 8008996:	e0c9      	b.n	8008b2c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800899e:	e0c5      	b.n	8008b2c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	69db      	ldr	r3, [r3, #28]
 80089a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089a8:	d16d      	bne.n	8008a86 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80089aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80089ae:	3b01      	subs	r3, #1
 80089b0:	2b07      	cmp	r3, #7
 80089b2:	d82d      	bhi.n	8008a10 <UART_SetConfig+0x300>
 80089b4:	a201      	add	r2, pc, #4	@ (adr r2, 80089bc <UART_SetConfig+0x2ac>)
 80089b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ba:	bf00      	nop
 80089bc:	080089dd 	.word	0x080089dd
 80089c0:	080089e5 	.word	0x080089e5
 80089c4:	08008a11 	.word	0x08008a11
 80089c8:	080089eb 	.word	0x080089eb
 80089cc:	08008a11 	.word	0x08008a11
 80089d0:	08008a11 	.word	0x08008a11
 80089d4:	08008a11 	.word	0x08008a11
 80089d8:	080089f3 	.word	0x080089f3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80089dc:	f7fd fa7c 	bl	8005ed8 <HAL_RCC_GetPCLK2Freq>
 80089e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089e2:	e01b      	b.n	8008a1c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089e4:	4b08      	ldr	r3, [pc, #32]	@ (8008a08 <UART_SetConfig+0x2f8>)
 80089e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089e8:	e018      	b.n	8008a1c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089ea:	f7fd f9df 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 80089ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089f0:	e014      	b.n	8008a1c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089f2:	f248 0306 	movw	r3, #32774	@ 0x8006
 80089f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089f8:	e010      	b.n	8008a1c <UART_SetConfig+0x30c>
 80089fa:	bf00      	nop
 80089fc:	cfff69f3 	.word	0xcfff69f3
 8008a00:	40008000 	.word	0x40008000
 8008a04:	40013800 	.word	0x40013800
 8008a08:	00f42400 	.word	0x00f42400
 8008a0c:	08010e58 	.word	0x08010e58
      default:
        pclk = 0U;
 8008a10:	2300      	movs	r3, #0
 8008a12:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008a14:	2301      	movs	r3, #1
 8008a16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008a1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f000 8084 	beq.w	8008b2c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a28:	4a4b      	ldr	r2, [pc, #300]	@ (8008b58 <UART_SetConfig+0x448>)
 8008a2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a2e:	461a      	mov	r2, r3
 8008a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a32:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a36:	005a      	lsls	r2, r3, #1
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	085b      	lsrs	r3, r3, #1
 8008a3e:	441a      	add	r2, r3
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a48:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a4a:	6a3b      	ldr	r3, [r7, #32]
 8008a4c:	2b0f      	cmp	r3, #15
 8008a4e:	d916      	bls.n	8008a7e <UART_SetConfig+0x36e>
 8008a50:	6a3b      	ldr	r3, [r7, #32]
 8008a52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a56:	d212      	bcs.n	8008a7e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a58:	6a3b      	ldr	r3, [r7, #32]
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	f023 030f 	bic.w	r3, r3, #15
 8008a60:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a62:	6a3b      	ldr	r3, [r7, #32]
 8008a64:	085b      	lsrs	r3, r3, #1
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	f003 0307 	and.w	r3, r3, #7
 8008a6c:	b29a      	uxth	r2, r3
 8008a6e:	8bfb      	ldrh	r3, [r7, #30]
 8008a70:	4313      	orrs	r3, r2
 8008a72:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	8bfa      	ldrh	r2, [r7, #30]
 8008a7a:	60da      	str	r2, [r3, #12]
 8008a7c:	e056      	b.n	8008b2c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a84:	e052      	b.n	8008b2c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008a8a:	3b01      	subs	r3, #1
 8008a8c:	2b07      	cmp	r3, #7
 8008a8e:	d822      	bhi.n	8008ad6 <UART_SetConfig+0x3c6>
 8008a90:	a201      	add	r2, pc, #4	@ (adr r2, 8008a98 <UART_SetConfig+0x388>)
 8008a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a96:	bf00      	nop
 8008a98:	08008ab9 	.word	0x08008ab9
 8008a9c:	08008ac1 	.word	0x08008ac1
 8008aa0:	08008ad7 	.word	0x08008ad7
 8008aa4:	08008ac7 	.word	0x08008ac7
 8008aa8:	08008ad7 	.word	0x08008ad7
 8008aac:	08008ad7 	.word	0x08008ad7
 8008ab0:	08008ad7 	.word	0x08008ad7
 8008ab4:	08008acf 	.word	0x08008acf
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ab8:	f7fd fa0e 	bl	8005ed8 <HAL_RCC_GetPCLK2Freq>
 8008abc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008abe:	e010      	b.n	8008ae2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ac0:	4b26      	ldr	r3, [pc, #152]	@ (8008b5c <UART_SetConfig+0x44c>)
 8008ac2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ac4:	e00d      	b.n	8008ae2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ac6:	f7fd f971 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 8008aca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008acc:	e009      	b.n	8008ae2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ace:	f248 0306 	movw	r3, #32774	@ 0x8006
 8008ad2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ad4:	e005      	b.n	8008ae2 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008ae0:	bf00      	nop
    }

    if (pclk != 0U)
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d021      	beq.n	8008b2c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aec:	4a1a      	ldr	r2, [pc, #104]	@ (8008b58 <UART_SetConfig+0x448>)
 8008aee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008af2:	461a      	mov	r2, r3
 8008af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af6:	fbb3 f2f2 	udiv	r2, r3, r2
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	085b      	lsrs	r3, r3, #1
 8008b00:	441a      	add	r2, r3
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b0c:	6a3b      	ldr	r3, [r7, #32]
 8008b0e:	2b0f      	cmp	r3, #15
 8008b10:	d909      	bls.n	8008b26 <UART_SetConfig+0x416>
 8008b12:	6a3b      	ldr	r3, [r7, #32]
 8008b14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b18:	d205      	bcs.n	8008b26 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b1a:	6a3b      	ldr	r3, [r7, #32]
 8008b1c:	b29a      	uxth	r2, r3
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	60da      	str	r2, [r3, #12]
 8008b24:	e002      	b.n	8008b2c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	2200      	movs	r2, #0
 8008b46:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b48:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3730      	adds	r7, #48	@ 0x30
 8008b50:	46bd      	mov	sp, r7
 8008b52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b56:	bf00      	nop
 8008b58:	08010e58 	.word	0x08010e58
 8008b5c:	00f42400 	.word	0x00f42400

08008b60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b083      	sub	sp, #12
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b6c:	f003 0308 	and.w	r3, r3, #8
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00a      	beq.n	8008b8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	430a      	orrs	r2, r1
 8008b88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d00a      	beq.n	8008bac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	430a      	orrs	r2, r1
 8008baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb0:	f003 0302 	and.w	r3, r3, #2
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d00a      	beq.n	8008bce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bd2:	f003 0304 	and.w	r3, r3, #4
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00a      	beq.n	8008bf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	430a      	orrs	r2, r1
 8008bee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bf4:	f003 0310 	and.w	r3, r3, #16
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00a      	beq.n	8008c12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	430a      	orrs	r2, r1
 8008c10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c16:	f003 0320 	and.w	r3, r3, #32
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d00a      	beq.n	8008c34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	430a      	orrs	r2, r1
 8008c32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d01a      	beq.n	8008c76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	430a      	orrs	r2, r1
 8008c54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c5e:	d10a      	bne.n	8008c76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	430a      	orrs	r2, r1
 8008c74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00a      	beq.n	8008c98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	430a      	orrs	r2, r1
 8008c96:	605a      	str	r2, [r3, #4]
  }
}
 8008c98:	bf00      	nop
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b098      	sub	sp, #96	@ 0x60
 8008ca8:	af02      	add	r7, sp, #8
 8008caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cb4:	f7fa fb62 	bl	800337c <HAL_GetTick>
 8008cb8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f003 0308 	and.w	r3, r3, #8
 8008cc4:	2b08      	cmp	r3, #8
 8008cc6:	d12f      	bne.n	8008d28 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f000 f88e 	bl	8008df8 <UART_WaitOnFlagUntilTimeout>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d022      	beq.n	8008d28 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cea:	e853 3f00 	ldrex	r3, [r3]
 8008cee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d00:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d08:	e841 2300 	strex	r3, r2, [r1]
 8008d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d1e6      	bne.n	8008ce2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2220      	movs	r2, #32
 8008d18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d24:	2303      	movs	r3, #3
 8008d26:	e063      	b.n	8008df0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 0304 	and.w	r3, r3, #4
 8008d32:	2b04      	cmp	r3, #4
 8008d34:	d149      	bne.n	8008dca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d36:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f857 	bl	8008df8 <UART_WaitOnFlagUntilTimeout>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d03c      	beq.n	8008dca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d58:	e853 3f00 	ldrex	r3, [r3]
 8008d5c:	623b      	str	r3, [r7, #32]
   return(result);
 8008d5e:	6a3b      	ldr	r3, [r7, #32]
 8008d60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d70:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d76:	e841 2300 	strex	r3, r2, [r1]
 8008d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d1e6      	bne.n	8008d50 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	3308      	adds	r3, #8
 8008d88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	e853 3f00 	ldrex	r3, [r3]
 8008d90:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f023 0301 	bic.w	r3, r3, #1
 8008d98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	3308      	adds	r3, #8
 8008da0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008da2:	61fa      	str	r2, [r7, #28]
 8008da4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da6:	69b9      	ldr	r1, [r7, #24]
 8008da8:	69fa      	ldr	r2, [r7, #28]
 8008daa:	e841 2300 	strex	r3, r2, [r1]
 8008dae:	617b      	str	r3, [r7, #20]
   return(result);
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1e5      	bne.n	8008d82 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2220      	movs	r2, #32
 8008dba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dc6:	2303      	movs	r3, #3
 8008dc8:	e012      	b.n	8008df0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2220      	movs	r2, #32
 8008dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2220      	movs	r2, #32
 8008dd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3758      	adds	r7, #88	@ 0x58
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	603b      	str	r3, [r7, #0]
 8008e04:	4613      	mov	r3, r2
 8008e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e08:	e04f      	b.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e10:	d04b      	beq.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e12:	f7fa fab3 	bl	800337c <HAL_GetTick>
 8008e16:	4602      	mov	r2, r0
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	1ad3      	subs	r3, r2, r3
 8008e1c:	69ba      	ldr	r2, [r7, #24]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d302      	bcc.n	8008e28 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e22:	69bb      	ldr	r3, [r7, #24]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d101      	bne.n	8008e2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	e04e      	b.n	8008eca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f003 0304 	and.w	r3, r3, #4
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d037      	beq.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	2b80      	cmp	r3, #128	@ 0x80
 8008e3e:	d034      	beq.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	2b40      	cmp	r3, #64	@ 0x40
 8008e44:	d031      	beq.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	69db      	ldr	r3, [r3, #28]
 8008e4c:	f003 0308 	and.w	r3, r3, #8
 8008e50:	2b08      	cmp	r3, #8
 8008e52:	d110      	bne.n	8008e76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2208      	movs	r2, #8
 8008e5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e5c:	68f8      	ldr	r0, [r7, #12]
 8008e5e:	f000 f879 	bl	8008f54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2208      	movs	r2, #8
 8008e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e029      	b.n	8008eca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	69db      	ldr	r3, [r3, #28]
 8008e7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e84:	d111      	bne.n	8008eaa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e90:	68f8      	ldr	r0, [r7, #12]
 8008e92:	f000 f85f 	bl	8008f54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2220      	movs	r2, #32
 8008e9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e00f      	b.n	8008eca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	69da      	ldr	r2, [r3, #28]
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	4013      	ands	r3, r2
 8008eb4:	68ba      	ldr	r2, [r7, #8]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	bf0c      	ite	eq
 8008eba:	2301      	moveq	r3, #1
 8008ebc:	2300      	movne	r3, #0
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	79fb      	ldrb	r3, [r7, #7]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d0a0      	beq.n	8008e0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}

08008ed2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	b08f      	sub	sp, #60	@ 0x3c
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee0:	6a3b      	ldr	r3, [r7, #32]
 8008ee2:	e853 3f00 	ldrex	r3, [r3]
 8008ee6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ee8:	69fb      	ldr	r3, [r7, #28]
 8008eea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008efa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008efe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f00:	e841 2300 	strex	r3, r2, [r1]
 8008f04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1e6      	bne.n	8008eda <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	3308      	adds	r3, #8
 8008f12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	e853 3f00 	ldrex	r3, [r3]
 8008f1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008f22:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	3308      	adds	r3, #8
 8008f2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f2c:	61ba      	str	r2, [r7, #24]
 8008f2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f30:	6979      	ldr	r1, [r7, #20]
 8008f32:	69ba      	ldr	r2, [r7, #24]
 8008f34:	e841 2300 	strex	r3, r2, [r1]
 8008f38:	613b      	str	r3, [r7, #16]
   return(result);
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d1e5      	bne.n	8008f0c <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2220      	movs	r2, #32
 8008f44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008f48:	bf00      	nop
 8008f4a:	373c      	adds	r7, #60	@ 0x3c
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b095      	sub	sp, #84	@ 0x54
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f64:	e853 3f00 	ldrex	r3, [r3]
 8008f68:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	461a      	mov	r2, r3
 8008f78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f7e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f82:	e841 2300 	strex	r3, r2, [r1]
 8008f86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d1e6      	bne.n	8008f5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	3308      	adds	r3, #8
 8008f94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f96:	6a3b      	ldr	r3, [r7, #32]
 8008f98:	e853 3f00 	ldrex	r3, [r3]
 8008f9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f9e:	69fb      	ldr	r3, [r7, #28]
 8008fa0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fa4:	f023 0301 	bic.w	r3, r3, #1
 8008fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	3308      	adds	r3, #8
 8008fb0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008fb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fba:	e841 2300 	strex	r3, r2, [r1]
 8008fbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1e3      	bne.n	8008f8e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d118      	bne.n	8009000 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	e853 3f00 	ldrex	r3, [r3]
 8008fda:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	f023 0310 	bic.w	r3, r3, #16
 8008fe2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	461a      	mov	r2, r3
 8008fea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008fec:	61bb      	str	r3, [r7, #24]
 8008fee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff0:	6979      	ldr	r1, [r7, #20]
 8008ff2:	69ba      	ldr	r2, [r7, #24]
 8008ff4:	e841 2300 	strex	r3, r2, [r1]
 8008ff8:	613b      	str	r3, [r7, #16]
   return(result);
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d1e6      	bne.n	8008fce <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2220      	movs	r2, #32
 8009004:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2200      	movs	r2, #0
 800900c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2200      	movs	r2, #0
 8009012:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009014:	bf00      	nop
 8009016:	3754      	adds	r7, #84	@ 0x54
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr

08009020 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b090      	sub	sp, #64	@ 0x40
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800902c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f003 0320 	and.w	r3, r3, #32
 8009038:	2b00      	cmp	r3, #0
 800903a:	d137      	bne.n	80090ac <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800903c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800903e:	2200      	movs	r2, #0
 8009040:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009044:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	3308      	adds	r3, #8
 800904a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800904c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904e:	e853 3f00 	ldrex	r3, [r3]
 8009052:	623b      	str	r3, [r7, #32]
   return(result);
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800905a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800905c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	3308      	adds	r3, #8
 8009062:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009064:	633a      	str	r2, [r7, #48]	@ 0x30
 8009066:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009068:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800906a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800906c:	e841 2300 	strex	r3, r2, [r1]
 8009070:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1e5      	bne.n	8009044 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	e853 3f00 	ldrex	r3, [r3]
 8009084:	60fb      	str	r3, [r7, #12]
   return(result);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800908c:	637b      	str	r3, [r7, #52]	@ 0x34
 800908e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	461a      	mov	r2, r3
 8009094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009096:	61fb      	str	r3, [r7, #28]
 8009098:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909a:	69b9      	ldr	r1, [r7, #24]
 800909c:	69fa      	ldr	r2, [r7, #28]
 800909e:	e841 2300 	strex	r3, r2, [r1]
 80090a2:	617b      	str	r3, [r7, #20]
   return(result);
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d1e6      	bne.n	8009078 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80090aa:	e002      	b.n	80090b2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80090ac:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80090ae:	f7f9 f93b 	bl	8002328 <HAL_UART_TxCpltCallback>
}
 80090b2:	bf00      	nop
 80090b4:	3740      	adds	r7, #64	@ 0x40
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}

080090ba <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80090ba:	b580      	push	{r7, lr}
 80090bc:	b084      	sub	sp, #16
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090c6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80090c8:	68f8      	ldr	r0, [r7, #12]
 80090ca:	f7ff fb01 	bl	80086d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090ce:	bf00      	nop
 80090d0:	3710      	adds	r7, #16
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}

080090d6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b086      	sub	sp, #24
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090ea:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090fe:	2b80      	cmp	r3, #128	@ 0x80
 8009100:	d109      	bne.n	8009116 <UART_DMAError+0x40>
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	2b21      	cmp	r3, #33	@ 0x21
 8009106:	d106      	bne.n	8009116 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2200      	movs	r2, #0
 800910c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009110:	6978      	ldr	r0, [r7, #20]
 8009112:	f7ff fede 	bl	8008ed2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009120:	2b40      	cmp	r3, #64	@ 0x40
 8009122:	d109      	bne.n	8009138 <UART_DMAError+0x62>
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	2b22      	cmp	r3, #34	@ 0x22
 8009128:	d106      	bne.n	8009138 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	2200      	movs	r2, #0
 800912e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009132:	6978      	ldr	r0, [r7, #20]
 8009134:	f7ff ff0e 	bl	8008f54 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800913e:	f043 0210 	orr.w	r2, r3, #16
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009148:	6978      	ldr	r0, [r7, #20]
 800914a:	f7ff facb 	bl	80086e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800914e:	bf00      	nop
 8009150:	3718      	adds	r7, #24
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}

08009156 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009156:	b580      	push	{r7, lr}
 8009158:	b084      	sub	sp, #16
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009162:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2200      	movs	r2, #0
 8009168:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f7ff fab5 	bl	80086e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800917a:	bf00      	nop
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}

08009182 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009182:	b580      	push	{r7, lr}
 8009184:	b088      	sub	sp, #32
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	e853 3f00 	ldrex	r3, [r3]
 8009196:	60bb      	str	r3, [r7, #8]
   return(result);
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800919e:	61fb      	str	r3, [r7, #28]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	461a      	mov	r2, r3
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	61bb      	str	r3, [r7, #24]
 80091aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ac:	6979      	ldr	r1, [r7, #20]
 80091ae:	69ba      	ldr	r2, [r7, #24]
 80091b0:	e841 2300 	strex	r3, r2, [r1]
 80091b4:	613b      	str	r3, [r7, #16]
   return(result);
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d1e6      	bne.n	800918a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2220      	movs	r2, #32
 80091c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f7f9 f8ac 	bl	8002328 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091d0:	bf00      	nop
 80091d2:	3720      	adds	r7, #32
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80091d8:	b480      	push	{r7}
 80091da:	b083      	sub	sp, #12
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80091f4:	bf00      	nop
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009200:	b480      	push	{r7}
 8009202:	b083      	sub	sp, #12
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009208:	bf00      	nop
 800920a:	370c      	adds	r7, #12
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr

08009214 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009214:	b480      	push	{r7}
 8009216:	b085      	sub	sp, #20
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009222:	2b01      	cmp	r3, #1
 8009224:	d101      	bne.n	800922a <HAL_UARTEx_DisableFifoMode+0x16>
 8009226:	2302      	movs	r3, #2
 8009228:	e027      	b.n	800927a <HAL_UARTEx_DisableFifoMode+0x66>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2201      	movs	r2, #1
 800922e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2224      	movs	r2, #36	@ 0x24
 8009236:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f022 0201 	bic.w	r2, r2, #1
 8009250:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009258:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2200      	movs	r2, #0
 800925e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68fa      	ldr	r2, [r7, #12]
 8009266:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2220      	movs	r2, #32
 800926c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3714      	adds	r7, #20
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr

08009286 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009286:	b580      	push	{r7, lr}
 8009288:	b084      	sub	sp, #16
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
 800928e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009296:	2b01      	cmp	r3, #1
 8009298:	d101      	bne.n	800929e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800929a:	2302      	movs	r3, #2
 800929c:	e02d      	b.n	80092fa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2224      	movs	r2, #36	@ 0x24
 80092aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f022 0201 	bic.w	r2, r2, #1
 80092c4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	683a      	ldr	r2, [r7, #0]
 80092d6:	430a      	orrs	r2, r1
 80092d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f000 f850 	bl	8009380 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2220      	movs	r2, #32
 80092ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}

08009302 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009302:	b580      	push	{r7, lr}
 8009304:	b084      	sub	sp, #16
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
 800930a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009312:	2b01      	cmp	r3, #1
 8009314:	d101      	bne.n	800931a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009316:	2302      	movs	r3, #2
 8009318:	e02d      	b.n	8009376 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2201      	movs	r2, #1
 800931e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2224      	movs	r2, #36	@ 0x24
 8009326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f022 0201 	bic.w	r2, r2, #1
 8009340:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	683a      	ldr	r2, [r7, #0]
 8009352:	430a      	orrs	r2, r1
 8009354:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f812 	bl	8009380 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	68fa      	ldr	r2, [r7, #12]
 8009362:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2220      	movs	r2, #32
 8009368:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
	...

08009380 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009380:	b480      	push	{r7}
 8009382:	b085      	sub	sp, #20
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800938c:	2b00      	cmp	r3, #0
 800938e:	d108      	bne.n	80093a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2201      	movs	r2, #1
 8009394:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2201      	movs	r2, #1
 800939c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80093a0:	e031      	b.n	8009406 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80093a2:	2308      	movs	r3, #8
 80093a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80093a6:	2308      	movs	r3, #8
 80093a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	0e5b      	lsrs	r3, r3, #25
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	f003 0307 	and.w	r3, r3, #7
 80093b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	0f5b      	lsrs	r3, r3, #29
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	f003 0307 	and.w	r3, r3, #7
 80093c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093ca:	7bbb      	ldrb	r3, [r7, #14]
 80093cc:	7b3a      	ldrb	r2, [r7, #12]
 80093ce:	4911      	ldr	r1, [pc, #68]	@ (8009414 <UARTEx_SetNbDataToProcess+0x94>)
 80093d0:	5c8a      	ldrb	r2, [r1, r2]
 80093d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80093d6:	7b3a      	ldrb	r2, [r7, #12]
 80093d8:	490f      	ldr	r1, [pc, #60]	@ (8009418 <UARTEx_SetNbDataToProcess+0x98>)
 80093da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
 80093ea:	7b7a      	ldrb	r2, [r7, #13]
 80093ec:	4909      	ldr	r1, [pc, #36]	@ (8009414 <UARTEx_SetNbDataToProcess+0x94>)
 80093ee:	5c8a      	ldrb	r2, [r1, r2]
 80093f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80093f4:	7b7a      	ldrb	r2, [r7, #13]
 80093f6:	4908      	ldr	r1, [pc, #32]	@ (8009418 <UARTEx_SetNbDataToProcess+0x98>)
 80093f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80093fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80093fe:	b29a      	uxth	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009406:	bf00      	nop
 8009408:	3714      	adds	r7, #20
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop
 8009414:	08010e70 	.word	0x08010e70
 8009418:	08010e78 	.word	0x08010e78

0800941c <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b088      	sub	sp, #32
 8009420:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009422:	2300      	movs	r3, #0
 8009424:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009426:	f107 0308 	add.w	r3, r7, #8
 800942a:	2218      	movs	r2, #24
 800942c:	2100      	movs	r1, #0
 800942e:	4618      	mov	r0, r3
 8009430:	f001 fa9e 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009434:	233f      	movs	r3, #63	@ 0x3f
 8009436:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8009438:	2381      	movs	r3, #129	@ 0x81
 800943a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800943c:	1dfb      	adds	r3, r7, #7
 800943e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009440:	2301      	movs	r3, #1
 8009442:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009444:	f107 0308 	add.w	r3, r7, #8
 8009448:	2100      	movs	r1, #0
 800944a:	4618      	mov	r0, r3
 800944c:	f001 fd1a 	bl	800ae84 <hci_send_req>
 8009450:	4603      	mov	r3, r0
 8009452:	2b00      	cmp	r3, #0
 8009454:	da01      	bge.n	800945a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009456:	23ff      	movs	r3, #255	@ 0xff
 8009458:	e000      	b.n	800945c <aci_gap_set_non_discoverable+0x40>
  return status;
 800945a:	79fb      	ldrb	r3, [r7, #7]
}
 800945c:	4618      	mov	r0, r3
 800945e:	3720      	adds	r7, #32
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8009464:	b5b0      	push	{r4, r5, r7, lr}
 8009466:	b0ce      	sub	sp, #312	@ 0x138
 8009468:	af00      	add	r7, sp, #0
 800946a:	4605      	mov	r5, r0
 800946c:	460c      	mov	r4, r1
 800946e:	4610      	mov	r0, r2
 8009470:	4619      	mov	r1, r3
 8009472:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009476:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800947a:	462a      	mov	r2, r5
 800947c:	701a      	strb	r2, [r3, #0]
 800947e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009482:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009486:	4622      	mov	r2, r4
 8009488:	801a      	strh	r2, [r3, #0]
 800948a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800948e:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8009492:	4602      	mov	r2, r0
 8009494:	801a      	strh	r2, [r3, #0]
 8009496:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800949a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800949e:	460a      	mov	r2, r1
 80094a0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 80094a2:	f107 0310 	add.w	r3, r7, #16
 80094a6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80094aa:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80094ae:	3308      	adds	r3, #8
 80094b0:	f107 0210 	add.w	r2, r7, #16
 80094b4:	4413      	add	r3, r2
 80094b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80094ba:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80094be:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80094c2:	4413      	add	r3, r2
 80094c4:	3309      	adds	r3, #9
 80094c6:	f107 0210 	add.w	r2, r7, #16
 80094ca:	4413      	add	r3, r2
 80094cc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80094d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80094d4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80094d8:	2200      	movs	r2, #0
 80094da:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80094dc:	2300      	movs	r3, #0
 80094de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 80094e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094e6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80094ea:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80094ee:	7812      	ldrb	r2, [r2, #0]
 80094f0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80094f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094f6:	3301      	adds	r3, #1
 80094f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 80094fc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009500:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009504:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8009508:	8812      	ldrh	r2, [r2, #0]
 800950a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800950e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009512:	3302      	adds	r3, #2
 8009514:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8009518:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800951c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009520:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8009524:	8812      	ldrh	r2, [r2, #0]
 8009526:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800952a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800952e:	3302      	adds	r3, #2
 8009530:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8009534:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009538:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800953c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009540:	7812      	ldrb	r2, [r2, #0]
 8009542:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8009544:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009548:	3301      	adds	r3, #1
 800954a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800954e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009552:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8009556:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8009558:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800955c:	3301      	adds	r3, #1
 800955e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8009562:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009566:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800956a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800956c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009570:	3301      	adds	r3, #1
 8009572:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8009576:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800957a:	3308      	adds	r3, #8
 800957c:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8009580:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8009584:	4618      	mov	r0, r3
 8009586:	f001 f9e3 	bl	800a950 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800958a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800958e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009592:	4413      	add	r3, r2
 8009594:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8009598:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800959c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80095a0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80095a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80095a6:	3301      	adds	r3, #1
 80095a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 80095ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80095b0:	3301      	adds	r3, #1
 80095b2:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80095b6:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 80095ba:	4618      	mov	r0, r3
 80095bc:	f001 f9c8 	bl	800a950 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80095c0:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80095c4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80095c8:	4413      	add	r3, r2
 80095ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 80095ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80095d2:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80095d6:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80095d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80095dc:	3302      	adds	r3, #2
 80095de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 80095e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80095e6:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 80095ea:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80095ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80095f0:	3302      	adds	r3, #2
 80095f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80095f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80095fa:	2218      	movs	r2, #24
 80095fc:	2100      	movs	r1, #0
 80095fe:	4618      	mov	r0, r3
 8009600:	f001 f9b6 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009604:	233f      	movs	r3, #63	@ 0x3f
 8009606:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800960a:	2383      	movs	r3, #131	@ 0x83
 800960c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009610:	f107 0310 	add.w	r3, r7, #16
 8009614:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009618:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800961c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009620:	f107 030f 	add.w	r3, r7, #15
 8009624:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009628:	2301      	movs	r3, #1
 800962a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800962e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009632:	2100      	movs	r1, #0
 8009634:	4618      	mov	r0, r3
 8009636:	f001 fc25 	bl	800ae84 <hci_send_req>
 800963a:	4603      	mov	r3, r0
 800963c:	2b00      	cmp	r3, #0
 800963e:	da01      	bge.n	8009644 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8009640:	23ff      	movs	r3, #255	@ 0xff
 8009642:	e004      	b.n	800964e <aci_gap_set_discoverable+0x1ea>
  return status;
 8009644:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009648:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800964c:	781b      	ldrb	r3, [r3, #0]
}
 800964e:	4618      	mov	r0, r3
 8009650:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8009654:	46bd      	mov	sp, r7
 8009656:	bdb0      	pop	{r4, r5, r7, pc}

08009658 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b0cc      	sub	sp, #304	@ 0x130
 800965c:	af00      	add	r7, sp, #0
 800965e:	4602      	mov	r2, r0
 8009660:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009664:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009668:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800966a:	f107 0310 	add.w	r3, r7, #16
 800966e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009672:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009676:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800967a:	2200      	movs	r2, #0
 800967c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800967e:	2300      	movs	r3, #0
 8009680:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8009684:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009688:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800968c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009690:	7812      	ldrb	r2, [r2, #0]
 8009692:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009694:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009698:	3301      	adds	r3, #1
 800969a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800969e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80096a2:	2218      	movs	r2, #24
 80096a4:	2100      	movs	r1, #0
 80096a6:	4618      	mov	r0, r3
 80096a8:	f001 f962 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 80096ac:	233f      	movs	r3, #63	@ 0x3f
 80096ae:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 80096b2:	2385      	movs	r3, #133	@ 0x85
 80096b4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80096b8:	f107 0310 	add.w	r3, r7, #16
 80096bc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80096c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80096c4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80096c8:	f107 030f 	add.w	r3, r7, #15
 80096cc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80096d0:	2301      	movs	r3, #1
 80096d2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80096d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80096da:	2100      	movs	r1, #0
 80096dc:	4618      	mov	r0, r3
 80096de:	f001 fbd1 	bl	800ae84 <hci_send_req>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	da01      	bge.n	80096ec <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 80096e8:	23ff      	movs	r3, #255	@ 0xff
 80096ea:	e004      	b.n	80096f6 <aci_gap_set_io_capability+0x9e>
  return status;
 80096ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096f0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80096f4:	781b      	ldrb	r3, [r3, #0]
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8009700:	b5b0      	push	{r4, r5, r7, lr}
 8009702:	b0cc      	sub	sp, #304	@ 0x130
 8009704:	af00      	add	r7, sp, #0
 8009706:	4605      	mov	r5, r0
 8009708:	460c      	mov	r4, r1
 800970a:	4610      	mov	r0, r2
 800970c:	4619      	mov	r1, r3
 800970e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009712:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009716:	462a      	mov	r2, r5
 8009718:	701a      	strb	r2, [r3, #0]
 800971a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800971e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009722:	4622      	mov	r2, r4
 8009724:	701a      	strb	r2, [r3, #0]
 8009726:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800972a:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800972e:	4602      	mov	r2, r0
 8009730:	701a      	strb	r2, [r3, #0]
 8009732:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009736:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800973a:	460a      	mov	r2, r1
 800973c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800973e:	f107 0310 	add.w	r3, r7, #16
 8009742:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009746:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800974a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800974e:	2200      	movs	r2, #0
 8009750:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009752:	2300      	movs	r3, #0
 8009754:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8009758:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800975c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009760:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009764:	7812      	ldrb	r2, [r2, #0]
 8009766:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009768:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800976c:	3301      	adds	r3, #1
 800976e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8009772:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009776:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800977a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800977e:	7812      	ldrb	r2, [r2, #0]
 8009780:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009782:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009786:	3301      	adds	r3, #1
 8009788:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800978c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009790:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009794:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009798:	7812      	ldrb	r2, [r2, #0]
 800979a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800979c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097a0:	3301      	adds	r3, #1
 80097a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 80097a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80097aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80097ae:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80097b2:	7812      	ldrb	r2, [r2, #0]
 80097b4:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 80097b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097ba:	3301      	adds	r3, #1
 80097bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80097c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80097c4:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80097c8:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80097ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097ce:	3301      	adds	r3, #1
 80097d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80097d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80097d8:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 80097dc:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80097de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097e2:	3301      	adds	r3, #1
 80097e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80097e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80097ec:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80097f0:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80097f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097f6:	3301      	adds	r3, #1
 80097f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 80097fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009800:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8009804:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8009808:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800980c:	3304      	adds	r3, #4
 800980e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8009812:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009816:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800981a:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800981c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009820:	3301      	adds	r3, #1
 8009822:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009826:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800982a:	2218      	movs	r2, #24
 800982c:	2100      	movs	r1, #0
 800982e:	4618      	mov	r0, r3
 8009830:	f001 f89e 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009834:	233f      	movs	r3, #63	@ 0x3f
 8009836:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800983a:	2386      	movs	r3, #134	@ 0x86
 800983c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009840:	f107 0310 	add.w	r3, r7, #16
 8009844:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009848:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800984c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009850:	f107 030f 	add.w	r3, r7, #15
 8009854:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009858:	2301      	movs	r3, #1
 800985a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800985e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009862:	2100      	movs	r1, #0
 8009864:	4618      	mov	r0, r3
 8009866:	f001 fb0d 	bl	800ae84 <hci_send_req>
 800986a:	4603      	mov	r3, r0
 800986c:	2b00      	cmp	r3, #0
 800986e:	da01      	bge.n	8009874 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8009870:	23ff      	movs	r3, #255	@ 0xff
 8009872:	e004      	b.n	800987e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8009874:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009878:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800987c:	781b      	ldrb	r3, [r3, #0]
}
 800987e:	4618      	mov	r0, r3
 8009880:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009884:	46bd      	mov	sp, r7
 8009886:	bdb0      	pop	{r4, r5, r7, pc}

08009888 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b0cc      	sub	sp, #304	@ 0x130
 800988c:	af00      	add	r7, sp, #0
 800988e:	4602      	mov	r2, r0
 8009890:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009894:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009898:	6019      	str	r1, [r3, #0]
 800989a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800989e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80098a2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 80098a4:	f107 0310 	add.w	r3, r7, #16
 80098a8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80098ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098b0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80098b4:	2200      	movs	r2, #0
 80098b6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80098b8:	2300      	movs	r3, #0
 80098ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80098be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098c2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80098c6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80098ca:	8812      	ldrh	r2, [r2, #0]
 80098cc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80098ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098d2:	3302      	adds	r3, #2
 80098d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 80098d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098dc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80098e0:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80098e4:	6812      	ldr	r2, [r2, #0]
 80098e6:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 80098ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098ee:	3304      	adds	r3, #4
 80098f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80098f4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80098f8:	2218      	movs	r2, #24
 80098fa:	2100      	movs	r1, #0
 80098fc:	4618      	mov	r0, r3
 80098fe:	f001 f837 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009902:	233f      	movs	r3, #63	@ 0x3f
 8009904:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8009908:	2388      	movs	r3, #136	@ 0x88
 800990a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800990e:	f107 0310 	add.w	r3, r7, #16
 8009912:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009916:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800991a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800991e:	f107 030f 	add.w	r3, r7, #15
 8009922:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009926:	2301      	movs	r3, #1
 8009928:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800992c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009930:	2100      	movs	r1, #0
 8009932:	4618      	mov	r0, r3
 8009934:	f001 faa6 	bl	800ae84 <hci_send_req>
 8009938:	4603      	mov	r3, r0
 800993a:	2b00      	cmp	r3, #0
 800993c:	da01      	bge.n	8009942 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800993e:	23ff      	movs	r3, #255	@ 0xff
 8009940:	e004      	b.n	800994c <aci_gap_pass_key_resp+0xc4>
  return status;
 8009942:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009946:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800994a:	781b      	ldrb	r3, [r3, #0]
}
 800994c:	4618      	mov	r0, r3
 800994e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}

08009956 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8009956:	b590      	push	{r4, r7, lr}
 8009958:	b0cd      	sub	sp, #308	@ 0x134
 800995a:	af00      	add	r7, sp, #0
 800995c:	4604      	mov	r4, r0
 800995e:	4608      	mov	r0, r1
 8009960:	4611      	mov	r1, r2
 8009962:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009966:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800996a:	6013      	str	r3, [r2, #0]
 800996c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009970:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009974:	4622      	mov	r2, r4
 8009976:	701a      	strb	r2, [r3, #0]
 8009978:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800997c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009980:	4602      	mov	r2, r0
 8009982:	701a      	strb	r2, [r3, #0]
 8009984:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009988:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800998c:	460a      	mov	r2, r1
 800998e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8009990:	f107 0310 	add.w	r3, r7, #16
 8009994:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009998:	f107 0308 	add.w	r3, r7, #8
 800999c:	2207      	movs	r2, #7
 800999e:	2100      	movs	r1, #0
 80099a0:	4618      	mov	r0, r3
 80099a2:	f000 ffe5 	bl	800a970 <Osal_MemSet>
  int index_input = 0;
 80099a6:	2300      	movs	r3, #0
 80099a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 80099ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80099b0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80099b4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80099b8:	7812      	ldrb	r2, [r2, #0]
 80099ba:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80099bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099c0:	3301      	adds	r3, #1
 80099c2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 80099c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80099ca:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80099ce:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80099d2:	7812      	ldrb	r2, [r2, #0]
 80099d4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80099d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099da:	3301      	adds	r3, #1
 80099dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 80099e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80099e4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80099e8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80099ec:	7812      	ldrb	r2, [r2, #0]
 80099ee:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80099f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099f4:	3301      	adds	r3, #1
 80099f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80099fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099fe:	2218      	movs	r2, #24
 8009a00:	2100      	movs	r1, #0
 8009a02:	4618      	mov	r0, r3
 8009a04:	f000 ffb4 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009a08:	233f      	movs	r3, #63	@ 0x3f
 8009a0a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8009a0e:	238a      	movs	r3, #138	@ 0x8a
 8009a10:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009a14:	f107 0310 	add.w	r3, r7, #16
 8009a18:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009a1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a20:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009a24:	f107 0308 	add.w	r3, r7, #8
 8009a28:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009a2c:	2307      	movs	r3, #7
 8009a2e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009a32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009a36:	2100      	movs	r1, #0
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f001 fa23 	bl	800ae84 <hci_send_req>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	da01      	bge.n	8009a48 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8009a44:	23ff      	movs	r3, #255	@ 0xff
 8009a46:	e02e      	b.n	8009aa6 <aci_gap_init+0x150>
  if ( resp.Status )
 8009a48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a4c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d005      	beq.n	8009a62 <aci_gap_init+0x10c>
    return resp.Status;
 8009a56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a5a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	e021      	b.n	8009aa6 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8009a62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a66:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009a6a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a74:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8009a7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a80:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009a84:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8009a88:	b29a      	uxth	r2, r3
 8009a8a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8009a8e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8009a90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a94:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009a98:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8009a9c:	b29a      	uxth	r2, r3
 8009a9e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009aa2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd90      	pop	{r4, r7, pc}

08009ab0 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b0cc      	sub	sp, #304	@ 0x130
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009abc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009ac0:	6019      	str	r1, [r3, #0]
 8009ac2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ac6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009aca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8009acc:	f107 0310 	add.w	r3, r7, #16
 8009ad0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009ad4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ad8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009adc:	2200      	movs	r2, #0
 8009ade:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8009ae6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009aea:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009aee:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009af2:	7812      	ldrb	r2, [r2, #0]
 8009af4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009af6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009afa:	3301      	adds	r3, #1
 8009afc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8009b00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009b04:	1c58      	adds	r0, r3, #1
 8009b06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b0a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009b0e:	781a      	ldrb	r2, [r3, #0]
 8009b10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b14:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009b18:	6819      	ldr	r1, [r3, #0]
 8009b1a:	f000 ff19 	bl	800a950 <Osal_MemCpy>
  index_input += AdvDataLen;
 8009b1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b22:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009b26:	781b      	ldrb	r3, [r3, #0]
 8009b28:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009b2c:	4413      	add	r3, r2
 8009b2e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b36:	2218      	movs	r2, #24
 8009b38:	2100      	movs	r1, #0
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f000 ff18 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009b40:	233f      	movs	r3, #63	@ 0x3f
 8009b42:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8009b46:	238e      	movs	r3, #142	@ 0x8e
 8009b48:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009b4c:	f107 0310 	add.w	r3, r7, #16
 8009b50:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009b54:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b58:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009b5c:	f107 030f 	add.w	r3, r7, #15
 8009b60:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009b64:	2301      	movs	r3, #1
 8009b66:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b6e:	2100      	movs	r1, #0
 8009b70:	4618      	mov	r0, r3
 8009b72:	f001 f987 	bl	800ae84 <hci_send_req>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	da01      	bge.n	8009b80 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8009b7c:	23ff      	movs	r3, #255	@ 0xff
 8009b7e:	e004      	b.n	8009b8a <aci_gap_update_adv_data+0xda>
  return status;
 8009b80:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b84:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009b88:	781b      	ldrb	r3, [r3, #0]
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b088      	sub	sp, #32
 8009b98:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b9e:	f107 0308 	add.w	r3, r7, #8
 8009ba2:	2218      	movs	r2, #24
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f000 fee2 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009bac:	233f      	movs	r3, #63	@ 0x3f
 8009bae:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8009bb0:	2392      	movs	r3, #146	@ 0x92
 8009bb2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009bb4:	1dfb      	adds	r3, r7, #7
 8009bb6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009bbc:	f107 0308 	add.w	r3, r7, #8
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f001 f95e 	bl	800ae84 <hci_send_req>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	da01      	bge.n	8009bd2 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009bce:	23ff      	movs	r3, #255	@ 0xff
 8009bd0:	e000      	b.n	8009bd4 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8009bd2:	79fb      	ldrb	r3, [r7, #7]
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3720      	adds	r7, #32
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b0cc      	sub	sp, #304	@ 0x130
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	4602      	mov	r2, r0
 8009be4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009be8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009bec:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 8009bee:	f107 0310 	add.w	r3, r7, #16
 8009bf2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009bf6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bfa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009bfe:	2200      	movs	r2, #0
 8009c00:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009c02:	2300      	movs	r3, #0
 8009c04:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009c08:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c0c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c10:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009c14:	8812      	ldrh	r2, [r2, #0]
 8009c16:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009c18:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c1c:	3302      	adds	r3, #2
 8009c1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009c22:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c26:	2218      	movs	r2, #24
 8009c28:	2100      	movs	r1, #0
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f000 fea0 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009c30:	233f      	movs	r3, #63	@ 0x3f
 8009c32:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 8009c36:	2395      	movs	r3, #149	@ 0x95
 8009c38:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009c3c:	f107 0310 	add.w	r3, r7, #16
 8009c40:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009c44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c48:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009c4c:	f107 030f 	add.w	r3, r7, #15
 8009c50:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009c54:	2301      	movs	r3, #1
 8009c56:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009c5a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c5e:	2100      	movs	r1, #0
 8009c60:	4618      	mov	r0, r3
 8009c62:	f001 f90f 	bl	800ae84 <hci_send_req>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	da01      	bge.n	8009c70 <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 8009c6c:	23ff      	movs	r3, #255	@ 0xff
 8009c6e:	e004      	b.n	8009c7a <aci_gap_allow_rebond+0x9e>
  return status;
 8009c70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c74:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009c78:	781b      	ldrb	r3, [r3, #0]
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b0cc      	sub	sp, #304	@ 0x130
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c90:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009c94:	801a      	strh	r2, [r3, #0]
 8009c96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c9a:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009c9e:	460a      	mov	r2, r1
 8009ca0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8009ca2:	f107 0310 	add.w	r3, r7, #16
 8009ca6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009caa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009cae:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009cc0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009cc4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009cc8:	8812      	ldrh	r2, [r2, #0]
 8009cca:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009ccc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009cd0:	3302      	adds	r3, #2
 8009cd2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8009cd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009cda:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009cde:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009ce2:	7812      	ldrb	r2, [r2, #0]
 8009ce4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009ce6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009cea:	3301      	adds	r3, #1
 8009cec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009cf0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009cf4:	2218      	movs	r2, #24
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f000 fe39 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009cfe:	233f      	movs	r3, #63	@ 0x3f
 8009d00:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8009d04:	23a5      	movs	r3, #165	@ 0xa5
 8009d06:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009d0a:	f107 0310 	add.w	r3, r7, #16
 8009d0e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009d12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009d16:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009d1a:	f107 030f 	add.w	r3, r7, #15
 8009d1e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009d22:	2301      	movs	r3, #1
 8009d24:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009d28:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f001 f8a8 	bl	800ae84 <hci_send_req>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	da01      	bge.n	8009d3e <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8009d3a:	23ff      	movs	r3, #255	@ 0xff
 8009d3c:	e004      	b.n	8009d48 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8009d3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d42:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009d46:	781b      	ldrb	r3, [r3, #0]
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}

08009d52 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b088      	sub	sp, #32
 8009d56:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009d5c:	f107 0308 	add.w	r3, r7, #8
 8009d60:	2218      	movs	r2, #24
 8009d62:	2100      	movs	r1, #0
 8009d64:	4618      	mov	r0, r3
 8009d66:	f000 fe03 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009d6a:	233f      	movs	r3, #63	@ 0x3f
 8009d6c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8009d6e:	f240 1301 	movw	r3, #257	@ 0x101
 8009d72:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009d74:	1dfb      	adds	r3, r7, #7
 8009d76:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009d7c:	f107 0308 	add.w	r3, r7, #8
 8009d80:	2100      	movs	r1, #0
 8009d82:	4618      	mov	r0, r3
 8009d84:	f001 f87e 	bl	800ae84 <hci_send_req>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	da01      	bge.n	8009d92 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8009d8e:	23ff      	movs	r3, #255	@ 0xff
 8009d90:	e000      	b.n	8009d94 <aci_gatt_init+0x42>
  return status;
 8009d92:	79fb      	ldrb	r3, [r7, #7]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3720      	adds	r7, #32
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8009d9c:	b590      	push	{r4, r7, lr}
 8009d9e:	b0cf      	sub	sp, #316	@ 0x13c
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	4604      	mov	r4, r0
 8009da4:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8009da8:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8009dac:	6001      	str	r1, [r0, #0]
 8009dae:	4610      	mov	r0, r2
 8009db0:	4619      	mov	r1, r3
 8009db2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009db6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009dba:	4622      	mov	r2, r4
 8009dbc:	701a      	strb	r2, [r3, #0]
 8009dbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009dc2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	701a      	strb	r2, [r3, #0]
 8009dca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009dce:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009dd2:	460a      	mov	r2, r1
 8009dd4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8009dd6:	f107 0310 	add.w	r3, r7, #16
 8009dda:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8009dde:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009de2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d00a      	beq.n	8009e02 <aci_gatt_add_service+0x66>
 8009dec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009df0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	2b02      	cmp	r3, #2
 8009df8:	d101      	bne.n	8009dfe <aci_gatt_add_service+0x62>
 8009dfa:	2311      	movs	r3, #17
 8009dfc:	e002      	b.n	8009e04 <aci_gatt_add_service+0x68>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e000      	b.n	8009e04 <aci_gatt_add_service+0x68>
 8009e02:	2303      	movs	r3, #3
 8009e04:	f107 0210 	add.w	r2, r7, #16
 8009e08:	4413      	add	r3, r2
 8009e0a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009e0e:	f107 030c 	add.w	r3, r7, #12
 8009e12:	2203      	movs	r2, #3
 8009e14:	2100      	movs	r1, #0
 8009e16:	4618      	mov	r0, r3
 8009e18:	f000 fdaa 	bl	800a970 <Osal_MemSet>
  int index_input = 0;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8009e22:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009e26:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009e2a:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8009e2e:	7812      	ldrb	r2, [r2, #0]
 8009e30:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009e32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e36:	3301      	adds	r3, #1
 8009e38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8009e3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e40:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d002      	beq.n	8009e50 <aci_gatt_add_service+0xb4>
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d004      	beq.n	8009e58 <aci_gatt_add_service+0xbc>
 8009e4e:	e007      	b.n	8009e60 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8009e50:	2302      	movs	r3, #2
 8009e52:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009e56:	e005      	b.n	8009e64 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8009e58:	2310      	movs	r3, #16
 8009e5a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009e5e:	e001      	b.n	8009e64 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8009e60:	2397      	movs	r3, #151	@ 0x97
 8009e62:	e06c      	b.n	8009f3e <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8009e64:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009e68:	1c58      	adds	r0, r3, #1
 8009e6a:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8009e6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e72:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8009e76:	6819      	ldr	r1, [r3, #0]
 8009e78:	f000 fd6a 	bl	800a950 <Osal_MemCpy>
    index_input += size;
 8009e7c:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8009e80:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009e84:	4413      	add	r3, r2
 8009e86:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8009e8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009e8e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009e92:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009e96:	7812      	ldrb	r2, [r2, #0]
 8009e98:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8009e9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8009ea4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ea8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009eac:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009eb0:	7812      	ldrb	r2, [r2, #0]
 8009eb2:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8009eb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009eb8:	3301      	adds	r3, #1
 8009eba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009ebe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009ec2:	2218      	movs	r2, #24
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f000 fd52 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009ecc:	233f      	movs	r3, #63	@ 0x3f
 8009ece:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8009ed2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8009ed6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009eda:	f107 0310 	add.w	r3, r7, #16
 8009ede:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009ee2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ee6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009eea:	f107 030c 	add.w	r3, r7, #12
 8009eee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009ef8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009efc:	2100      	movs	r1, #0
 8009efe:	4618      	mov	r0, r3
 8009f00:	f000 ffc0 	bl	800ae84 <hci_send_req>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	da01      	bge.n	8009f0e <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8009f0a:	23ff      	movs	r3, #255	@ 0xff
 8009f0c:	e017      	b.n	8009f3e <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8009f0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f12:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d005      	beq.n	8009f28 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8009f1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	e00a      	b.n	8009f3e <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8009f28:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009f30:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8009f3a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009f3c:	2300      	movs	r3, #0
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd90      	pop	{r4, r7, pc}

08009f48 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8009f48:	b590      	push	{r4, r7, lr}
 8009f4a:	b0d1      	sub	sp, #324	@ 0x144
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	4604      	mov	r4, r0
 8009f50:	4608      	mov	r0, r1
 8009f52:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8009f56:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8009f5a:	600a      	str	r2, [r1, #0]
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f62:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009f66:	4622      	mov	r2, r4
 8009f68:	801a      	strh	r2, [r3, #0]
 8009f6a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f6e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009f72:	4602      	mov	r2, r0
 8009f74:	701a      	strb	r2, [r3, #0]
 8009f76:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f7a:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8009f7e:	460a      	mov	r2, r1
 8009f80:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8009f82:	f107 0318 	add.w	r3, r7, #24
 8009f86:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8009f8a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f8e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009f92:	781b      	ldrb	r3, [r3, #0]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d00a      	beq.n	8009fae <aci_gatt_add_char+0x66>
 8009f98:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f9c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009fa0:	781b      	ldrb	r3, [r3, #0]
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	d101      	bne.n	8009faa <aci_gatt_add_char+0x62>
 8009fa6:	2313      	movs	r3, #19
 8009fa8:	e002      	b.n	8009fb0 <aci_gatt_add_char+0x68>
 8009faa:	2303      	movs	r3, #3
 8009fac:	e000      	b.n	8009fb0 <aci_gatt_add_char+0x68>
 8009fae:	2305      	movs	r3, #5
 8009fb0:	f107 0218 	add.w	r2, r7, #24
 8009fb4:	4413      	add	r3, r2
 8009fb6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009fba:	f107 0314 	add.w	r3, r7, #20
 8009fbe:	2203      	movs	r2, #3
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f000 fcd4 	bl	800a970 <Osal_MemSet>
  int index_input = 0;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8009fce:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009fd2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009fd6:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009fda:	8812      	ldrh	r2, [r2, #0]
 8009fdc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009fde:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009fe2:	3302      	adds	r3, #2
 8009fe4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8009fe8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009fec:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009ff0:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009ff4:	7812      	ldrb	r2, [r2, #0]
 8009ff6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009ff8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800a002:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a006:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a00a:	781b      	ldrb	r3, [r3, #0]
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d002      	beq.n	800a016 <aci_gatt_add_char+0xce>
 800a010:	2b02      	cmp	r3, #2
 800a012:	d004      	beq.n	800a01e <aci_gatt_add_char+0xd6>
 800a014:	e007      	b.n	800a026 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800a016:	2302      	movs	r3, #2
 800a018:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800a01c:	e005      	b.n	800a02a <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800a01e:	2310      	movs	r3, #16
 800a020:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800a024:	e001      	b.n	800a02a <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800a026:	2397      	movs	r3, #151	@ 0x97
 800a028:	e091      	b.n	800a14e <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800a02a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800a02e:	1cd8      	adds	r0, r3, #3
 800a030:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800a034:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a038:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800a03c:	6819      	ldr	r1, [r3, #0]
 800a03e:	f000 fc87 	bl	800a950 <Osal_MemCpy>
    index_input += size;
 800a042:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800a046:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a04a:	4413      	add	r3, r2
 800a04c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800a050:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a054:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800a058:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800a05c:	8812      	ldrh	r2, [r2, #0]
 800a05e:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800a060:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a064:	3302      	adds	r3, #2
 800a066:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800a06a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a06e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800a072:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800a074:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a078:	3301      	adds	r3, #1
 800a07a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800a07e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a082:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800a086:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800a088:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a08c:	3301      	adds	r3, #1
 800a08e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800a092:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a096:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800a09a:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800a09c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800a0a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0aa:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800a0ae:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800a0b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800a0ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0be:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800a0c2:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800a0c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a0ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a0d2:	2218      	movs	r2, #24
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f000 fc4a 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a0dc:	233f      	movs	r3, #63	@ 0x3f
 800a0de:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800a0e2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800a0e6:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800a0ea:	f107 0318 	add.w	r3, r7, #24
 800a0ee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800a0f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0f6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800a0fa:	f107 0314 	add.w	r3, r7, #20
 800a0fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800a102:	2303      	movs	r3, #3
 800a104:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a108:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a10c:	2100      	movs	r1, #0
 800a10e:	4618      	mov	r0, r3
 800a110:	f000 feb8 	bl	800ae84 <hci_send_req>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	da01      	bge.n	800a11e <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800a11a:	23ff      	movs	r3, #255	@ 0xff
 800a11c:	e017      	b.n	800a14e <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800a11e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a122:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d005      	beq.n	800a138 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800a12c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a130:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	e00a      	b.n	800a14e <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800a138:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a13c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a140:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a144:	b29a      	uxth	r2, r3
 800a146:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800a14a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a14c:	2300      	movs	r3, #0
}
 800a14e:	4618      	mov	r0, r3
 800a150:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800a154:	46bd      	mov	sp, r7
 800a156:	bd90      	pop	{r4, r7, pc}

0800a158 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800a158:	b5b0      	push	{r4, r5, r7, lr}
 800a15a:	b0cc      	sub	sp, #304	@ 0x130
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	4605      	mov	r5, r0
 800a160:	460c      	mov	r4, r1
 800a162:	4610      	mov	r0, r2
 800a164:	4619      	mov	r1, r3
 800a166:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a16a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a16e:	462a      	mov	r2, r5
 800a170:	801a      	strh	r2, [r3, #0]
 800a172:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a176:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a17a:	4622      	mov	r2, r4
 800a17c:	801a      	strh	r2, [r3, #0]
 800a17e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a182:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800a186:	4602      	mov	r2, r0
 800a188:	701a      	strb	r2, [r3, #0]
 800a18a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a18e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a192:	460a      	mov	r2, r1
 800a194:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800a196:	f107 0310 	add.w	r3, r7, #16
 800a19a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a19e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1a2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800a1b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a1b4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a1b8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a1bc:	8812      	ldrh	r2, [r2, #0]
 800a1be:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a1c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a1c4:	3302      	adds	r3, #2
 800a1c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800a1ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a1ce:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a1d2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a1d6:	8812      	ldrh	r2, [r2, #0]
 800a1d8:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800a1da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a1de:	3302      	adds	r3, #2
 800a1e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800a1e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a1e8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a1ec:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800a1f0:	7812      	ldrb	r2, [r2, #0]
 800a1f2:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800a1f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800a1fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a202:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a206:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800a20a:	7812      	ldrb	r2, [r2, #0]
 800a20c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800a20e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a212:	3301      	adds	r3, #1
 800a214:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800a218:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a21c:	1d98      	adds	r0, r3, #6
 800a21e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a222:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a226:	781b      	ldrb	r3, [r3, #0]
 800a228:	461a      	mov	r2, r3
 800a22a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800a22e:	f000 fb8f 	bl	800a950 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800a232:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a236:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a240:	4413      	add	r3, r2
 800a242:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a246:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a24a:	2218      	movs	r2, #24
 800a24c:	2100      	movs	r1, #0
 800a24e:	4618      	mov	r0, r3
 800a250:	f000 fb8e 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a254:	233f      	movs	r3, #63	@ 0x3f
 800a256:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800a25a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800a25e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a262:	f107 0310 	add.w	r3, r7, #16
 800a266:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a26a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a26e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a272:	f107 030f 	add.w	r3, r7, #15
 800a276:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a27a:	2301      	movs	r3, #1
 800a27c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a280:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a284:	2100      	movs	r1, #0
 800a286:	4618      	mov	r0, r3
 800a288:	f000 fdfc 	bl	800ae84 <hci_send_req>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	da01      	bge.n	800a296 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800a292:	23ff      	movs	r3, #255	@ 0xff
 800a294:	e004      	b.n	800a2a0 <aci_gatt_update_char_value+0x148>
  return status;
 800a296:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a29a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a29e:	781b      	ldrb	r3, [r3, #0]
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bdb0      	pop	{r4, r5, r7, pc}

0800a2aa <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800a2aa:	b580      	push	{r7, lr}
 800a2ac:	b0cc      	sub	sp, #304	@ 0x130
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2b6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a2ba:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800a2bc:	f107 0310 	add.w	r3, r7, #16
 800a2c0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a2c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2c8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a2d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a2da:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a2de:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a2e2:	8812      	ldrh	r2, [r2, #0]
 800a2e4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a2e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a2ea:	3302      	adds	r3, #2
 800a2ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a2f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a2f4:	2218      	movs	r2, #24
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f000 fb39 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a2fe:	233f      	movs	r3, #63	@ 0x3f
 800a300:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800a304:	f240 1325 	movw	r3, #293	@ 0x125
 800a308:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a30c:	f107 0310 	add.w	r3, r7, #16
 800a310:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a314:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a318:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a31c:	f107 030f 	add.w	r3, r7, #15
 800a320:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a324:	2301      	movs	r3, #1
 800a326:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a32a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a32e:	2100      	movs	r1, #0
 800a330:	4618      	mov	r0, r3
 800a332:	f000 fda7 	bl	800ae84 <hci_send_req>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	da01      	bge.n	800a340 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800a33c:	23ff      	movs	r3, #255	@ 0xff
 800a33e:	e004      	b.n	800a34a <aci_gatt_confirm_indication+0xa0>
  return status;
 800a340:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a344:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a348:	781b      	ldrb	r3, [r3, #0]
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b0cc      	sub	sp, #304	@ 0x130
 800a358:	af00      	add	r7, sp, #0
 800a35a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a35e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a368:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a36c:	4602      	mov	r2, r0
 800a36e:	701a      	strb	r2, [r3, #0]
 800a370:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a374:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a378:	460a      	mov	r2, r1
 800a37a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800a37c:	f107 0310 	add.w	r3, r7, #16
 800a380:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a384:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a388:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a38c:	2200      	movs	r2, #0
 800a38e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a390:	2300      	movs	r3, #0
 800a392:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800a396:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a39a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a39e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a3a2:	7812      	ldrb	r2, [r2, #0]
 800a3a4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a3a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800a3b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3b4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a3b8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a3bc:	7812      	ldrb	r2, [r2, #0]
 800a3be:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a3c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800a3ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3ce:	1c98      	adds	r0, r3, #2
 800a3d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3d4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a3d8:	781a      	ldrb	r2, [r3, #0]
 800a3da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a3e2:	6819      	ldr	r1, [r3, #0]
 800a3e4:	f000 fab4 	bl	800a950 <Osal_MemCpy>
  index_input += Length;
 800a3e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3ec:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a3fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a400:	2218      	movs	r2, #24
 800a402:	2100      	movs	r1, #0
 800a404:	4618      	mov	r0, r3
 800a406:	f000 fab3 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a40a:	233f      	movs	r3, #63	@ 0x3f
 800a40c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800a410:	230c      	movs	r3, #12
 800a412:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a416:	f107 0310 	add.w	r3, r7, #16
 800a41a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a41e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a422:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a426:	f107 030f 	add.w	r3, r7, #15
 800a42a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a42e:	2301      	movs	r3, #1
 800a430:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a434:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a438:	2100      	movs	r1, #0
 800a43a:	4618      	mov	r0, r3
 800a43c:	f000 fd22 	bl	800ae84 <hci_send_req>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	da01      	bge.n	800a44a <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800a446:	23ff      	movs	r3, #255	@ 0xff
 800a448:	e004      	b.n	800a454 <aci_hal_write_config_data+0x100>
  return status;
 800a44a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a44e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a452:	781b      	ldrb	r3, [r3, #0]
}
 800a454:	4618      	mov	r0, r3
 800a456:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}

0800a45e <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800a45e:	b580      	push	{r7, lr}
 800a460:	b0cc      	sub	sp, #304	@ 0x130
 800a462:	af00      	add	r7, sp, #0
 800a464:	4602      	mov	r2, r0
 800a466:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a46a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a46e:	701a      	strb	r2, [r3, #0]
 800a470:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a474:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a478:	460a      	mov	r2, r1
 800a47a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800a47c:	f107 0310 	add.w	r3, r7, #16
 800a480:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a484:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a488:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a48c:	2200      	movs	r2, #0
 800a48e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a490:	2300      	movs	r3, #0
 800a492:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800a496:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a49a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a49e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a4a2:	7812      	ldrb	r2, [r2, #0]
 800a4a4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a4a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4aa:	3301      	adds	r3, #1
 800a4ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800a4b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a4b4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a4b8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a4bc:	7812      	ldrb	r2, [r2, #0]
 800a4be:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a4c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a4ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a4ce:	2218      	movs	r2, #24
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f000 fa4c 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a4d8:	233f      	movs	r3, #63	@ 0x3f
 800a4da:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800a4de:	230f      	movs	r3, #15
 800a4e0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a4e4:	f107 0310 	add.w	r3, r7, #16
 800a4e8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a4ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4f0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a4f4:	f107 030f 	add.w	r3, r7, #15
 800a4f8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a502:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a506:	2100      	movs	r1, #0
 800a508:	4618      	mov	r0, r3
 800a50a:	f000 fcbb 	bl	800ae84 <hci_send_req>
 800a50e:	4603      	mov	r3, r0
 800a510:	2b00      	cmp	r3, #0
 800a512:	da01      	bge.n	800a518 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800a514:	23ff      	movs	r3, #255	@ 0xff
 800a516:	e004      	b.n	800a522 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800a518:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a51c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a520:	781b      	ldrb	r3, [r3, #0]
}
 800a522:	4618      	mov	r0, r3
 800a524:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b0cc      	sub	sp, #304	@ 0x130
 800a530:	af00      	add	r7, sp, #0
 800a532:	4602      	mov	r2, r0
 800a534:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a538:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a53c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800a53e:	f107 0310 	add.w	r3, r7, #16
 800a542:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a546:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a54a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a54e:	2200      	movs	r2, #0
 800a550:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a552:	2300      	movs	r3, #0
 800a554:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800a558:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a55c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a560:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a564:	8812      	ldrh	r2, [r2, #0]
 800a566:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a568:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a56c:	3302      	adds	r3, #2
 800a56e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a572:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a576:	2218      	movs	r2, #24
 800a578:	2100      	movs	r1, #0
 800a57a:	4618      	mov	r0, r3
 800a57c:	f000 f9f8 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a580:	233f      	movs	r3, #63	@ 0x3f
 800a582:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800a586:	2318      	movs	r3, #24
 800a588:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a58c:	f107 0310 	add.w	r3, r7, #16
 800a590:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a594:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a598:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a59c:	f107 030f 	add.w	r3, r7, #15
 800a5a0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a5aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a5ae:	2100      	movs	r1, #0
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f000 fc67 	bl	800ae84 <hci_send_req>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	da01      	bge.n	800a5c0 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800a5bc:	23ff      	movs	r3, #255	@ 0xff
 800a5be:	e004      	b.n	800a5ca <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800a5c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a5c4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a5c8:	781b      	ldrb	r3, [r3, #0]
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b088      	sub	sp, #32
 800a5d8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a5de:	f107 0308 	add.w	r3, r7, #8
 800a5e2:	2218      	movs	r2, #24
 800a5e4:	2100      	movs	r1, #0
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f000 f9c2 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x03;
 800a5ec:	2303      	movs	r3, #3
 800a5ee:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800a5f0:	2303      	movs	r3, #3
 800a5f2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a5f4:	1dfb      	adds	r3, r7, #7
 800a5f6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a5fc:	f107 0308 	add.w	r3, r7, #8
 800a600:	2100      	movs	r1, #0
 800a602:	4618      	mov	r0, r3
 800a604:	f000 fc3e 	bl	800ae84 <hci_send_req>
 800a608:	4603      	mov	r3, r0
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	da01      	bge.n	800a612 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a60e:	23ff      	movs	r3, #255	@ 0xff
 800a610:	e000      	b.n	800a614 <hci_reset+0x40>
  return status;
 800a612:	79fb      	ldrb	r3, [r7, #7]
}
 800a614:	4618      	mov	r0, r3
 800a616:	3720      	adds	r7, #32
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b0ce      	sub	sp, #312	@ 0x138
 800a620:	af00      	add	r7, sp, #0
 800a622:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a626:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a62a:	6019      	str	r1, [r3, #0]
 800a62c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a630:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a634:	601a      	str	r2, [r3, #0]
 800a636:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a63a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a63e:	4602      	mov	r2, r0
 800a640:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800a642:	f107 0318 	add.w	r3, r7, #24
 800a646:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a64a:	f107 0310 	add.w	r3, r7, #16
 800a64e:	2205      	movs	r2, #5
 800a650:	2100      	movs	r1, #0
 800a652:	4618      	mov	r0, r3
 800a654:	f000 f98c 	bl	800a970 <Osal_MemSet>
  int index_input = 0;
 800a658:	2300      	movs	r3, #0
 800a65a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800a65e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a662:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a666:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a66a:	8812      	ldrh	r2, [r2, #0]
 800a66c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a66e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a672:	3302      	adds	r3, #2
 800a674:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a678:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a67c:	2218      	movs	r2, #24
 800a67e:	2100      	movs	r1, #0
 800a680:	4618      	mov	r0, r3
 800a682:	f000 f975 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x08;
 800a686:	2308      	movs	r3, #8
 800a688:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800a68c:	2330      	movs	r3, #48	@ 0x30
 800a68e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800a692:	f107 0318 	add.w	r3, r7, #24
 800a696:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800a69a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a69e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800a6a2:	f107 0310 	add.w	r3, r7, #16
 800a6a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800a6aa:	2305      	movs	r3, #5
 800a6ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a6b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a6b4:	2100      	movs	r1, #0
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f000 fbe4 	bl	800ae84 <hci_send_req>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	da01      	bge.n	800a6c6 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800a6c2:	23ff      	movs	r3, #255	@ 0xff
 800a6c4:	e023      	b.n	800a70e <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800a6c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d005      	beq.n	800a6e0 <hci_le_read_phy+0xc4>
    return resp.Status;
 800a6d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6d8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	e016      	b.n	800a70e <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800a6e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6e4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a6e8:	78da      	ldrb	r2, [r3, #3]
 800a6ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6ee:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800a6f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a6fe:	791a      	ldrb	r2, [r3, #4]
 800a700:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a704:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a70c:	2300      	movs	r3, #0
}
 800a70e:	4618      	mov	r0, r3
 800a710:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}

0800a718 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800a718:	b590      	push	{r4, r7, lr}
 800a71a:	b0cd      	sub	sp, #308	@ 0x134
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	4604      	mov	r4, r0
 800a720:	4608      	mov	r0, r1
 800a722:	4611      	mov	r1, r2
 800a724:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a728:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a72c:	4622      	mov	r2, r4
 800a72e:	701a      	strb	r2, [r3, #0]
 800a730:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a734:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a738:	4602      	mov	r2, r0
 800a73a:	701a      	strb	r2, [r3, #0]
 800a73c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a740:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a744:	460a      	mov	r2, r1
 800a746:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800a748:	f107 0310 	add.w	r3, r7, #16
 800a74c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a750:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a754:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a758:	2200      	movs	r2, #0
 800a75a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a75c:	2300      	movs	r3, #0
 800a75e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800a762:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a766:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a76a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a76e:	7812      	ldrb	r2, [r2, #0]
 800a770:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a772:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a776:	3301      	adds	r3, #1
 800a778:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800a77c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a780:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a784:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a788:	7812      	ldrb	r2, [r2, #0]
 800a78a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a78c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a790:	3301      	adds	r3, #1
 800a792:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800a796:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a79a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a79e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a7a2:	7812      	ldrb	r2, [r2, #0]
 800a7a4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a7a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a7b0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a7b4:	2218      	movs	r2, #24
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 f8d9 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x08;
 800a7be:	2308      	movs	r3, #8
 800a7c0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800a7c4:	2331      	movs	r3, #49	@ 0x31
 800a7c6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a7ca:	f107 0310 	add.w	r3, r7, #16
 800a7ce:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a7d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a7d6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a7da:	f107 030f 	add.w	r3, r7, #15
 800a7de:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a7e8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f000 fb48 	bl	800ae84 <hci_send_req>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	da01      	bge.n	800a7fe <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800a7fa:	23ff      	movs	r3, #255	@ 0xff
 800a7fc:	e004      	b.n	800a808 <hci_le_set_default_phy+0xf0>
  return status;
 800a7fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a802:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a806:	781b      	ldrb	r3, [r3, #0]
}
 800a808:	4618      	mov	r0, r3
 800a80a:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd90      	pop	{r4, r7, pc}

0800a812 <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
                                                      uint16_t Conn_Interval_Min,
                                                      uint16_t Conn_Interval_Max,
                                                      uint16_t Latency,
                                                      uint16_t Timeout_Multiplier )
{
 800a812:	b5b0      	push	{r4, r5, r7, lr}
 800a814:	b0cc      	sub	sp, #304	@ 0x130
 800a816:	af00      	add	r7, sp, #0
 800a818:	4605      	mov	r5, r0
 800a81a:	460c      	mov	r4, r1
 800a81c:	4610      	mov	r0, r2
 800a81e:	4619      	mov	r1, r3
 800a820:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a824:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a828:	462a      	mov	r2, r5
 800a82a:	801a      	strh	r2, [r3, #0]
 800a82c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a830:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a834:	4622      	mov	r2, r4
 800a836:	801a      	strh	r2, [r3, #0]
 800a838:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a83c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a840:	4602      	mov	r2, r0
 800a842:	801a      	strh	r2, [r3, #0]
 800a844:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a848:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a84c:	460a      	mov	r2, r1
 800a84e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800a850:	f107 0310 	add.w	r3, r7, #16
 800a854:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a858:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a85c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a860:	2200      	movs	r2, #0
 800a862:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a864:	2300      	movs	r3, #0
 800a866:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a86a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a86e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a872:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a876:	8812      	ldrh	r2, [r2, #0]
 800a878:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a87a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a87e:	3302      	adds	r3, #2
 800a880:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Min = Conn_Interval_Min;
 800a884:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a888:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a88c:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a890:	8812      	ldrh	r2, [r2, #0]
 800a892:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800a894:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a898:	3302      	adds	r3, #2
 800a89a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Max = Conn_Interval_Max;
 800a89e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a8a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a8a6:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800a8aa:	8812      	ldrh	r2, [r2, #0]
 800a8ac:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800a8ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a8b2:	3302      	adds	r3, #2
 800a8b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Latency = Latency;
 800a8b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a8bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a8c0:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800a8c4:	8812      	ldrh	r2, [r2, #0]
 800a8c6:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800a8c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a8cc:	3302      	adds	r3, #2
 800a8ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Timeout_Multiplier = Timeout_Multiplier;
 800a8d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a8d6:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 800a8da:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800a8dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a8e0:	3302      	adds	r3, #2
 800a8e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a8e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a8ea:	2218      	movs	r2, #24
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f000 f83e 	bl	800a970 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a8f4:	233f      	movs	r3, #63	@ 0x3f
 800a8f6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x181;
 800a8fa:	f240 1381 	movw	r3, #385	@ 0x181
 800a8fe:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800a902:	230f      	movs	r3, #15
 800a904:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800a908:	f107 0310 	add.w	r3, r7, #16
 800a90c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a910:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a914:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a918:	f107 030f 	add.w	r3, r7, #15
 800a91c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a920:	2301      	movs	r3, #1
 800a922:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a926:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a92a:	2100      	movs	r1, #0
 800a92c:	4618      	mov	r0, r3
 800a92e:	f000 faa9 	bl	800ae84 <hci_send_req>
 800a932:	4603      	mov	r3, r0
 800a934:	2b00      	cmp	r3, #0
 800a936:	da01      	bge.n	800a93c <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800a938:	23ff      	movs	r3, #255	@ 0xff
 800a93a:	e004      	b.n	800a946 <aci_l2cap_connection_parameter_update_req+0x134>
  return status;
 800a93c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a940:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a944:	781b      	ldrb	r3, [r3, #0]
}
 800a946:	4618      	mov	r0, r3
 800a948:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bdb0      	pop	{r4, r5, r7, pc}

0800a950 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	68b9      	ldr	r1, [r7, #8]
 800a960:	68f8      	ldr	r0, [r7, #12]
 800a962:	f004 f844 	bl	800e9ee <memcpy>
 800a966:	4603      	mov	r3, r0
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3710      	adds	r7, #16
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	68b9      	ldr	r1, [r7, #8]
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f003 ffbf 	bl	800e904 <memset>
 800a986:	4603      	mov	r3, r0
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3710      	adds	r7, #16
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800a990:	b480      	push	{r7}
 800a992:	af00      	add	r7, sp, #0
  return;
 800a994:	bf00      	nop
}
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr

0800a99e <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800a99e:	b480      	push	{r7}
 800a9a0:	af00      	add	r7, sp, #0
  return;
 800a9a2:	bf00      	nop
}
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	af00      	add	r7, sp, #0
  return;
 800a9b0:	bf00      	nop
}
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr

0800a9ba <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800a9ba:	b480      	push	{r7}
 800a9bc:	af00      	add	r7, sp, #0
  return;
 800a9be:	bf00      	nop
}
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	af00      	add	r7, sp, #0
  return;
 800a9cc:	bf00      	nop
}
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr

0800a9d6 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800a9d6:	b480      	push	{r7}
 800a9d8:	af00      	add	r7, sp, #0
  return;
 800a9da:	bf00      	nop
}
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	af00      	add	r7, sp, #0
  return;
 800a9e8:	bf00      	nop
}
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f0:	4770      	bx	lr

0800a9f2 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800a9f2:	b480      	push	{r7}
 800a9f4:	af00      	add	r7, sp, #0
  return;
 800a9f6:	bf00      	nop
}
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr

0800aa00 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800aa00:	b480      	push	{r7}
 800aa02:	af00      	add	r7, sp, #0
  return;
 800aa04:	bf00      	nop
}
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr

0800aa0e <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800aa0e:	b480      	push	{r7}
 800aa10:	af00      	add	r7, sp, #0
  return;
 800aa12:	bf00      	nop
}
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	af00      	add	r7, sp, #0
  return;
 800aa20:	bf00      	nop
}
 800aa22:	46bd      	mov	sp, r7
 800aa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa28:	4770      	bx	lr

0800aa2a <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800aa2a:	b480      	push	{r7}
 800aa2c:	af00      	add	r7, sp, #0
  return;
 800aa2e:	bf00      	nop
}
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr

0800aa38 <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800aa38:	b480      	push	{r7}
 800aa3a:	af00      	add	r7, sp, #0
  return;
 800aa3c:	bf00      	nop
}
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa44:	4770      	bx	lr

0800aa46 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800aa46:	b480      	push	{r7}
 800aa48:	af00      	add	r7, sp, #0
  return;
 800aa4a:	bf00      	nop
}
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800aa54:	b480      	push	{r7}
 800aa56:	af00      	add	r7, sp, #0
  return;
 800aa58:	bf00      	nop
}
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr

0800aa62 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800aa62:	b480      	push	{r7}
 800aa64:	af00      	add	r7, sp, #0
  return;
 800aa66:	bf00      	nop
}
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr

0800aa70 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800aa70:	b480      	push	{r7}
 800aa72:	af00      	add	r7, sp, #0
  return;
 800aa74:	bf00      	nop
}
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr
	...

0800aa80 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800aa84:	4b04      	ldr	r3, [pc, #16]	@ (800aa98 <SVCCTL_Init+0x18>)
 800aa86:	2200      	movs	r2, #0
 800aa88:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800aa8a:	4b04      	ldr	r3, [pc, #16]	@ (800aa9c <SVCCTL_Init+0x1c>)
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800aa90:	f000 f806 	bl	800aaa0 <SVCCTL_SvcInit>

  return;
 800aa94:	bf00      	nop
}
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	20000088 	.word	0x20000088
 800aa9c:	20000090 	.word	0x20000090

0800aaa0 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	af00      	add	r7, sp, #0
  BAS_Init();
 800aaa4:	f7ff ff74 	bl	800a990 <BAS_Init>

  BLS_Init();
 800aaa8:	f7ff ff79 	bl	800a99e <BLS_Init>

  CRS_STM_Init();
 800aaac:	f7ff ff7e 	bl	800a9ac <CRS_STM_Init>

  DIS_Init();
 800aab0:	f7ff ff83 	bl	800a9ba <DIS_Init>

  EDS_STM_Init();
 800aab4:	f7ff ff88 	bl	800a9c8 <EDS_STM_Init>

  HIDS_Init();
 800aab8:	f7ff ff8d 	bl	800a9d6 <HIDS_Init>

  HRS_Init();
 800aabc:	f7ff ff92 	bl	800a9e4 <HRS_Init>

  HTS_Init();
 800aac0:	f7ff ff97 	bl	800a9f2 <HTS_Init>

  IAS_Init();
 800aac4:	f7ff ff9c 	bl	800aa00 <IAS_Init>

  LLS_Init();
 800aac8:	f7ff ffa1 	bl	800aa0e <LLS_Init>

  TPS_Init();
 800aacc:	f7ff ffa6 	bl	800aa1c <TPS_Init>

  MOTENV_STM_Init();
 800aad0:	f7ff ffab 	bl	800aa2a <MOTENV_STM_Init>


  //P2PS_STM_Init();
  Hermes_App_Init();
 800aad4:	f001 fd3c 	bl	800c550 <Hermes_App_Init>

  ZDD_STM_Init();
 800aad8:	f7ff ffae 	bl	800aa38 <ZDD_STM_Init>

  OTAS_STM_Init();
 800aadc:	f7ff ffb3 	bl	800aa46 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800aae0:	f7ff ffbf 	bl	800aa62 <BVOPUS_STM_Init>

  MESH_Init();
 800aae4:	f7ff ffb6 	bl	800aa54 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800aae8:	f7ff ffc2 	bl	800aa70 <SVCCTL_InitCustomSvc>
  
  return;
 800aaec:	bf00      	nop
}
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b083      	sub	sp, #12
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800aaf8:	4b09      	ldr	r3, [pc, #36]	@ (800ab20 <SVCCTL_RegisterSvcHandler+0x30>)
 800aafa:	791b      	ldrb	r3, [r3, #4]
 800aafc:	4619      	mov	r1, r3
 800aafe:	4a08      	ldr	r2, [pc, #32]	@ (800ab20 <SVCCTL_RegisterSvcHandler+0x30>)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800ab06:	4b06      	ldr	r3, [pc, #24]	@ (800ab20 <SVCCTL_RegisterSvcHandler+0x30>)
 800ab08:	791b      	ldrb	r3, [r3, #4]
 800ab0a:	3301      	adds	r3, #1
 800ab0c:	b2da      	uxtb	r2, r3
 800ab0e:	4b04      	ldr	r3, [pc, #16]	@ (800ab20 <SVCCTL_RegisterSvcHandler+0x30>)
 800ab10:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800ab12:	bf00      	nop
}
 800ab14:	370c      	adds	r7, #12
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop
 800ab20:	20000088 	.word	0x20000088

0800ab24 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b086      	sub	sp, #24
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800ab32:	2300      	movs	r3, #0
 800ab34:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	2bff      	cmp	r3, #255	@ 0xff
 800ab3c:	d125      	bne.n	800ab8a <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	3302      	adds	r3, #2
 800ab42:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	881b      	ldrh	r3, [r3, #0]
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ab4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab52:	d118      	bne.n	800ab86 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800ab54:	2300      	movs	r3, #0
 800ab56:	757b      	strb	r3, [r7, #21]
 800ab58:	e00d      	b.n	800ab76 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800ab5a:	7d7b      	ldrb	r3, [r7, #21]
 800ab5c:	4a1a      	ldr	r2, [pc, #104]	@ (800abc8 <SVCCTL_UserEvtRx+0xa4>)
 800ab5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	4798      	blx	r3
 800ab66:	4603      	mov	r3, r0
 800ab68:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800ab6a:	7dfb      	ldrb	r3, [r7, #23]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d108      	bne.n	800ab82 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800ab70:	7d7b      	ldrb	r3, [r7, #21]
 800ab72:	3301      	adds	r3, #1
 800ab74:	757b      	strb	r3, [r7, #21]
 800ab76:	4b14      	ldr	r3, [pc, #80]	@ (800abc8 <SVCCTL_UserEvtRx+0xa4>)
 800ab78:	791b      	ldrb	r3, [r3, #4]
 800ab7a:	7d7a      	ldrb	r2, [r7, #21]
 800ab7c:	429a      	cmp	r2, r3
 800ab7e:	d3ec      	bcc.n	800ab5a <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800ab80:	e002      	b.n	800ab88 <SVCCTL_UserEvtRx+0x64>
              break;
 800ab82:	bf00      	nop
          break;
 800ab84:	e000      	b.n	800ab88 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800ab86:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800ab88:	e000      	b.n	800ab8c <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800ab8a:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800ab8c:	7dfb      	ldrb	r3, [r7, #23]
 800ab8e:	2b02      	cmp	r3, #2
 800ab90:	d00f      	beq.n	800abb2 <SVCCTL_UserEvtRx+0x8e>
 800ab92:	2b02      	cmp	r3, #2
 800ab94:	dc10      	bgt.n	800abb8 <SVCCTL_UserEvtRx+0x94>
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d002      	beq.n	800aba0 <SVCCTL_UserEvtRx+0x7c>
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	d006      	beq.n	800abac <SVCCTL_UserEvtRx+0x88>
 800ab9e:	e00b      	b.n	800abb8 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f001 ff19 	bl	800c9d8 <SVCCTL_App_Notification>
 800aba6:	4603      	mov	r3, r0
 800aba8:	75bb      	strb	r3, [r7, #22]
      break;
 800abaa:	e008      	b.n	800abbe <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800abac:	2301      	movs	r3, #1
 800abae:	75bb      	strb	r3, [r7, #22]
      break;
 800abb0:	e005      	b.n	800abbe <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800abb2:	2300      	movs	r3, #0
 800abb4:	75bb      	strb	r3, [r7, #22]
      break;
 800abb6:	e002      	b.n	800abbe <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800abb8:	2301      	movs	r3, #1
 800abba:	75bb      	strb	r3, [r7, #22]
      break;
 800abbc:	bf00      	nop
  }

  return (return_status);
 800abbe:	7dbb      	ldrb	r3, [r7, #22]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3718      	adds	r7, #24
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	20000088 	.word	0x20000088

0800abcc <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b088      	sub	sp, #32
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800abd4:	f107 030c 	add.w	r3, r7, #12
 800abd8:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800abe0:	69fb      	ldr	r3, [r7, #28]
 800abe2:	212e      	movs	r1, #46	@ 0x2e
 800abe4:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800abe8:	f000 fae8 	bl	800b1bc <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	330b      	adds	r3, #11
 800abf0:	78db      	ldrb	r3, [r3, #3]
}
 800abf2:	4618      	mov	r0, r3
 800abf4:	3720      	adds	r7, #32
 800abf6:	46bd      	mov	sp, r7
 800abf8:	bd80      	pop	{r7, pc}

0800abfa <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800abfa:	b580      	push	{r7, lr}
 800abfc:	b088      	sub	sp, #32
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ac02:	f107 030c 	add.w	r3, r7, #12
 800ac06:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	210f      	movs	r1, #15
 800ac12:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800ac16:	f000 fad1 	bl	800b1bc <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ac1a:	69fb      	ldr	r3, [r7, #28]
 800ac1c:	330b      	adds	r3, #11
 800ac1e:	78db      	ldrb	r3, [r3, #3]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3720      	adds	r7, #32
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b088      	sub	sp, #32
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ac30:	f107 030c 	add.w	r3, r7, #12
 800ac34:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800ac36:	69fb      	ldr	r3, [r7, #28]
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	2110      	movs	r1, #16
 800ac3c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800ac40:	f000 fabc 	bl	800b1bc <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ac44:	69fb      	ldr	r3, [r7, #28]
 800ac46:	330b      	adds	r3, #11
 800ac48:	78db      	ldrb	r3, [r3, #3]
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3720      	adds	r7, #32
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
	...

0800ac54 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800ac54:	b480      	push	{r7}
 800ac56:	b08b      	sub	sp, #44	@ 0x2c
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800ac60:	2300      	movs	r3, #0
 800ac62:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800ac64:	2300      	movs	r3, #0
 800ac66:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800ac70:	2300      	movs	r3, #0
 800ac72:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800ac74:	2300      	movs	r3, #0
 800ac76:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800ac7c:	4b4a      	ldr	r3, [pc, #296]	@ (800ada8 <SHCI_GetWirelessFwInfo+0x154>)
 800ac7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac80:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ac84:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800ac8e:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4a44      	ldr	r2, [pc, #272]	@ (800adac <SHCI_GetWirelessFwInfo+0x158>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d10f      	bne.n	800acc0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	695b      	ldr	r3, [r3, #20]
 800aca4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	69db      	ldr	r3, [r3, #28]
 800acb0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	617b      	str	r3, [r7, #20]
 800acbe:	e01a      	b.n	800acf6 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800acc8:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800accc:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	695b      	ldr	r3, [r3, #20]
 800acdc:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	699b      	ldr	r3, [r3, #24]
 800ace4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	0e1b      	lsrs	r3, r3, #24
 800acfa:	b2da      	uxtb	r2, r3
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ad00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad02:	0c1b      	lsrs	r3, r3, #16
 800ad04:	b2da      	uxtb	r2, r3
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ad0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0c:	0a1b      	lsrs	r3, r3, #8
 800ad0e:	b2da      	uxtb	r2, r3
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800ad14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad16:	091b      	lsrs	r3, r3, #4
 800ad18:	b2db      	uxtb	r3, r3
 800ad1a:	f003 030f 	and.w	r3, r3, #15
 800ad1e:	b2da      	uxtb	r2, r3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800ad24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	f003 030f 	and.w	r3, r3, #15
 800ad2c:	b2da      	uxtb	r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ad32:	6a3b      	ldr	r3, [r7, #32]
 800ad34:	0e1b      	lsrs	r3, r3, #24
 800ad36:	b2da      	uxtb	r2, r3
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800ad3c:	6a3b      	ldr	r3, [r7, #32]
 800ad3e:	0c1b      	lsrs	r3, r3, #16
 800ad40:	b2da      	uxtb	r2, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800ad46:	6a3b      	ldr	r3, [r7, #32]
 800ad48:	0a1b      	lsrs	r3, r3, #8
 800ad4a:	b2da      	uxtb	r2, r3
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800ad50:	6a3b      	ldr	r3, [r7, #32]
 800ad52:	b2da      	uxtb	r2, r3
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	b2da      	uxtb	r2, r3
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	0e1b      	lsrs	r3, r3, #24
 800ad64:	b2da      	uxtb	r2, r3
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ad6a:	69bb      	ldr	r3, [r7, #24]
 800ad6c:	0c1b      	lsrs	r3, r3, #16
 800ad6e:	b2da      	uxtb	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ad74:	69bb      	ldr	r3, [r7, #24]
 800ad76:	0a1b      	lsrs	r3, r3, #8
 800ad78:	b2da      	uxtb	r2, r3
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	0e1b      	lsrs	r3, r3, #24
 800ad82:	b2da      	uxtb	r2, r3
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	0c1b      	lsrs	r3, r3, #16
 800ad8c:	b2da      	uxtb	r2, r3
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	b2da      	uxtb	r2, r3
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800ad9a:	2300      	movs	r3, #0
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	372c      	adds	r7, #44	@ 0x2c
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr
 800ada8:	58004000 	.word	0x58004000
 800adac:	a94656b9 	.word	0xa94656b9

0800adb0 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b082      	sub	sp, #8
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	4a08      	ldr	r2, [pc, #32]	@ (800ade0 <hci_init+0x30>)
 800adc0:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800adc2:	4a08      	ldr	r2, [pc, #32]	@ (800ade4 <hci_init+0x34>)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800adc8:	4806      	ldr	r0, [pc, #24]	@ (800ade4 <hci_init+0x34>)
 800adca:	f000 f979 	bl	800b0c0 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4618      	mov	r0, r3
 800add4:	f000 f8da 	bl	800af8c <TlInit>

  return;
 800add8:	bf00      	nop
}
 800adda:	3708      	adds	r7, #8
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}
 800ade0:	20000468 	.word	0x20000468
 800ade4:	20000440 	.word	0x20000440

0800ade8 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800adee:	4822      	ldr	r0, [pc, #136]	@ (800ae78 <hci_user_evt_proc+0x90>)
 800adf0:	f000 fdd2 	bl	800b998 <LST_is_empty>
 800adf4:	4603      	mov	r3, r0
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d12b      	bne.n	800ae52 <hci_user_evt_proc+0x6a>
 800adfa:	4b20      	ldr	r3, [pc, #128]	@ (800ae7c <hci_user_evt_proc+0x94>)
 800adfc:	781b      	ldrb	r3, [r3, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d027      	beq.n	800ae52 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800ae02:	f107 030c 	add.w	r3, r7, #12
 800ae06:	4619      	mov	r1, r3
 800ae08:	481b      	ldr	r0, [pc, #108]	@ (800ae78 <hci_user_evt_proc+0x90>)
 800ae0a:	f000 fe54 	bl	800bab6 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800ae0e:	4b1c      	ldr	r3, [pc, #112]	@ (800ae80 <hci_user_evt_proc+0x98>)
 800ae10:	69db      	ldr	r3, [r3, #28]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00c      	beq.n	800ae30 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800ae1e:	4b18      	ldr	r3, [pc, #96]	@ (800ae80 <hci_user_evt_proc+0x98>)
 800ae20:	69db      	ldr	r3, [r3, #28]
 800ae22:	1d3a      	adds	r2, r7, #4
 800ae24:	4610      	mov	r0, r2
 800ae26:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800ae28:	793a      	ldrb	r2, [r7, #4]
 800ae2a:	4b14      	ldr	r3, [pc, #80]	@ (800ae7c <hci_user_evt_proc+0x94>)
 800ae2c:	701a      	strb	r2, [r3, #0]
 800ae2e:	e002      	b.n	800ae36 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800ae30:	4b12      	ldr	r3, [pc, #72]	@ (800ae7c <hci_user_evt_proc+0x94>)
 800ae32:	2201      	movs	r2, #1
 800ae34:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800ae36:	4b11      	ldr	r3, [pc, #68]	@ (800ae7c <hci_user_evt_proc+0x94>)
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d004      	beq.n	800ae48 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	4618      	mov	r0, r3
 800ae42:	f000 fc0d 	bl	800b660 <TL_MM_EvtDone>
 800ae46:	e004      	b.n	800ae52 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	480a      	ldr	r0, [pc, #40]	@ (800ae78 <hci_user_evt_proc+0x90>)
 800ae4e:	f000 fdc5 	bl	800b9dc <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800ae52:	4809      	ldr	r0, [pc, #36]	@ (800ae78 <hci_user_evt_proc+0x90>)
 800ae54:	f000 fda0 	bl	800b998 <LST_is_empty>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d107      	bne.n	800ae6e <hci_user_evt_proc+0x86>
 800ae5e:	4b07      	ldr	r3, [pc, #28]	@ (800ae7c <hci_user_evt_proc+0x94>)
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d003      	beq.n	800ae6e <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800ae66:	4804      	ldr	r0, [pc, #16]	@ (800ae78 <hci_user_evt_proc+0x90>)
 800ae68:	f002 fc0c 	bl	800d684 <hci_notify_asynch_evt>
  }


  return;
 800ae6c:	bf00      	nop
 800ae6e:	bf00      	nop
}
 800ae70:	3710      	adds	r7, #16
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}
 800ae76:	bf00      	nop
 800ae78:	20000098 	.word	0x20000098
 800ae7c:	200000a4 	.word	0x200000a4
 800ae80:	20000440 	.word	0x20000440

0800ae84 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b088      	sub	sp, #32
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
 800ae8c:	460b      	mov	r3, r1
 800ae8e:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800ae90:	2000      	movs	r0, #0
 800ae92:	f000 f8d1 	bl	800b038 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800ae96:	2300      	movs	r3, #0
 800ae98:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	885b      	ldrh	r3, [r3, #2]
 800ae9e:	b21b      	sxth	r3, r3
 800aea0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aea4:	b21a      	sxth	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	881b      	ldrh	r3, [r3, #0]
 800aeaa:	029b      	lsls	r3, r3, #10
 800aeac:	b21b      	sxth	r3, r3
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	b21b      	sxth	r3, r3
 800aeb2:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800aeb4:	4b33      	ldr	r3, [pc, #204]	@ (800af84 <hci_send_req+0x100>)
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	68db      	ldr	r3, [r3, #12]
 800aebe:	b2d9      	uxtb	r1, r3
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	689a      	ldr	r2, [r3, #8]
 800aec4:	8bbb      	ldrh	r3, [r7, #28]
 800aec6:	4618      	mov	r0, r3
 800aec8:	f000 f890 	bl	800afec <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800aecc:	e04e      	b.n	800af6c <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800aece:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800aed2:	f002 fbee 	bl	800d6b2 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800aed6:	e043      	b.n	800af60 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800aed8:	f107 030c 	add.w	r3, r7, #12
 800aedc:	4619      	mov	r1, r3
 800aede:	482a      	ldr	r0, [pc, #168]	@ (800af88 <hci_send_req+0x104>)
 800aee0:	f000 fde9 	bl	800bab6 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	7a5b      	ldrb	r3, [r3, #9]
 800aee8:	2b0f      	cmp	r3, #15
 800aeea:	d114      	bne.n	800af16 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	330b      	adds	r3, #11
 800aef0:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	885b      	ldrh	r3, [r3, #2]
 800aef6:	b29b      	uxth	r3, r3
 800aef8:	8bba      	ldrh	r2, [r7, #28]
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d104      	bne.n	800af08 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	691b      	ldr	r3, [r3, #16]
 800af02:	693a      	ldr	r2, [r7, #16]
 800af04:	7812      	ldrb	r2, [r2, #0]
 800af06:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	785b      	ldrb	r3, [r3, #1]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d027      	beq.n	800af60 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800af10:	2301      	movs	r3, #1
 800af12:	77fb      	strb	r3, [r7, #31]
 800af14:	e024      	b.n	800af60 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	330b      	adds	r3, #11
 800af1a:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800af1c:	69bb      	ldr	r3, [r7, #24]
 800af1e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800af22:	b29b      	uxth	r3, r3
 800af24:	8bba      	ldrh	r2, [r7, #28]
 800af26:	429a      	cmp	r2, r3
 800af28:	d114      	bne.n	800af54 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	7a9b      	ldrb	r3, [r3, #10]
 800af2e:	3b03      	subs	r3, #3
 800af30:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	695a      	ldr	r2, [r3, #20]
 800af36:	7dfb      	ldrb	r3, [r7, #23]
 800af38:	429a      	cmp	r2, r3
 800af3a:	bfa8      	it	ge
 800af3c:	461a      	movge	r2, r3
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6918      	ldr	r0, [r3, #16]
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	1cd9      	adds	r1, r3, #3
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	695b      	ldr	r3, [r3, #20]
 800af4e:	461a      	mov	r2, r3
 800af50:	f003 fd4d 	bl	800e9ee <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	781b      	ldrb	r3, [r3, #0]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d001      	beq.n	800af60 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800af5c:	2301      	movs	r3, #1
 800af5e:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800af60:	4809      	ldr	r0, [pc, #36]	@ (800af88 <hci_send_req+0x104>)
 800af62:	f000 fd19 	bl	800b998 <LST_is_empty>
 800af66:	4603      	mov	r3, r0
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d0b5      	beq.n	800aed8 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800af6c:	7ffb      	ldrb	r3, [r7, #31]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d0ad      	beq.n	800aece <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800af72:	2001      	movs	r0, #1
 800af74:	f000 f860 	bl	800b038 <NotifyCmdStatus>

  return 0;
 800af78:	2300      	movs	r3, #0
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3720      	adds	r7, #32
 800af7e:	46bd      	mov	sp, r7
 800af80:	bd80      	pop	{r7, pc}
 800af82:	bf00      	nop
 800af84:	2000046c 	.word	0x2000046c
 800af88:	20000460 	.word	0x20000460

0800af8c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b086      	sub	sp, #24
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800af94:	480f      	ldr	r0, [pc, #60]	@ (800afd4 <TlInit+0x48>)
 800af96:	f000 fcef 	bl	800b978 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800af9a:	4a0f      	ldr	r2, [pc, #60]	@ (800afd8 <TlInit+0x4c>)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800afa0:	480e      	ldr	r0, [pc, #56]	@ (800afdc <TlInit+0x50>)
 800afa2:	f000 fce9 	bl	800b978 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800afa6:	4b0e      	ldr	r3, [pc, #56]	@ (800afe0 <TlInit+0x54>)
 800afa8:	2201      	movs	r2, #1
 800afaa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800afac:	4b0d      	ldr	r3, [pc, #52]	@ (800afe4 <TlInit+0x58>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d00a      	beq.n	800afca <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800afb8:	4b0b      	ldr	r3, [pc, #44]	@ (800afe8 <TlInit+0x5c>)
 800afba:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800afbc:	4b09      	ldr	r3, [pc, #36]	@ (800afe4 <TlInit+0x58>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f107 0208 	add.w	r2, r7, #8
 800afc4:	4610      	mov	r0, r2
 800afc6:	4798      	blx	r3
  }

  return;
 800afc8:	bf00      	nop
 800afca:	bf00      	nop
}
 800afcc:	3718      	adds	r7, #24
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	20000460 	.word	0x20000460
 800afd8:	200000a0 	.word	0x200000a0
 800afdc:	20000098 	.word	0x20000098
 800afe0:	200000a4 	.word	0x200000a4
 800afe4:	20000440 	.word	0x20000440
 800afe8:	0800b079 	.word	0x0800b079

0800afec <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b082      	sub	sp, #8
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	4603      	mov	r3, r0
 800aff4:	603a      	str	r2, [r7, #0]
 800aff6:	80fb      	strh	r3, [r7, #6]
 800aff8:	460b      	mov	r3, r1
 800affa:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800affc:	4b0c      	ldr	r3, [pc, #48]	@ (800b030 <SendCmd+0x44>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	88fa      	ldrh	r2, [r7, #6]
 800b002:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800b006:	4b0a      	ldr	r3, [pc, #40]	@ (800b030 <SendCmd+0x44>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	797a      	ldrb	r2, [r7, #5]
 800b00c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800b00e:	4b08      	ldr	r3, [pc, #32]	@ (800b030 <SendCmd+0x44>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	330c      	adds	r3, #12
 800b014:	797a      	ldrb	r2, [r7, #5]
 800b016:	6839      	ldr	r1, [r7, #0]
 800b018:	4618      	mov	r0, r3
 800b01a:	f003 fce8 	bl	800e9ee <memcpy>

  hciContext.io.Send(0,0);
 800b01e:	4b05      	ldr	r3, [pc, #20]	@ (800b034 <SendCmd+0x48>)
 800b020:	691b      	ldr	r3, [r3, #16]
 800b022:	2100      	movs	r1, #0
 800b024:	2000      	movs	r0, #0
 800b026:	4798      	blx	r3

  return;
 800b028:	bf00      	nop
}
 800b02a:	3708      	adds	r7, #8
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	200000a0 	.word	0x200000a0
 800b034:	20000440 	.word	0x20000440

0800b038 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	4603      	mov	r3, r0
 800b040:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800b042:	79fb      	ldrb	r3, [r7, #7]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d108      	bne.n	800b05a <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800b048:	4b0a      	ldr	r3, [pc, #40]	@ (800b074 <NotifyCmdStatus+0x3c>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d00d      	beq.n	800b06c <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800b050:	4b08      	ldr	r3, [pc, #32]	@ (800b074 <NotifyCmdStatus+0x3c>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	2000      	movs	r0, #0
 800b056:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800b058:	e008      	b.n	800b06c <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800b05a:	4b06      	ldr	r3, [pc, #24]	@ (800b074 <NotifyCmdStatus+0x3c>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d004      	beq.n	800b06c <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800b062:	4b04      	ldr	r3, [pc, #16]	@ (800b074 <NotifyCmdStatus+0x3c>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	2001      	movs	r0, #1
 800b068:	4798      	blx	r3
  return;
 800b06a:	bf00      	nop
 800b06c:	bf00      	nop
}
 800b06e:	3708      	adds	r7, #8
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}
 800b074:	20000468 	.word	0x20000468

0800b078 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	7a5b      	ldrb	r3, [r3, #9]
 800b084:	2b0f      	cmp	r3, #15
 800b086:	d003      	beq.n	800b090 <TlEvtReceived+0x18>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	7a5b      	ldrb	r3, [r3, #9]
 800b08c:	2b0e      	cmp	r3, #14
 800b08e:	d107      	bne.n	800b0a0 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800b090:	6879      	ldr	r1, [r7, #4]
 800b092:	4809      	ldr	r0, [pc, #36]	@ (800b0b8 <TlEvtReceived+0x40>)
 800b094:	f000 fcc8 	bl	800ba28 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800b098:	2000      	movs	r0, #0
 800b09a:	f002 faff 	bl	800d69c <hci_cmd_resp_release>
 800b09e:	e006      	b.n	800b0ae <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800b0a0:	6879      	ldr	r1, [r7, #4]
 800b0a2:	4806      	ldr	r0, [pc, #24]	@ (800b0bc <TlEvtReceived+0x44>)
 800b0a4:	f000 fcc0 	bl	800ba28 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b0a8:	4804      	ldr	r0, [pc, #16]	@ (800b0bc <TlEvtReceived+0x44>)
 800b0aa:	f002 faeb 	bl	800d684 <hci_notify_asynch_evt>
  }

  return;
 800b0ae:	bf00      	nop
}
 800b0b0:	3708      	adds	r7, #8
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop
 800b0b8:	20000460 	.word	0x20000460
 800b0bc:	20000098 	.word	0x20000098

0800b0c0 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b083      	sub	sp, #12
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	4a05      	ldr	r2, [pc, #20]	@ (800b0e0 <hci_register_io_bus+0x20>)
 800b0cc:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	4a04      	ldr	r2, [pc, #16]	@ (800b0e4 <hci_register_io_bus+0x24>)
 800b0d2:	611a      	str	r2, [r3, #16]

  return;
 800b0d4:	bf00      	nop
}
 800b0d6:	370c      	adds	r7, #12
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr
 800b0e0:	0800b3d9 	.word	0x0800b3d9
 800b0e4:	0800b441 	.word	0x0800b441

0800b0e8 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b082      	sub	sp, #8
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	685b      	ldr	r3, [r3, #4]
 800b0f6:	4a08      	ldr	r2, [pc, #32]	@ (800b118 <shci_init+0x30>)
 800b0f8:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800b0fa:	4a08      	ldr	r2, [pc, #32]	@ (800b11c <shci_init+0x34>)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800b100:	4806      	ldr	r0, [pc, #24]	@ (800b11c <shci_init+0x34>)
 800b102:	f000 f915 	bl	800b330 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	4618      	mov	r0, r3
 800b10c:	f000 f898 	bl	800b240 <TlInit>

  return;
 800b110:	bf00      	nop
}
 800b112:	3708      	adds	r7, #8
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}
 800b118:	20000490 	.word	0x20000490
 800b11c:	20000470 	.word	0x20000470

0800b120 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b084      	sub	sp, #16
 800b124:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b126:	4822      	ldr	r0, [pc, #136]	@ (800b1b0 <shci_user_evt_proc+0x90>)
 800b128:	f000 fc36 	bl	800b998 <LST_is_empty>
 800b12c:	4603      	mov	r3, r0
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d12b      	bne.n	800b18a <shci_user_evt_proc+0x6a>
 800b132:	4b20      	ldr	r3, [pc, #128]	@ (800b1b4 <shci_user_evt_proc+0x94>)
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d027      	beq.n	800b18a <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800b13a:	f107 030c 	add.w	r3, r7, #12
 800b13e:	4619      	mov	r1, r3
 800b140:	481b      	ldr	r0, [pc, #108]	@ (800b1b0 <shci_user_evt_proc+0x90>)
 800b142:	f000 fcb8 	bl	800bab6 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800b146:	4b1c      	ldr	r3, [pc, #112]	@ (800b1b8 <shci_user_evt_proc+0x98>)
 800b148:	69db      	ldr	r3, [r3, #28]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00c      	beq.n	800b168 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800b152:	2301      	movs	r3, #1
 800b154:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800b156:	4b18      	ldr	r3, [pc, #96]	@ (800b1b8 <shci_user_evt_proc+0x98>)
 800b158:	69db      	ldr	r3, [r3, #28]
 800b15a:	1d3a      	adds	r2, r7, #4
 800b15c:	4610      	mov	r0, r2
 800b15e:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800b160:	793a      	ldrb	r2, [r7, #4]
 800b162:	4b14      	ldr	r3, [pc, #80]	@ (800b1b4 <shci_user_evt_proc+0x94>)
 800b164:	701a      	strb	r2, [r3, #0]
 800b166:	e002      	b.n	800b16e <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b168:	4b12      	ldr	r3, [pc, #72]	@ (800b1b4 <shci_user_evt_proc+0x94>)
 800b16a:	2201      	movs	r2, #1
 800b16c:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800b16e:	4b11      	ldr	r3, [pc, #68]	@ (800b1b4 <shci_user_evt_proc+0x94>)
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d004      	beq.n	800b180 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	4618      	mov	r0, r3
 800b17a:	f000 fa71 	bl	800b660 <TL_MM_EvtDone>
 800b17e:	e004      	b.n	800b18a <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	4619      	mov	r1, r3
 800b184:	480a      	ldr	r0, [pc, #40]	@ (800b1b0 <shci_user_evt_proc+0x90>)
 800b186:	f000 fc29 	bl	800b9dc <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b18a:	4809      	ldr	r0, [pc, #36]	@ (800b1b0 <shci_user_evt_proc+0x90>)
 800b18c:	f000 fc04 	bl	800b998 <LST_is_empty>
 800b190:	4603      	mov	r3, r0
 800b192:	2b00      	cmp	r3, #0
 800b194:	d107      	bne.n	800b1a6 <shci_user_evt_proc+0x86>
 800b196:	4b07      	ldr	r3, [pc, #28]	@ (800b1b4 <shci_user_evt_proc+0x94>)
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d003      	beq.n	800b1a6 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800b19e:	4804      	ldr	r0, [pc, #16]	@ (800b1b0 <shci_user_evt_proc+0x90>)
 800b1a0:	f7f6 f9b9 	bl	8001516 <shci_notify_asynch_evt>
  }


  return;
 800b1a4:	bf00      	nop
 800b1a6:	bf00      	nop
}
 800b1a8:	3710      	adds	r7, #16
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	200000a8 	.word	0x200000a8
 800b1b4:	200000b8 	.word	0x200000b8
 800b1b8:	20000470 	.word	0x20000470

0800b1bc <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b084      	sub	sp, #16
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	60ba      	str	r2, [r7, #8]
 800b1c4:	607b      	str	r3, [r7, #4]
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	81fb      	strh	r3, [r7, #14]
 800b1ca:	460b      	mov	r3, r1
 800b1cc:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800b1ce:	2000      	movs	r0, #0
 800b1d0:	f000 f868 	bl	800b2a4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800b1d4:	4b17      	ldr	r3, [pc, #92]	@ (800b234 <shci_send+0x78>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	89fa      	ldrh	r2, [r7, #14]
 800b1da:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800b1de:	4b15      	ldr	r3, [pc, #84]	@ (800b234 <shci_send+0x78>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	7b7a      	ldrb	r2, [r7, #13]
 800b1e4:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800b1e6:	4b13      	ldr	r3, [pc, #76]	@ (800b234 <shci_send+0x78>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	330c      	adds	r3, #12
 800b1ec:	7b7a      	ldrb	r2, [r7, #13]
 800b1ee:	68b9      	ldr	r1, [r7, #8]
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	f003 fbfc 	bl	800e9ee <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800b1f6:	4b10      	ldr	r3, [pc, #64]	@ (800b238 <shci_send+0x7c>)
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800b1fc:	4b0f      	ldr	r3, [pc, #60]	@ (800b23c <shci_send+0x80>)
 800b1fe:	691b      	ldr	r3, [r3, #16]
 800b200:	2100      	movs	r1, #0
 800b202:	2000      	movs	r0, #0
 800b204:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800b206:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800b20a:	f7f6 f99b 	bl	8001544 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f103 0008 	add.w	r0, r3, #8
 800b214:	4b07      	ldr	r3, [pc, #28]	@ (800b234 <shci_send+0x78>)
 800b216:	6819      	ldr	r1, [r3, #0]
 800b218:	4b06      	ldr	r3, [pc, #24]	@ (800b234 <shci_send+0x78>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	789b      	ldrb	r3, [r3, #2]
 800b21e:	3303      	adds	r3, #3
 800b220:	461a      	mov	r2, r3
 800b222:	f003 fbe4 	bl	800e9ee <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b226:	2001      	movs	r0, #1
 800b228:	f000 f83c 	bl	800b2a4 <Cmd_SetStatus>

  return;
 800b22c:	bf00      	nop
}
 800b22e:	3710      	adds	r7, #16
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}
 800b234:	200000b4 	.word	0x200000b4
 800b238:	20000494 	.word	0x20000494
 800b23c:	20000470 	.word	0x20000470

0800b240 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b086      	sub	sp, #24
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800b248:	4a10      	ldr	r2, [pc, #64]	@ (800b28c <TlInit+0x4c>)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800b24e:	4810      	ldr	r0, [pc, #64]	@ (800b290 <TlInit+0x50>)
 800b250:	f000 fb92 	bl	800b978 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b254:	2001      	movs	r0, #1
 800b256:	f000 f825 	bl	800b2a4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b25a:	4b0e      	ldr	r3, [pc, #56]	@ (800b294 <TlInit+0x54>)
 800b25c:	2201      	movs	r2, #1
 800b25e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800b260:	4b0d      	ldr	r3, [pc, #52]	@ (800b298 <TlInit+0x58>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d00c      	beq.n	800b282 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800b26c:	4b0b      	ldr	r3, [pc, #44]	@ (800b29c <TlInit+0x5c>)
 800b26e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800b270:	4b0b      	ldr	r3, [pc, #44]	@ (800b2a0 <TlInit+0x60>)
 800b272:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800b274:	4b08      	ldr	r3, [pc, #32]	@ (800b298 <TlInit+0x58>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f107 020c 	add.w	r2, r7, #12
 800b27c:	4610      	mov	r0, r2
 800b27e:	4798      	blx	r3
  }

  return;
 800b280:	bf00      	nop
 800b282:	bf00      	nop
}
 800b284:	3718      	adds	r7, #24
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}
 800b28a:	bf00      	nop
 800b28c:	200000b4 	.word	0x200000b4
 800b290:	200000a8 	.word	0x200000a8
 800b294:	200000b8 	.word	0x200000b8
 800b298:	20000470 	.word	0x20000470
 800b29c:	0800b2f5 	.word	0x0800b2f5
 800b2a0:	0800b30d 	.word	0x0800b30d

0800b2a4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b082      	sub	sp, #8
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800b2ae:	79fb      	ldrb	r3, [r7, #7]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d10b      	bne.n	800b2cc <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800b2b4:	4b0d      	ldr	r3, [pc, #52]	@ (800b2ec <Cmd_SetStatus+0x48>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d003      	beq.n	800b2c4 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800b2bc:	4b0b      	ldr	r3, [pc, #44]	@ (800b2ec <Cmd_SetStatus+0x48>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	2000      	movs	r0, #0
 800b2c2:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800b2c4:	4b0a      	ldr	r3, [pc, #40]	@ (800b2f0 <Cmd_SetStatus+0x4c>)
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800b2ca:	e00b      	b.n	800b2e4 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800b2cc:	4b08      	ldr	r3, [pc, #32]	@ (800b2f0 <Cmd_SetStatus+0x4c>)
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800b2d2:	4b06      	ldr	r3, [pc, #24]	@ (800b2ec <Cmd_SetStatus+0x48>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d004      	beq.n	800b2e4 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800b2da:	4b04      	ldr	r3, [pc, #16]	@ (800b2ec <Cmd_SetStatus+0x48>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2001      	movs	r0, #1
 800b2e0:	4798      	blx	r3
  return;
 800b2e2:	bf00      	nop
 800b2e4:	bf00      	nop
}
 800b2e6:	3708      	adds	r7, #8
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	20000490 	.word	0x20000490
 800b2f0:	200000b0 	.word	0x200000b0

0800b2f4 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800b2fc:	2000      	movs	r0, #0
 800b2fe:	f7f6 f916 	bl	800152e <shci_cmd_resp_release>

  return;
 800b302:	bf00      	nop
}
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}
	...

0800b30c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b082      	sub	sp, #8
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800b314:	6879      	ldr	r1, [r7, #4]
 800b316:	4805      	ldr	r0, [pc, #20]	@ (800b32c <TlUserEvtReceived+0x20>)
 800b318:	f000 fb86 	bl	800ba28 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b31c:	4803      	ldr	r0, [pc, #12]	@ (800b32c <TlUserEvtReceived+0x20>)
 800b31e:	f7f6 f8fa 	bl	8001516 <shci_notify_asynch_evt>

  return;
 800b322:	bf00      	nop
}
 800b324:	3708      	adds	r7, #8
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
 800b32a:	bf00      	nop
 800b32c:	200000a8 	.word	0x200000a8

0800b330 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a05      	ldr	r2, [pc, #20]	@ (800b350 <shci_register_io_bus+0x20>)
 800b33c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	4a04      	ldr	r2, [pc, #16]	@ (800b354 <shci_register_io_bus+0x24>)
 800b342:	611a      	str	r2, [r3, #16]

  return;
 800b344:	bf00      	nop
}
 800b346:	370c      	adds	r7, #12
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr
 800b350:	0800b4ed 	.word	0x0800b4ed
 800b354:	0800b541 	.word	0x0800b541

0800b358 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800b35c:	f002 fd72 	bl	800de44 <HW_IPCC_Enable>

  return;
 800b360:	bf00      	nop
}
 800b362:	bd80      	pop	{r7, pc}

0800b364 <TL_Init>:


void TL_Init( void )
{
 800b364:	b580      	push	{r7, lr}
 800b366:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800b368:	4b10      	ldr	r3, [pc, #64]	@ (800b3ac <TL_Init+0x48>)
 800b36a:	4a11      	ldr	r2, [pc, #68]	@ (800b3b0 <TL_Init+0x4c>)
 800b36c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800b36e:	4b0f      	ldr	r3, [pc, #60]	@ (800b3ac <TL_Init+0x48>)
 800b370:	4a10      	ldr	r2, [pc, #64]	@ (800b3b4 <TL_Init+0x50>)
 800b372:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800b374:	4b0d      	ldr	r3, [pc, #52]	@ (800b3ac <TL_Init+0x48>)
 800b376:	4a10      	ldr	r2, [pc, #64]	@ (800b3b8 <TL_Init+0x54>)
 800b378:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800b37a:	4b0c      	ldr	r3, [pc, #48]	@ (800b3ac <TL_Init+0x48>)
 800b37c:	4a0f      	ldr	r2, [pc, #60]	@ (800b3bc <TL_Init+0x58>)
 800b37e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800b380:	4b0a      	ldr	r3, [pc, #40]	@ (800b3ac <TL_Init+0x48>)
 800b382:	4a0f      	ldr	r2, [pc, #60]	@ (800b3c0 <TL_Init+0x5c>)
 800b384:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800b386:	4b09      	ldr	r3, [pc, #36]	@ (800b3ac <TL_Init+0x48>)
 800b388:	4a0e      	ldr	r2, [pc, #56]	@ (800b3c4 <TL_Init+0x60>)
 800b38a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800b38c:	4b07      	ldr	r3, [pc, #28]	@ (800b3ac <TL_Init+0x48>)
 800b38e:	4a0e      	ldr	r2, [pc, #56]	@ (800b3c8 <TL_Init+0x64>)
 800b390:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800b392:	4b06      	ldr	r3, [pc, #24]	@ (800b3ac <TL_Init+0x48>)
 800b394:	4a0d      	ldr	r2, [pc, #52]	@ (800b3cc <TL_Init+0x68>)
 800b396:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800b398:	4b04      	ldr	r3, [pc, #16]	@ (800b3ac <TL_Init+0x48>)
 800b39a:	4a0d      	ldr	r2, [pc, #52]	@ (800b3d0 <TL_Init+0x6c>)
 800b39c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800b39e:	4b03      	ldr	r3, [pc, #12]	@ (800b3ac <TL_Init+0x48>)
 800b3a0:	4a0c      	ldr	r2, [pc, #48]	@ (800b3d4 <TL_Init+0x70>)
 800b3a2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800b3a4:	f002 fd62 	bl	800de6c <HW_IPCC_Init>

  return;
 800b3a8:	bf00      	nop
}
 800b3aa:	bd80      	pop	{r7, pc}
 800b3ac:	20030000 	.word	0x20030000
 800b3b0:	20030028 	.word	0x20030028
 800b3b4:	20030048 	.word	0x20030048
 800b3b8:	20030058 	.word	0x20030058
 800b3bc:	20030068 	.word	0x20030068
 800b3c0:	20030070 	.word	0x20030070
 800b3c4:	20030078 	.word	0x20030078
 800b3c8:	20030080 	.word	0x20030080
 800b3cc:	2003009c 	.word	0x2003009c
 800b3d0:	200300a0 	.word	0x200300a0
 800b3d4:	200300ac 	.word	0x200300ac

0800b3d8 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800b3e4:	4811      	ldr	r0, [pc, #68]	@ (800b42c <TL_BLE_Init+0x54>)
 800b3e6:	f000 fac7 	bl	800b978 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800b3ea:	4b11      	ldr	r3, [pc, #68]	@ (800b430 <TL_BLE_Init+0x58>)
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	689a      	ldr	r2, [r3, #8]
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	68da      	ldr	r2, [r3, #12]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	4a0c      	ldr	r2, [pc, #48]	@ (800b434 <TL_BLE_Init+0x5c>)
 800b404:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	4a08      	ldr	r2, [pc, #32]	@ (800b42c <TL_BLE_Init+0x54>)
 800b40a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800b40c:	f002 fd44 	bl	800de98 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	4a08      	ldr	r2, [pc, #32]	@ (800b438 <TL_BLE_Init+0x60>)
 800b416:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	4a07      	ldr	r2, [pc, #28]	@ (800b43c <TL_BLE_Init+0x64>)
 800b41e:	6013      	str	r3, [r2, #0]

  return 0;
 800b420:	2300      	movs	r3, #0
}
 800b422:	4618      	mov	r0, r3
 800b424:	3710      	adds	r7, #16
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}
 800b42a:	bf00      	nop
 800b42c:	200300c8 	.word	0x200300c8
 800b430:	20030000 	.word	0x20030000
 800b434:	20030d7c 	.word	0x20030d7c
 800b438:	200004a0 	.word	0x200004a0
 800b43c:	200004a4 	.word	0x200004a4

0800b440 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	460b      	mov	r3, r1
 800b44a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800b44c:	4b09      	ldr	r3, [pc, #36]	@ (800b474 <TL_BLE_SendCmd+0x34>)
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	2201      	movs	r2, #1
 800b454:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800b456:	4b07      	ldr	r3, [pc, #28]	@ (800b474 <TL_BLE_SendCmd+0x34>)
 800b458:	685b      	ldr	r3, [r3, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	4619      	mov	r1, r3
 800b45e:	2001      	movs	r0, #1
 800b460:	f000 f96c 	bl	800b73c <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800b464:	f002 fd22 	bl	800deac <HW_IPCC_BLE_SendCmd>

  return 0;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3708      	adds	r7, #8
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	20030000 	.word	0x20030000

0800b478 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800b47e:	e01c      	b.n	800b4ba <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800b480:	1d3b      	adds	r3, r7, #4
 800b482:	4619      	mov	r1, r3
 800b484:	4812      	ldr	r0, [pc, #72]	@ (800b4d0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b486:	f000 fb16 	bl	800bab6 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	7a5b      	ldrb	r3, [r3, #9]
 800b48e:	2b0f      	cmp	r3, #15
 800b490:	d003      	beq.n	800b49a <HW_IPCC_BLE_RxEvtNot+0x22>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	7a5b      	ldrb	r3, [r3, #9]
 800b496:	2b0e      	cmp	r3, #14
 800b498:	d105      	bne.n	800b4a6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4619      	mov	r1, r3
 800b49e:	2002      	movs	r0, #2
 800b4a0:	f000 f94c 	bl	800b73c <OutputDbgTrace>
 800b4a4:	e004      	b.n	800b4b0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	2003      	movs	r0, #3
 800b4ac:	f000 f946 	bl	800b73c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800b4b0:	4b08      	ldr	r3, [pc, #32]	@ (800b4d4 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	4610      	mov	r0, r2
 800b4b8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800b4ba:	4805      	ldr	r0, [pc, #20]	@ (800b4d0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b4bc:	f000 fa6c 	bl	800b998 <LST_is_empty>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d0dc      	beq.n	800b480 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800b4c6:	bf00      	nop
}
 800b4c8:	3708      	adds	r7, #8
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	200300c8 	.word	0x200300c8
 800b4d4:	200004a0 	.word	0x200004a0

0800b4d8 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800b4dc:	4b02      	ldr	r3, [pc, #8]	@ (800b4e8 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4798      	blx	r3

  return;
 800b4e2:	bf00      	nop
}
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	200004a4 	.word	0x200004a4

0800b4ec <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b084      	sub	sp, #16
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800b4f8:	480d      	ldr	r0, [pc, #52]	@ (800b530 <TL_SYS_Init+0x44>)
 800b4fa:	f000 fa3d 	bl	800b978 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800b4fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b534 <TL_SYS_Init+0x48>)
 800b500:	68db      	ldr	r3, [r3, #12]
 800b502:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	689a      	ldr	r2, [r3, #8]
 800b508:	68bb      	ldr	r3, [r7, #8]
 800b50a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	4a08      	ldr	r2, [pc, #32]	@ (800b530 <TL_SYS_Init+0x44>)
 800b510:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800b512:	f002 fced 	bl	800def0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a07      	ldr	r2, [pc, #28]	@ (800b538 <TL_SYS_Init+0x4c>)
 800b51c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	685b      	ldr	r3, [r3, #4]
 800b522:	4a06      	ldr	r2, [pc, #24]	@ (800b53c <TL_SYS_Init+0x50>)
 800b524:	6013      	str	r3, [r2, #0]

  return 0;
 800b526:	2300      	movs	r3, #0
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	200300d0 	.word	0x200300d0
 800b534:	20030000 	.word	0x20030000
 800b538:	200004a8 	.word	0x200004a8
 800b53c:	200004ac 	.word	0x200004ac

0800b540 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b082      	sub	sp, #8
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
 800b548:	460b      	mov	r3, r1
 800b54a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800b54c:	4b09      	ldr	r3, [pc, #36]	@ (800b574 <TL_SYS_SendCmd+0x34>)
 800b54e:	68db      	ldr	r3, [r3, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	2210      	movs	r2, #16
 800b554:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800b556:	4b07      	ldr	r3, [pc, #28]	@ (800b574 <TL_SYS_SendCmd+0x34>)
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4619      	mov	r1, r3
 800b55e:	2004      	movs	r0, #4
 800b560:	f000 f8ec 	bl	800b73c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800b564:	f002 fcce 	bl	800df04 <HW_IPCC_SYS_SendCmd>

  return 0;
 800b568:	2300      	movs	r3, #0
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3708      	adds	r7, #8
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	20030000 	.word	0x20030000

0800b578 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b57c:	4b07      	ldr	r3, [pc, #28]	@ (800b59c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b57e:	68db      	ldr	r3, [r3, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	4619      	mov	r1, r3
 800b584:	2005      	movs	r0, #5
 800b586:	f000 f8d9 	bl	800b73c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b58a:	4b05      	ldr	r3, [pc, #20]	@ (800b5a0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4a03      	ldr	r2, [pc, #12]	@ (800b59c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b590:	68d2      	ldr	r2, [r2, #12]
 800b592:	6812      	ldr	r2, [r2, #0]
 800b594:	4610      	mov	r0, r2
 800b596:	4798      	blx	r3

  return;
 800b598:	bf00      	nop
}
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	20030000 	.word	0x20030000
 800b5a0:	200004a8 	.word	0x200004a8

0800b5a4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b082      	sub	sp, #8
 800b5a8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b5aa:	e00e      	b.n	800b5ca <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800b5ac:	1d3b      	adds	r3, r7, #4
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	480b      	ldr	r0, [pc, #44]	@ (800b5e0 <HW_IPCC_SYS_EvtNot+0x3c>)
 800b5b2:	f000 fa80 	bl	800bab6 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	4619      	mov	r1, r3
 800b5ba:	2006      	movs	r0, #6
 800b5bc:	f000 f8be 	bl	800b73c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800b5c0:	4b08      	ldr	r3, [pc, #32]	@ (800b5e4 <HW_IPCC_SYS_EvtNot+0x40>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	4610      	mov	r0, r2
 800b5c8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b5ca:	4805      	ldr	r0, [pc, #20]	@ (800b5e0 <HW_IPCC_SYS_EvtNot+0x3c>)
 800b5cc:	f000 f9e4 	bl	800b998 <LST_is_empty>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d0ea      	beq.n	800b5ac <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800b5d6:	bf00      	nop
}
 800b5d8:	3708      	adds	r7, #8
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}
 800b5de:	bf00      	nop
 800b5e0:	200300d0 	.word	0x200300d0
 800b5e4:	200004ac 	.word	0x200004ac

0800b5e8 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800b5f0:	4817      	ldr	r0, [pc, #92]	@ (800b650 <TL_MM_Init+0x68>)
 800b5f2:	f000 f9c1 	bl	800b978 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800b5f6:	4817      	ldr	r0, [pc, #92]	@ (800b654 <TL_MM_Init+0x6c>)
 800b5f8:	f000 f9be 	bl	800b978 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800b5fc:	4b16      	ldr	r3, [pc, #88]	@ (800b658 <TL_MM_Init+0x70>)
 800b5fe:	691b      	ldr	r3, [r3, #16]
 800b600:	4a16      	ldr	r2, [pc, #88]	@ (800b65c <TL_MM_Init+0x74>)
 800b602:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800b604:	4b15      	ldr	r3, [pc, #84]	@ (800b65c <TL_MM_Init+0x74>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	6892      	ldr	r2, [r2, #8]
 800b60c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800b60e:	4b13      	ldr	r3, [pc, #76]	@ (800b65c <TL_MM_Init+0x74>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	68d2      	ldr	r2, [r2, #12]
 800b616:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800b618:	4b10      	ldr	r3, [pc, #64]	@ (800b65c <TL_MM_Init+0x74>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	4a0c      	ldr	r2, [pc, #48]	@ (800b650 <TL_MM_Init+0x68>)
 800b61e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800b620:	4b0e      	ldr	r3, [pc, #56]	@ (800b65c <TL_MM_Init+0x74>)
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	687a      	ldr	r2, [r7, #4]
 800b626:	6812      	ldr	r2, [r2, #0]
 800b628:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800b62a:	4b0c      	ldr	r3, [pc, #48]	@ (800b65c <TL_MM_Init+0x74>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	6852      	ldr	r2, [r2, #4]
 800b632:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800b634:	4b09      	ldr	r3, [pc, #36]	@ (800b65c <TL_MM_Init+0x74>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	687a      	ldr	r2, [r7, #4]
 800b63a:	6912      	ldr	r2, [r2, #16]
 800b63c:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800b63e:	4b07      	ldr	r3, [pc, #28]	@ (800b65c <TL_MM_Init+0x74>)
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	6952      	ldr	r2, [r2, #20]
 800b646:	619a      	str	r2, [r3, #24]

  return;
 800b648:	bf00      	nop
}
 800b64a:	3708      	adds	r7, #8
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	200300b8 	.word	0x200300b8
 800b654:	20000498 	.word	0x20000498
 800b658:	20030000 	.word	0x20030000
 800b65c:	200004b0 	.word	0x200004b0

0800b660 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b082      	sub	sp, #8
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800b668:	6879      	ldr	r1, [r7, #4]
 800b66a:	4807      	ldr	r0, [pc, #28]	@ (800b688 <TL_MM_EvtDone+0x28>)
 800b66c:	f000 f9dc 	bl	800ba28 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800b670:	6879      	ldr	r1, [r7, #4]
 800b672:	2000      	movs	r0, #0
 800b674:	f000 f862 	bl	800b73c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800b678:	4804      	ldr	r0, [pc, #16]	@ (800b68c <TL_MM_EvtDone+0x2c>)
 800b67a:	f002 fc69 	bl	800df50 <HW_IPCC_MM_SendFreeBuf>

  return;
 800b67e:	bf00      	nop
}
 800b680:	3708      	adds	r7, #8
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}
 800b686:	bf00      	nop
 800b688:	20000498 	.word	0x20000498
 800b68c:	0800b691 	.word	0x0800b691

0800b690 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b082      	sub	sp, #8
 800b694:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b696:	e00c      	b.n	800b6b2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800b698:	1d3b      	adds	r3, r7, #4
 800b69a:	4619      	mov	r1, r3
 800b69c:	480a      	ldr	r0, [pc, #40]	@ (800b6c8 <SendFreeBuf+0x38>)
 800b69e:	f000 fa0a 	bl	800bab6 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800b6a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b6cc <SendFreeBuf+0x3c>)
 800b6a4:	691b      	ldr	r3, [r3, #16]
 800b6a6:	691b      	ldr	r3, [r3, #16]
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	4611      	mov	r1, r2
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f000 f9bb 	bl	800ba28 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b6b2:	4805      	ldr	r0, [pc, #20]	@ (800b6c8 <SendFreeBuf+0x38>)
 800b6b4:	f000 f970 	bl	800b998 <LST_is_empty>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d0ec      	beq.n	800b698 <SendFreeBuf+0x8>
  }

  return;
 800b6be:	bf00      	nop
}
 800b6c0:	3708      	adds	r7, #8
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	20000498 	.word	0x20000498
 800b6cc:	20030000 	.word	0x20030000

0800b6d0 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800b6d4:	4805      	ldr	r0, [pc, #20]	@ (800b6ec <TL_TRACES_Init+0x1c>)
 800b6d6:	f000 f94f 	bl	800b978 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800b6da:	4b05      	ldr	r3, [pc, #20]	@ (800b6f0 <TL_TRACES_Init+0x20>)
 800b6dc:	695b      	ldr	r3, [r3, #20]
 800b6de:	4a03      	ldr	r2, [pc, #12]	@ (800b6ec <TL_TRACES_Init+0x1c>)
 800b6e0:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800b6e2:	f002 fc6b 	bl	800dfbc <HW_IPCC_TRACES_Init>

  return;
 800b6e6:	bf00      	nop
}
 800b6e8:	bd80      	pop	{r7, pc}
 800b6ea:	bf00      	nop
 800b6ec:	200300c0 	.word	0x200300c0
 800b6f0:	20030000 	.word	0x20030000

0800b6f4 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b082      	sub	sp, #8
 800b6f8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b6fa:	e008      	b.n	800b70e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800b6fc:	1d3b      	adds	r3, r7, #4
 800b6fe:	4619      	mov	r1, r3
 800b700:	4808      	ldr	r0, [pc, #32]	@ (800b724 <HW_IPCC_TRACES_EvtNot+0x30>)
 800b702:	f000 f9d8 	bl	800bab6 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4618      	mov	r0, r3
 800b70a:	f000 f80d 	bl	800b728 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b70e:	4805      	ldr	r0, [pc, #20]	@ (800b724 <HW_IPCC_TRACES_EvtNot+0x30>)
 800b710:	f000 f942 	bl	800b998 <LST_is_empty>
 800b714:	4603      	mov	r3, r0
 800b716:	2b00      	cmp	r3, #0
 800b718:	d0f0      	beq.n	800b6fc <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800b71a:	bf00      	nop
}
 800b71c:	3708      	adds	r7, #8
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop
 800b724:	200300c0 	.word	0x200300c0

0800b728 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800b728:	b480      	push	{r7}
 800b72a:	b083      	sub	sp, #12
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800b730:	bf00      	nop
 800b732:	370c      	adds	r7, #12
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr

0800b73c <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b085      	sub	sp, #20
 800b740:	af00      	add	r7, sp, #0
 800b742:	4603      	mov	r3, r0
 800b744:	6039      	str	r1, [r7, #0]
 800b746:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800b748:	79fb      	ldrb	r3, [r7, #7]
 800b74a:	2b06      	cmp	r3, #6
 800b74c:	d845      	bhi.n	800b7da <OutputDbgTrace+0x9e>
 800b74e:	a201      	add	r2, pc, #4	@ (adr r2, 800b754 <OutputDbgTrace+0x18>)
 800b750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b754:	0800b771 	.word	0x0800b771
 800b758:	0800b795 	.word	0x0800b795
 800b75c:	0800b79b 	.word	0x0800b79b
 800b760:	0800b7af 	.word	0x0800b7af
 800b764:	0800b7bb 	.word	0x0800b7bb
 800b768:	0800b7c1 	.word	0x0800b7c1
 800b76c:	0800b7cf 	.word	0x0800b7cf
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	7a5b      	ldrb	r3, [r3, #9]
 800b778:	2bff      	cmp	r3, #255	@ 0xff
 800b77a:	d005      	beq.n	800b788 <OutputDbgTrace+0x4c>
 800b77c:	2bff      	cmp	r3, #255	@ 0xff
 800b77e:	dc05      	bgt.n	800b78c <OutputDbgTrace+0x50>
 800b780:	2b0e      	cmp	r3, #14
 800b782:	d005      	beq.n	800b790 <OutputDbgTrace+0x54>
 800b784:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800b786:	e001      	b.n	800b78c <OutputDbgTrace+0x50>
          break;
 800b788:	bf00      	nop
 800b78a:	e027      	b.n	800b7dc <OutputDbgTrace+0xa0>
          break;
 800b78c:	bf00      	nop
 800b78e:	e025      	b.n	800b7dc <OutputDbgTrace+0xa0>
          break;
 800b790:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800b792:	e023      	b.n	800b7dc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800b798:	e020      	b.n	800b7dc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	7a5b      	ldrb	r3, [r3, #9]
 800b7a2:	2b0e      	cmp	r3, #14
 800b7a4:	d001      	beq.n	800b7aa <OutputDbgTrace+0x6e>
 800b7a6:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800b7a8:	e000      	b.n	800b7ac <OutputDbgTrace+0x70>
          break;
 800b7aa:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b7ac:	e016      	b.n	800b7dc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	7a5b      	ldrb	r3, [r3, #9]
 800b7b6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b7b8:	e010      	b.n	800b7dc <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800b7be:	e00d      	b.n	800b7dc <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	7a5b      	ldrb	r3, [r3, #9]
 800b7c8:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800b7ca:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b7cc:	e006      	b.n	800b7dc <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	7a5b      	ldrb	r3, [r3, #9]
 800b7d6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b7d8:	e000      	b.n	800b7dc <OutputDbgTrace+0xa0>

    default:
      break;
 800b7da:	bf00      	nop
  }

  return;
 800b7dc:	bf00      	nop
}
 800b7de:	3714      	adds	r7, #20
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e6:	4770      	bx	lr

0800b7e8 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b086      	sub	sp, #24
 800b7ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b7ee:	f3ef 8310 	mrs	r3, PRIMASK
 800b7f2:	60fb      	str	r3, [r7, #12]
  return(result);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800b7f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b7f8:	b672      	cpsid	i
}
 800b7fa:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800b7fc:	1cbb      	adds	r3, r7, #2
 800b7fe:	4619      	mov	r1, r3
 800b800:	4812      	ldr	r0, [pc, #72]	@ (800b84c <DbgTrace_TxCpltCallback+0x64>)
 800b802:	f000 fb9d 	bl	800bf40 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800b806:	1cbb      	adds	r3, r7, #2
 800b808:	4619      	mov	r1, r3
 800b80a:	4810      	ldr	r0, [pc, #64]	@ (800b84c <DbgTrace_TxCpltCallback+0x64>)
 800b80c:	f000 fc87 	bl	800c11e <CircularQueue_Sense>
 800b810:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d00c      	beq.n	800b832 <DbgTrace_TxCpltCallback+0x4a>
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	f383 8810 	msr	PRIMASK, r3
}
 800b822:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800b824:	887b      	ldrh	r3, [r7, #2]
 800b826:	4a0a      	ldr	r2, [pc, #40]	@ (800b850 <DbgTrace_TxCpltCallback+0x68>)
 800b828:	4619      	mov	r1, r3
 800b82a:	6938      	ldr	r0, [r7, #16]
 800b82c:	f7f5 fba0 	bl	8000f70 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800b830:	e008      	b.n	800b844 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800b832:	4b08      	ldr	r3, [pc, #32]	@ (800b854 <DbgTrace_TxCpltCallback+0x6c>)
 800b834:	2201      	movs	r2, #1
 800b836:	701a      	strb	r2, [r3, #0]
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f383 8810 	msr	PRIMASK, r3
}
 800b842:	bf00      	nop
}
 800b844:	bf00      	nop
 800b846:	3718      	adds	r7, #24
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}
 800b84c:	200004b4 	.word	0x200004b4
 800b850:	0800b7e9 	.word	0x0800b7e9
 800b854:	20000011 	.word	0x20000011

0800b858 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b084      	sub	sp, #16
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	60f8      	str	r0, [r7, #12]
 800b860:	60b9      	str	r1, [r7, #8]
 800b862:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800b864:	687a      	ldr	r2, [r7, #4]
 800b866:	68b9      	ldr	r1, [r7, #8]
 800b868:	68f8      	ldr	r0, [r7, #12]
 800b86a:	f000 f805 	bl	800b878 <DbgTraceWrite>
 800b86e:	4603      	mov	r3, r0
}
 800b870:	4618      	mov	r0, r3
 800b872:	3710      	adds	r7, #16
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b08a      	sub	sp, #40	@ 0x28
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	60f8      	str	r0, [r7, #12]
 800b880:	60b9      	str	r1, [r7, #8]
 800b882:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800b884:	2300      	movs	r3, #0
 800b886:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b888:	f3ef 8310 	mrs	r3, PRIMASK
 800b88c:	61bb      	str	r3, [r7, #24]
  return(result);
 800b88e:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800b890:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b898:	d102      	bne.n	800b8a0 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800b89a:	2300      	movs	r3, #0
 800b89c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b89e:	e037      	b.n	800b910 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	2b01      	cmp	r3, #1
 800b8a4:	d006      	beq.n	800b8b4 <DbgTraceWrite+0x3c>
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2b02      	cmp	r3, #2
 800b8aa:	d003      	beq.n	800b8b4 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800b8ac:	f04f 33ff 	mov.w	r3, #4294967295
 800b8b0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8b2:	e02d      	b.n	800b910 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d02a      	beq.n	800b910 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800b8be:	b672      	cpsid	i
}
 800b8c0:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	b29a      	uxth	r2, r3
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	68b9      	ldr	r1, [r7, #8]
 800b8ca:	4814      	ldr	r0, [pc, #80]	@ (800b91c <DbgTraceWrite+0xa4>)
 800b8cc:	f000 f912 	bl	800baf4 <CircularQueue_Add>
 800b8d0:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d015      	beq.n	800b904 <DbgTraceWrite+0x8c>
 800b8d8:	4b11      	ldr	r3, [pc, #68]	@ (800b920 <DbgTraceWrite+0xa8>)
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	b2db      	uxtb	r3, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d010      	beq.n	800b904 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800b8e2:	4b0f      	ldr	r3, [pc, #60]	@ (800b920 <DbgTraceWrite+0xa8>)
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	701a      	strb	r2, [r3, #0]
 800b8e8:	6a3b      	ldr	r3, [r7, #32]
 800b8ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	f383 8810 	msr	PRIMASK, r3
}
 800b8f2:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	b29b      	uxth	r3, r3
 800b8f8:	4a0a      	ldr	r2, [pc, #40]	@ (800b924 <DbgTraceWrite+0xac>)
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	69f8      	ldr	r0, [r7, #28]
 800b8fe:	f7f5 fb37 	bl	8000f70 <DbgOutputTraces>
 800b902:	e005      	b.n	800b910 <DbgTraceWrite+0x98>
 800b904:	6a3b      	ldr	r3, [r7, #32]
 800b906:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b908:	693b      	ldr	r3, [r7, #16]
 800b90a:	f383 8810 	msr	PRIMASK, r3
}
 800b90e:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800b910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b912:	4618      	mov	r0, r3
 800b914:	3728      	adds	r7, #40	@ 0x28
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop
 800b91c:	200004b4 	.word	0x200004b4
 800b920:	20000011 	.word	0x20000011
 800b924:	0800b7e9 	.word	0x0800b7e9

0800b928 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800b928:	b480      	push	{r7}
 800b92a:	b085      	sub	sp, #20
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	4603      	mov	r3, r0
 800b930:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800b932:	4b0f      	ldr	r3, [pc, #60]	@ (800b970 <OTP_Read+0x48>)
 800b934:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b936:	e002      	b.n	800b93e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	3b08      	subs	r3, #8
 800b93c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	3307      	adds	r3, #7
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	79fa      	ldrb	r2, [r7, #7]
 800b946:	429a      	cmp	r2, r3
 800b948:	d003      	beq.n	800b952 <OTP_Read+0x2a>
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	4a09      	ldr	r2, [pc, #36]	@ (800b974 <OTP_Read+0x4c>)
 800b94e:	4293      	cmp	r3, r2
 800b950:	d1f2      	bne.n	800b938 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	3307      	adds	r3, #7
 800b956:	781b      	ldrb	r3, [r3, #0]
 800b958:	79fa      	ldrb	r2, [r7, #7]
 800b95a:	429a      	cmp	r2, r3
 800b95c:	d001      	beq.n	800b962 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800b95e:	2300      	movs	r3, #0
 800b960:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800b962:	68fb      	ldr	r3, [r7, #12]
}
 800b964:	4618      	mov	r0, r3
 800b966:	3714      	adds	r7, #20
 800b968:	46bd      	mov	sp, r7
 800b96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96e:	4770      	bx	lr
 800b970:	1fff73f8 	.word	0x1fff73f8
 800b974:	1fff7000 	.word	0x1fff7000

0800b978 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800b978:	b480      	push	{r7}
 800b97a:	b083      	sub	sp, #12
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	687a      	ldr	r2, [r7, #4]
 800b984:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	687a      	ldr	r2, [r7, #4]
 800b98a:	605a      	str	r2, [r3, #4]
}
 800b98c:	bf00      	nop
 800b98e:	370c      	adds	r7, #12
 800b990:	46bd      	mov	sp, r7
 800b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b996:	4770      	bx	lr

0800b998 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800b998:	b480      	push	{r7}
 800b99a:	b087      	sub	sp, #28
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9a0:	f3ef 8310 	mrs	r3, PRIMASK
 800b9a4:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b9a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9aa:	b672      	cpsid	i
}
 800b9ac:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	687a      	ldr	r2, [r7, #4]
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	d102      	bne.n	800b9be <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	75fb      	strb	r3, [r7, #23]
 800b9bc:	e001      	b.n	800b9c2 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	75fb      	strb	r3, [r7, #23]
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	f383 8810 	msr	PRIMASK, r3
}
 800b9cc:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800b9ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	371c      	adds	r7, #28
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr

0800b9dc <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b087      	sub	sp, #28
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9e6:	f3ef 8310 	mrs	r3, PRIMASK
 800b9ea:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9ec:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b9ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9f0:	b672      	cpsid	i
}
 800b9f2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681a      	ldr	r2, [r3, #0]
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	687a      	ldr	r2, [r7, #4]
 800ba00:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	683a      	ldr	r2, [r7, #0]
 800ba06:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	683a      	ldr	r2, [r7, #0]
 800ba0e:	605a      	str	r2, [r3, #4]
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	f383 8810 	msr	PRIMASK, r3
}
 800ba1a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ba1c:	bf00      	nop
 800ba1e:	371c      	adds	r7, #28
 800ba20:	46bd      	mov	sp, r7
 800ba22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba26:	4770      	bx	lr

0800ba28 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b087      	sub	sp, #28
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba32:	f3ef 8310 	mrs	r3, PRIMASK
 800ba36:	60fb      	str	r3, [r7, #12]
  return(result);
 800ba38:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ba3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba3c:	b672      	cpsid	i
}
 800ba3e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	687a      	ldr	r2, [r7, #4]
 800ba44:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	685a      	ldr	r2, [r3, #4]
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	683a      	ldr	r2, [r7, #0]
 800ba52:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	685b      	ldr	r3, [r3, #4]
 800ba58:	683a      	ldr	r2, [r7, #0]
 800ba5a:	601a      	str	r2, [r3, #0]
 800ba5c:	697b      	ldr	r3, [r7, #20]
 800ba5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba60:	693b      	ldr	r3, [r7, #16]
 800ba62:	f383 8810 	msr	PRIMASK, r3
}
 800ba66:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ba68:	bf00      	nop
 800ba6a:	371c      	adds	r7, #28
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba72:	4770      	bx	lr

0800ba74 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b087      	sub	sp, #28
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba7c:	f3ef 8310 	mrs	r3, PRIMASK
 800ba80:	60fb      	str	r3, [r7, #12]
  return(result);
 800ba82:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ba84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba86:	b672      	cpsid	i
}
 800ba88:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	685b      	ldr	r3, [r3, #4]
 800ba8e:	687a      	ldr	r2, [r7, #4]
 800ba90:	6812      	ldr	r2, [r2, #0]
 800ba92:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	6852      	ldr	r2, [r2, #4]
 800ba9c:	605a      	str	r2, [r3, #4]
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	f383 8810 	msr	PRIMASK, r3
}
 800baa8:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800baaa:	bf00      	nop
 800baac:	371c      	adds	r7, #28
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr

0800bab6 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b086      	sub	sp, #24
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bac0:	f3ef 8310 	mrs	r3, PRIMASK
 800bac4:	60fb      	str	r3, [r7, #12]
  return(result);
 800bac6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800bac8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800baca:	b672      	cpsid	i
}
 800bacc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681a      	ldr	r2, [r3, #0]
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4618      	mov	r0, r3
 800badc:	f7ff ffca 	bl	800ba74 <LST_remove_node>
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	f383 8810 	msr	PRIMASK, r3
}
 800baea:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800baec:	bf00      	nop
 800baee:	3718      	adds	r7, #24
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b08e      	sub	sp, #56	@ 0x38
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	60f8      	str	r0, [r7, #12]
 800bafc:	60b9      	str	r1, [r7, #8]
 800bafe:	603b      	str	r3, [r7, #0]
 800bb00:	4613      	mov	r3, r2
 800bb02:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800bb04:	2300      	movs	r3, #0
 800bb06:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800bb08:	2300      	movs	r3, #0
 800bb0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800bb10:	2300      	movs	r3, #0
 800bb12:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb14:	2300      	movs	r3, #0
 800bb16:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800bb18:	2300      	movs	r3, #0
 800bb1a:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	891b      	ldrh	r3, [r3, #8]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d101      	bne.n	800bb2c <CircularQueue_Add+0x38>
 800bb28:	2302      	movs	r3, #2
 800bb2a:	e000      	b.n	800bb2e <CircularQueue_Add+0x3a>
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	695b      	ldr	r3, [r3, #20]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d029      	beq.n	800bb8c <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	891b      	ldrh	r3, [r3, #8]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d122      	bne.n	800bb86 <CircularQueue_Add+0x92>
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	4413      	add	r3, r2
 800bb4a:	781b      	ldrb	r3, [r3, #0]
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681a      	ldr	r2, [r3, #0]
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	691b      	ldr	r3, [r3, #16]
 800bb56:	1c59      	adds	r1, r3, #1
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	685b      	ldr	r3, [r3, #4]
 800bb5c:	4299      	cmp	r1, r3
 800bb5e:	d306      	bcc.n	800bb6e <CircularQueue_Add+0x7a>
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	6919      	ldr	r1, [r3, #16]
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	1acb      	subs	r3, r1, r3
 800bb6a:	3301      	adds	r3, #1
 800bb6c:	e002      	b.n	800bb74 <CircularQueue_Add+0x80>
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	691b      	ldr	r3, [r3, #16]
 800bb72:	3301      	adds	r3, #1
 800bb74:	4413      	add	r3, r2
 800bb76:	781b      	ldrb	r3, [r3, #0]
 800bb78:	021b      	lsls	r3, r3, #8
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	4403      	add	r3, r0
 800bb7e:	b29b      	uxth	r3, r3
 800bb80:	3302      	adds	r3, #2
 800bb82:	b29b      	uxth	r3, r3
 800bb84:	e001      	b.n	800bb8a <CircularQueue_Add+0x96>
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	891b      	ldrh	r3, [r3, #8]
 800bb8a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	891b      	ldrh	r3, [r3, #8]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d002      	beq.n	800bb9a <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	891b      	ldrh	r3, [r3, #8]
 800bb98:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	691a      	ldr	r2, [r3, #16]
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	68db      	ldr	r3, [r3, #12]
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d307      	bcc.n	800bbb6 <CircularQueue_Add+0xc2>
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	685a      	ldr	r2, [r3, #4]
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	6919      	ldr	r1, [r3, #16]
 800bbae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bbb0:	440b      	add	r3, r1
 800bbb2:	1ad3      	subs	r3, r2, r3
 800bbb4:	e000      	b.n	800bbb8 <CircularQueue_Add+0xc4>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800bbba:	88fa      	ldrh	r2, [r7, #6]
 800bbbc:	7ffb      	ldrb	r3, [r7, #31]
 800bbbe:	4413      	add	r3, r2
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	fb02 f303 	mul.w	r3, r2, r3
 800bbc8:	69ba      	ldr	r2, [r7, #24]
 800bbca:	429a      	cmp	r2, r3
 800bbcc:	d80b      	bhi.n	800bbe6 <CircularQueue_Add+0xf2>
 800bbce:	88fa      	ldrh	r2, [r7, #6]
 800bbd0:	7ffb      	ldrb	r3, [r7, #31]
 800bbd2:	4413      	add	r3, r2
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	69bb      	ldr	r3, [r7, #24]
 800bbd8:	fbb3 f1f2 	udiv	r1, r3, r2
 800bbdc:	fb01 f202 	mul.w	r2, r1, r2
 800bbe0:	1a9b      	subs	r3, r3, r2
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	e000      	b.n	800bbe8 <CircularQueue_Add+0xf4>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800bbea:	7dfa      	ldrb	r2, [r7, #23]
 800bbec:	7ffb      	ldrb	r3, [r7, #31]
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	bf8c      	ite	hi
 800bbf2:	2301      	movhi	r3, #1
 800bbf4:	2300      	movls	r3, #0
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800bbfa:	7fbb      	ldrb	r3, [r7, #30]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d008      	beq.n	800bc12 <CircularQueue_Add+0x11e>
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	7f1b      	ldrb	r3, [r3, #28]
 800bc04:	f003 0301 	and.w	r3, r3, #1
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d002      	beq.n	800bc12 <CircularQueue_Add+0x11e>
 800bc0c:	7dfb      	ldrb	r3, [r7, #23]
 800bc0e:	b29b      	uxth	r3, r3
 800bc10:	e000      	b.n	800bc14 <CircularQueue_Add+0x120>
 800bc12:	8bbb      	ldrh	r3, [r7, #28]
 800bc14:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800bc16:	7fbb      	ldrb	r3, [r7, #30]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d008      	beq.n	800bc2e <CircularQueue_Add+0x13a>
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	7f1b      	ldrb	r3, [r3, #28]
 800bc20:	f003 0302 	and.w	r3, r3, #2
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d002      	beq.n	800bc2e <CircularQueue_Add+0x13a>
 800bc28:	7ffb      	ldrb	r3, [r7, #31]
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	e000      	b.n	800bc30 <CircularQueue_Add+0x13c>
 800bc2e:	8bbb      	ldrh	r3, [r7, #28]
 800bc30:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800bc32:	88fb      	ldrh	r3, [r7, #6]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	f000 817e 	beq.w	800bf36 <CircularQueue_Add+0x442>
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	695a      	ldr	r2, [r3, #20]
 800bc3e:	88f9      	ldrh	r1, [r7, #6]
 800bc40:	7ffb      	ldrb	r3, [r7, #31]
 800bc42:	440b      	add	r3, r1
 800bc44:	4619      	mov	r1, r3
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	fb01 f303 	mul.w	r3, r1, r3
 800bc4c:	441a      	add	r2, r3
 800bc4e:	8bbb      	ldrh	r3, [r7, #28]
 800bc50:	441a      	add	r2, r3
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	f200 816d 	bhi.w	800bf36 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bc60:	e14a      	b.n	800bef8 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	691a      	ldr	r2, [r3, #16]
 800bc66:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc68:	441a      	add	r2, r3
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	685b      	ldr	r3, [r3, #4]
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d307      	bcc.n	800bc82 <CircularQueue_Add+0x18e>
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	691a      	ldr	r2, [r3, #16]
 800bc76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc78:	441a      	add	r2, r3
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	685b      	ldr	r3, [r3, #4]
 800bc7e:	1ad3      	subs	r3, r2, r3
 800bc80:	e003      	b.n	800bc8a <CircularQueue_Add+0x196>
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	691a      	ldr	r2, [r3, #16]
 800bc86:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc88:	4413      	add	r3, r2
 800bc8a:	68fa      	ldr	r2, [r7, #12]
 800bc8c:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	691b      	ldr	r3, [r3, #16]
 800bc92:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	891b      	ldrh	r3, [r3, #8]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d130      	bne.n	800bcfe <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681a      	ldr	r2, [r3, #0]
 800bca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca2:	1c59      	adds	r1, r3, #1
 800bca4:	6339      	str	r1, [r7, #48]	@ 0x30
 800bca6:	4413      	add	r3, r2
 800bca8:	88fa      	ldrh	r2, [r7, #6]
 800bcaa:	b2d2      	uxtb	r2, r2
 800bcac:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcb4:	429a      	cmp	r2, r3
 800bcb6:	d304      	bcc.n	800bcc2 <CircularQueue_Add+0x1ce>
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcbe:	1ad3      	subs	r3, r2, r3
 800bcc0:	e000      	b.n	800bcc4 <CircularQueue_Add+0x1d0>
 800bcc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc4:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800bcc6:	88fb      	ldrh	r3, [r7, #6]
 800bcc8:	0a1b      	lsrs	r3, r3, #8
 800bcca:	b298      	uxth	r0, r3
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681a      	ldr	r2, [r3, #0]
 800bcd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd2:	1c59      	adds	r1, r3, #1
 800bcd4:	6339      	str	r1, [r7, #48]	@ 0x30
 800bcd6:	4413      	add	r3, r2
 800bcd8:	b2c2      	uxtb	r2, r0
 800bcda:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	685b      	ldr	r3, [r3, #4]
 800bce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d304      	bcc.n	800bcf0 <CircularQueue_Add+0x1fc>
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	685b      	ldr	r3, [r3, #4]
 800bcea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcec:	1ad3      	subs	r3, r2, r3
 800bcee:	e000      	b.n	800bcf2 <CircularQueue_Add+0x1fe>
 800bcf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf2:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	695b      	ldr	r3, [r3, #20]
 800bcf8:	1c9a      	adds	r2, r3, #2
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800bcfe:	88fa      	ldrh	r2, [r7, #6]
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6859      	ldr	r1, [r3, #4]
 800bd04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd06:	1acb      	subs	r3, r1, r3
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	bf28      	it	cs
 800bd0c:	4613      	movcs	r3, r2
 800bd0e:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800bd10:	88fb      	ldrh	r3, [r7, #6]
 800bd12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d007      	beq.n	800bd28 <CircularQueue_Add+0x234>
 800bd18:	88fb      	ldrh	r3, [r7, #6]
 800bd1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	d225      	bcs.n	800bd6c <CircularQueue_Add+0x278>
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	7f1b      	ldrb	r3, [r3, #28]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d121      	bne.n	800bd6c <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2e:	18d0      	adds	r0, r2, r3
 800bd30:	88fb      	ldrh	r3, [r7, #6]
 800bd32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd34:	fb02 f303 	mul.w	r3, r2, r3
 800bd38:	68ba      	ldr	r2, [r7, #8]
 800bd3a:	4413      	add	r3, r2
 800bd3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd3e:	4619      	mov	r1, r3
 800bd40:	f002 fe55 	bl	800e9ee <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	695a      	ldr	r2, [r3, #20]
 800bd48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4a:	441a      	add	r2, r3
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800bd50:	2300      	movs	r3, #0
 800bd52:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800bd54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd56:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800bd58:	88fa      	ldrh	r2, [r7, #6]
 800bd5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd5c:	1ad3      	subs	r3, r2, r3
 800bd5e:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800bd60:	7ffb      	ldrb	r3, [r7, #31]
 800bd62:	b29a      	uxth	r2, r3
 800bd64:	88fb      	ldrh	r3, [r7, #6]
 800bd66:	4413      	add	r3, r2
 800bd68:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800bd6a:	e0a4      	b.n	800beb6 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800bd6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	f000 80a1 	beq.w	800beb6 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	7f1b      	ldrb	r3, [r3, #28]
 800bd78:	f003 0301 	and.w	r3, r3, #1
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d03a      	beq.n	800bdf6 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	891b      	ldrh	r3, [r3, #8]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d10d      	bne.n	800bda4 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	681a      	ldr	r2, [r3, #0]
 800bd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd8e:	3b02      	subs	r3, #2
 800bd90:	4413      	add	r3, r2
 800bd92:	22ff      	movs	r2, #255	@ 0xff
 800bd94:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd9c:	3b01      	subs	r3, #1
 800bd9e:	4413      	add	r3, r2
 800bda0:	22ff      	movs	r2, #255	@ 0xff
 800bda2:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	695a      	ldr	r2, [r3, #20]
 800bda8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdaa:	441a      	add	r2, r3
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800bdb4:	88fb      	ldrh	r3, [r7, #6]
 800bdb6:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800bdb8:	2300      	movs	r3, #0
 800bdba:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	891b      	ldrh	r3, [r3, #8]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d16f      	bne.n	800bea4 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681a      	ldr	r2, [r3, #0]
 800bdc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdca:	1c59      	adds	r1, r3, #1
 800bdcc:	6339      	str	r1, [r7, #48]	@ 0x30
 800bdce:	4413      	add	r3, r2
 800bdd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdd2:	b2d2      	uxtb	r2, r2
 800bdd4:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800bdd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdd8:	0a18      	lsrs	r0, r3, #8
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681a      	ldr	r2, [r3, #0]
 800bdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde0:	1c59      	adds	r1, r3, #1
 800bde2:	6339      	str	r1, [r7, #48]	@ 0x30
 800bde4:	4413      	add	r3, r2
 800bde6:	b2c2      	uxtb	r2, r0
 800bde8:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	695b      	ldr	r3, [r3, #20]
 800bdee:	1c9a      	adds	r2, r3, #2
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	615a      	str	r2, [r3, #20]
 800bdf4:	e056      	b.n	800bea4 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	7f1b      	ldrb	r3, [r3, #28]
 800bdfa:	f003 0302 	and.w	r3, r3, #2
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d050      	beq.n	800bea4 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	891b      	ldrh	r3, [r3, #8]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d14a      	bne.n	800bea0 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681a      	ldr	r2, [r3, #0]
 800be0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be10:	3b02      	subs	r3, #2
 800be12:	4413      	add	r3, r2
 800be14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be16:	b2d2      	uxtb	r2, r2
 800be18:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800be1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be1c:	0a19      	lsrs	r1, r3, #8
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681a      	ldr	r2, [r3, #0]
 800be22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be24:	3b01      	subs	r3, #1
 800be26:	4413      	add	r3, r2
 800be28:	b2ca      	uxtb	r2, r1
 800be2a:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681a      	ldr	r2, [r3, #0]
 800be30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be32:	18d0      	adds	r0, r2, r3
 800be34:	88fb      	ldrh	r3, [r7, #6]
 800be36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be38:	fb02 f303 	mul.w	r3, r2, r3
 800be3c:	68ba      	ldr	r2, [r7, #8]
 800be3e:	4413      	add	r3, r2
 800be40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be42:	4619      	mov	r1, r3
 800be44:	f002 fdd3 	bl	800e9ee <memcpy>
             q->byteCount += NbBytesToCopy; 
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	695a      	ldr	r2, [r3, #20]
 800be4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be4e:	441a      	add	r2, r3
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800be54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be56:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800be58:	88fa      	ldrh	r2, [r7, #6]
 800be5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be5c:	1ad3      	subs	r3, r2, r3
 800be5e:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	699b      	ldr	r3, [r3, #24]
 800be64:	1c5a      	adds	r2, r3, #1
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800be6a:	2300      	movs	r3, #0
 800be6c:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681a      	ldr	r2, [r3, #0]
 800be72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be74:	1c59      	adds	r1, r3, #1
 800be76:	6339      	str	r1, [r7, #48]	@ 0x30
 800be78:	4413      	add	r3, r2
 800be7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be7c:	b2d2      	uxtb	r2, r2
 800be7e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800be80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be82:	0a18      	lsrs	r0, r3, #8
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681a      	ldr	r2, [r3, #0]
 800be88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be8a:	1c59      	adds	r1, r3, #1
 800be8c:	6339      	str	r1, [r7, #48]	@ 0x30
 800be8e:	4413      	add	r3, r2
 800be90:	b2c2      	uxtb	r2, r0
 800be92:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	695b      	ldr	r3, [r3, #20]
 800be98:	1c9a      	adds	r2, r3, #2
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	615a      	str	r2, [r3, #20]
 800be9e:	e001      	b.n	800bea4 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800bea0:	2300      	movs	r3, #0
 800bea2:	e049      	b.n	800bf38 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800bea4:	7ffb      	ldrb	r3, [r7, #31]
 800bea6:	b29a      	uxth	r2, r3
 800bea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beaa:	b29b      	uxth	r3, r3
 800beac:	4413      	add	r3, r2
 800beae:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	2200      	movs	r2, #0
 800beb4:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800beb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d015      	beq.n	800bee8 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	681a      	ldr	r2, [r3, #0]
 800bec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec2:	18d0      	adds	r0, r2, r3
 800bec4:	88fb      	ldrh	r3, [r7, #6]
 800bec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bec8:	fb03 f202 	mul.w	r2, r3, r2
 800becc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bece:	4413      	add	r3, r2
 800bed0:	68ba      	ldr	r2, [r7, #8]
 800bed2:	4413      	add	r3, r2
 800bed4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bed6:	4619      	mov	r1, r3
 800bed8:	f002 fd89 	bl	800e9ee <memcpy>
        q->byteCount += NbBytesToCopy;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	695a      	ldr	r2, [r3, #20]
 800bee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee2:	441a      	add	r2, r3
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	699b      	ldr	r3, [r3, #24]
 800beec:	1c5a      	adds	r2, r3, #1
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800bef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bef4:	3301      	adds	r3, #1
 800bef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bef8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	429a      	cmp	r2, r3
 800befe:	f4ff aeb0 	bcc.w	800bc62 <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	681a      	ldr	r2, [r3, #0]
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	6919      	ldr	r1, [r3, #16]
 800bf0a:	7ffb      	ldrb	r3, [r7, #31]
 800bf0c:	4419      	add	r1, r3
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	685b      	ldr	r3, [r3, #4]
 800bf12:	4299      	cmp	r1, r3
 800bf14:	d307      	bcc.n	800bf26 <CircularQueue_Add+0x432>
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	6919      	ldr	r1, [r3, #16]
 800bf1a:	7ffb      	ldrb	r3, [r7, #31]
 800bf1c:	4419      	add	r1, r3
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	685b      	ldr	r3, [r3, #4]
 800bf22:	1acb      	subs	r3, r1, r3
 800bf24:	e003      	b.n	800bf2e <CircularQueue_Add+0x43a>
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	6919      	ldr	r1, [r3, #16]
 800bf2a:	7ffb      	ldrb	r3, [r7, #31]
 800bf2c:	440b      	add	r3, r1
 800bf2e:	4413      	add	r3, r2
 800bf30:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800bf32:	6a3b      	ldr	r3, [r7, #32]
 800bf34:	e000      	b.n	800bf38 <CircularQueue_Add+0x444>
    return NULL;
 800bf36:	2300      	movs	r3, #0
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3738      	adds	r7, #56	@ 0x38
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}

0800bf40 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800bf40:	b480      	push	{r7}
 800bf42:	b085      	sub	sp, #20
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
 800bf48:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	891b      	ldrh	r3, [r3, #8]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d101      	bne.n	800bf5e <CircularQueue_Remove+0x1e>
 800bf5a:	2302      	movs	r3, #2
 800bf5c:	e000      	b.n	800bf60 <CircularQueue_Remove+0x20>
 800bf5e:	2300      	movs	r3, #0
 800bf60:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800bf62:	2300      	movs	r3, #0
 800bf64:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	695b      	ldr	r3, [r3, #20]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	f000 80ca 	beq.w	800c104 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	891b      	ldrh	r3, [r3, #8]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d120      	bne.n	800bfba <CircularQueue_Remove+0x7a>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681a      	ldr	r2, [r3, #0]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	68db      	ldr	r3, [r3, #12]
 800bf80:	4413      	add	r3, r2
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	4618      	mov	r0, r3
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681a      	ldr	r2, [r3, #0]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	68db      	ldr	r3, [r3, #12]
 800bf8e:	1c59      	adds	r1, r3, #1
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	685b      	ldr	r3, [r3, #4]
 800bf94:	4299      	cmp	r1, r3
 800bf96:	d306      	bcc.n	800bfa6 <CircularQueue_Remove+0x66>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	68d9      	ldr	r1, [r3, #12]
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	685b      	ldr	r3, [r3, #4]
 800bfa0:	1acb      	subs	r3, r1, r3
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	e002      	b.n	800bfac <CircularQueue_Remove+0x6c>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	3301      	adds	r3, #1
 800bfac:	4413      	add	r3, r2
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	021b      	lsls	r3, r3, #8
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	4403      	add	r3, r0
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	e001      	b.n	800bfbe <CircularQueue_Remove+0x7e>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	891b      	ldrh	r3, [r3, #8]
 800bfbe:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	7f1b      	ldrb	r3, [r3, #28]
 800bfc4:	f003 0301 	and.w	r3, r3, #1
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d056      	beq.n	800c07a <CircularQueue_Remove+0x13a>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	7f1b      	ldrb	r3, [r3, #28]
 800bfd0:	f003 0302 	and.w	r3, r3, #2
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d150      	bne.n	800c07a <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bfd8:	897b      	ldrh	r3, [r7, #10]
 800bfda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	d103      	bne.n	800bfea <CircularQueue_Remove+0xaa>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	891b      	ldrh	r3, [r3, #8]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d012      	beq.n	800c010 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	68da      	ldr	r2, [r3, #12]
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bff2:	429a      	cmp	r2, r3
 800bff4:	d941      	bls.n	800c07a <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	891b      	ldrh	r3, [r3, #8]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d03d      	beq.n	800c07a <CircularQueue_Remove+0x13a>
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	685a      	ldr	r2, [r3, #4]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	68db      	ldr	r3, [r3, #12]
 800c006:	1ad3      	subs	r3, r2, r3
 800c008:	687a      	ldr	r2, [r7, #4]
 800c00a:	8912      	ldrh	r2, [r2, #8]
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d234      	bcs.n	800c07a <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	695a      	ldr	r2, [r3, #20]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	68d9      	ldr	r1, [r3, #12]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	685b      	ldr	r3, [r3, #4]
 800c01c:	1acb      	subs	r3, r1, r3
 800c01e:	441a      	add	r2, r3
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2200      	movs	r2, #0
 800c028:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	891b      	ldrh	r3, [r3, #8]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d120      	bne.n	800c074 <CircularQueue_Remove+0x134>
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681a      	ldr	r2, [r3, #0]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	68db      	ldr	r3, [r3, #12]
 800c03a:	4413      	add	r3, r2
 800c03c:	781b      	ldrb	r3, [r3, #0]
 800c03e:	4618      	mov	r0, r3
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681a      	ldr	r2, [r3, #0]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	68db      	ldr	r3, [r3, #12]
 800c048:	1c59      	adds	r1, r3, #1
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	4299      	cmp	r1, r3
 800c050:	d306      	bcc.n	800c060 <CircularQueue_Remove+0x120>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	68d9      	ldr	r1, [r3, #12]
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	685b      	ldr	r3, [r3, #4]
 800c05a:	1acb      	subs	r3, r1, r3
 800c05c:	3301      	adds	r3, #1
 800c05e:	e002      	b.n	800c066 <CircularQueue_Remove+0x126>
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	3301      	adds	r3, #1
 800c066:	4413      	add	r3, r2
 800c068:	781b      	ldrb	r3, [r3, #0]
 800c06a:	021b      	lsls	r3, r3, #8
 800c06c:	b29b      	uxth	r3, r3
 800c06e:	4403      	add	r3, r0
 800c070:	b29b      	uxth	r3, r3
 800c072:	e001      	b.n	800c078 <CircularQueue_Remove+0x138>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	891b      	ldrh	r3, [r3, #8]
 800c078:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681a      	ldr	r2, [r3, #0]
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	68d9      	ldr	r1, [r3, #12]
 800c082:	7a7b      	ldrb	r3, [r7, #9]
 800c084:	4419      	add	r1, r3
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	685b      	ldr	r3, [r3, #4]
 800c08a:	4299      	cmp	r1, r3
 800c08c:	d307      	bcc.n	800c09e <CircularQueue_Remove+0x15e>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	68d9      	ldr	r1, [r3, #12]
 800c092:	7a7b      	ldrb	r3, [r7, #9]
 800c094:	4419      	add	r1, r3
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	685b      	ldr	r3, [r3, #4]
 800c09a:	1acb      	subs	r3, r1, r3
 800c09c:	e003      	b.n	800c0a6 <CircularQueue_Remove+0x166>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	68d9      	ldr	r1, [r3, #12]
 800c0a2:	7a7b      	ldrb	r3, [r7, #9]
 800c0a4:	440b      	add	r3, r1
 800c0a6:	4413      	add	r3, r2
 800c0a8:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	695b      	ldr	r3, [r3, #20]
 800c0ae:	8979      	ldrh	r1, [r7, #10]
 800c0b0:	7a7a      	ldrb	r2, [r7, #9]
 800c0b2:	440a      	add	r2, r1
 800c0b4:	1a9a      	subs	r2, r3, r2
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	695b      	ldr	r3, [r3, #20]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d01b      	beq.n	800c0fa <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	68da      	ldr	r2, [r3, #12]
 800c0c6:	897b      	ldrh	r3, [r7, #10]
 800c0c8:	441a      	add	r2, r3
 800c0ca:	7a7b      	ldrb	r3, [r7, #9]
 800c0cc:	441a      	add	r2, r3
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	685b      	ldr	r3, [r3, #4]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d309      	bcc.n	800c0ea <CircularQueue_Remove+0x1aa>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	68da      	ldr	r2, [r3, #12]
 800c0da:	897b      	ldrh	r3, [r7, #10]
 800c0dc:	441a      	add	r2, r3
 800c0de:	7a7b      	ldrb	r3, [r7, #9]
 800c0e0:	441a      	add	r2, r3
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	685b      	ldr	r3, [r3, #4]
 800c0e6:	1ad3      	subs	r3, r2, r3
 800c0e8:	e005      	b.n	800c0f6 <CircularQueue_Remove+0x1b6>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	68da      	ldr	r2, [r3, #12]
 800c0ee:	897b      	ldrh	r3, [r7, #10]
 800c0f0:	441a      	add	r2, r3
 800c0f2:	7a7b      	ldrb	r3, [r7, #9]
 800c0f4:	4413      	add	r3, r2
 800c0f6:	687a      	ldr	r2, [r7, #4]
 800c0f8:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	699b      	ldr	r3, [r3, #24]
 800c0fe:	1e5a      	subs	r2, r3, #1
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d002      	beq.n	800c110 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	897a      	ldrh	r2, [r7, #10]
 800c10e:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800c110:	68fb      	ldr	r3, [r7, #12]
}
 800c112:	4618      	mov	r0, r3
 800c114:	3714      	adds	r7, #20
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr

0800c11e <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800c11e:	b480      	push	{r7}
 800c120:	b087      	sub	sp, #28
 800c122:	af00      	add	r7, sp, #0
 800c124:	6078      	str	r0, [r7, #4]
 800c126:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800c128:	2300      	movs	r3, #0
 800c12a:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800c12c:	2300      	movs	r3, #0
 800c12e:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	891b      	ldrh	r3, [r3, #8]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d101      	bne.n	800c13c <CircularQueue_Sense+0x1e>
 800c138:	2302      	movs	r3, #2
 800c13a:	e000      	b.n	800c13e <CircularQueue_Sense+0x20>
 800c13c:	2300      	movs	r3, #0
 800c13e:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800c140:	2300      	movs	r3, #0
 800c142:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800c144:	2300      	movs	r3, #0
 800c146:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	695b      	ldr	r3, [r3, #20]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	f000 808e 	beq.w	800c26e <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	68db      	ldr	r3, [r3, #12]
 800c156:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	891b      	ldrh	r3, [r3, #8]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d120      	bne.n	800c1a2 <CircularQueue_Sense+0x84>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681a      	ldr	r2, [r3, #0]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	68db      	ldr	r3, [r3, #12]
 800c168:	4413      	add	r3, r2
 800c16a:	781b      	ldrb	r3, [r3, #0]
 800c16c:	4618      	mov	r0, r3
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681a      	ldr	r2, [r3, #0]
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	68db      	ldr	r3, [r3, #12]
 800c176:	1c59      	adds	r1, r3, #1
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	685b      	ldr	r3, [r3, #4]
 800c17c:	4299      	cmp	r1, r3
 800c17e:	d306      	bcc.n	800c18e <CircularQueue_Sense+0x70>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	68d9      	ldr	r1, [r3, #12]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	685b      	ldr	r3, [r3, #4]
 800c188:	1acb      	subs	r3, r1, r3
 800c18a:	3301      	adds	r3, #1
 800c18c:	e002      	b.n	800c194 <CircularQueue_Sense+0x76>
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	68db      	ldr	r3, [r3, #12]
 800c192:	3301      	adds	r3, #1
 800c194:	4413      	add	r3, r2
 800c196:	781b      	ldrb	r3, [r3, #0]
 800c198:	021b      	lsls	r3, r3, #8
 800c19a:	b29b      	uxth	r3, r3
 800c19c:	4403      	add	r3, r0
 800c19e:	b29b      	uxth	r3, r3
 800c1a0:	e001      	b.n	800c1a6 <CircularQueue_Sense+0x88>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	891b      	ldrh	r3, [r3, #8]
 800c1a6:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	7f1b      	ldrb	r3, [r3, #28]
 800c1ac:	f003 0301 	and.w	r3, r3, #1
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d047      	beq.n	800c244 <CircularQueue_Sense+0x126>
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	7f1b      	ldrb	r3, [r3, #28]
 800c1b8:	f003 0302 	and.w	r3, r3, #2
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d141      	bne.n	800c244 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c1c0:	8a7b      	ldrh	r3, [r7, #18]
 800c1c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d103      	bne.n	800c1d2 <CircularQueue_Sense+0xb4>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	891b      	ldrh	r3, [r3, #8]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d012      	beq.n	800c1f8 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	68da      	ldr	r2, [r3, #12]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d932      	bls.n	800c244 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	891b      	ldrh	r3, [r3, #8]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d02e      	beq.n	800c244 <CircularQueue_Sense+0x126>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	685a      	ldr	r2, [r3, #4]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	1ad3      	subs	r3, r2, r3
 800c1f0:	687a      	ldr	r2, [r7, #4]
 800c1f2:	8912      	ldrh	r2, [r2, #8]
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d225      	bcs.n	800c244 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	891b      	ldrh	r3, [r3, #8]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d11c      	bne.n	800c23e <CircularQueue_Sense+0x120>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681a      	ldr	r2, [r3, #0]
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	4413      	add	r3, r2
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	4618      	mov	r0, r3
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681a      	ldr	r2, [r3, #0]
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	1c59      	adds	r1, r3, #1
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	4299      	cmp	r1, r3
 800c21e:	d305      	bcc.n	800c22c <CircularQueue_Sense+0x10e>
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	685b      	ldr	r3, [r3, #4]
 800c224:	68f9      	ldr	r1, [r7, #12]
 800c226:	1acb      	subs	r3, r1, r3
 800c228:	3301      	adds	r3, #1
 800c22a:	e001      	b.n	800c230 <CircularQueue_Sense+0x112>
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	3301      	adds	r3, #1
 800c230:	4413      	add	r3, r2
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	021b      	lsls	r3, r3, #8
 800c236:	b29b      	uxth	r3, r3
 800c238:	4403      	add	r3, r0
 800c23a:	b29b      	uxth	r3, r3
 800c23c:	e001      	b.n	800c242 <CircularQueue_Sense+0x124>
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	891b      	ldrh	r3, [r3, #8]
 800c242:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681a      	ldr	r2, [r3, #0]
 800c248:	7af9      	ldrb	r1, [r7, #11]
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	4419      	add	r1, r3
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	685b      	ldr	r3, [r3, #4]
 800c252:	4299      	cmp	r1, r3
 800c254:	d306      	bcc.n	800c264 <CircularQueue_Sense+0x146>
 800c256:	7af9      	ldrb	r1, [r7, #11]
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	4419      	add	r1, r3
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	1acb      	subs	r3, r1, r3
 800c262:	e002      	b.n	800c26a <CircularQueue_Sense+0x14c>
 800c264:	7af9      	ldrb	r1, [r7, #11]
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	440b      	add	r3, r1
 800c26a:	4413      	add	r3, r2
 800c26c:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d002      	beq.n	800c27a <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	8a7a      	ldrh	r2, [r7, #18]
 800c278:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800c27a:	697b      	ldr	r3, [r7, #20]
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	371c      	adds	r7, #28
 800c280:	46bd      	mov	sp, r7
 800c282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c286:	4770      	bx	lr

0800c288 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800c288:	b480      	push	{r7}
 800c28a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800c28c:	4b03      	ldr	r3, [pc, #12]	@ (800c29c <LL_FLASH_GetUDN+0x14>)
 800c28e:	681b      	ldr	r3, [r3, #0]
}
 800c290:	4618      	mov	r0, r3
 800c292:	46bd      	mov	sp, r7
 800c294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c298:	4770      	bx	lr
 800c29a:	bf00      	nop
 800c29c:	1fff7580 	.word	0x1fff7580

0800c2a0 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800c2a0:	b480      	push	{r7}
 800c2a2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800c2a4:	4b03      	ldr	r3, [pc, #12]	@ (800c2b4 <LL_FLASH_GetDeviceID+0x14>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	b2db      	uxtb	r3, r3
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b2:	4770      	bx	lr
 800c2b4:	1fff7584 	.word	0x1fff7584

0800c2b8 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800c2b8:	b480      	push	{r7}
 800c2ba:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800c2bc:	4b03      	ldr	r3, [pc, #12]	@ (800c2cc <LL_FLASH_GetSTCompanyID+0x14>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	0a1b      	lsrs	r3, r3, #8
}
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ca:	4770      	bx	lr
 800c2cc:	1fff7584 	.word	0x1fff7584

0800c2d0 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800c2d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2d2:	b0b1      	sub	sp, #196	@ 0xc4
 800c2d4:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c2d6:	2392      	movs	r3, #146	@ 0x92
 800c2d8:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 800c2dc:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800c2e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  char BdAddress[20];
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr=0;  
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800c2ea:	4b86      	ldr	r3, [pc, #536]	@ (800c504 <APP_BLE_Init+0x234>)
 800c2ec:	463c      	mov	r4, r7
 800c2ee:	461d      	mov	r5, r3
 800c2f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c2f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c2f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c2f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c2f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c2fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c2fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c300:	c403      	stmia	r4!, {r0, r1}
 800c302:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800c304:	f000 fe80 	bl	800d008 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800c308:	2101      	movs	r1, #1
 800c30a:	2002      	movs	r0, #2
 800c30c:	f001 fe7e 	bl	800e00c <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800c310:	4a7d      	ldr	r2, [pc, #500]	@ (800c508 <APP_BLE_Init+0x238>)
 800c312:	2100      	movs	r1, #0
 800c314:	2004      	movs	r0, #4
 800c316:	f001 ffa5 	bl	800e264 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800c31a:	463b      	mov	r3, r7
 800c31c:	4618      	mov	r0, r3
 800c31e:	f7fe fc55 	bl	800abcc <SHCI_C2_BLE_Init>
 800c322:	4603      	mov	r3, r0
 800c324:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  if (status != SHCI_Success)
 800c328:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d008      	beq.n	800c342 <APP_BLE_Init+0x72>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800c330:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800c334:	4619      	mov	r1, r3
 800c336:	4875      	ldr	r0, [pc, #468]	@ (800c50c <APP_BLE_Init+0x23c>)
 800c338:	f002 f974 	bl	800e624 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800c33c:	f7f6 fd76 	bl	8002e2c <Error_Handler>
 800c340:	e002      	b.n	800c348 <APP_BLE_Init+0x78>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 800c342:	4873      	ldr	r0, [pc, #460]	@ (800c510 <APP_BLE_Init+0x240>)
 800c344:	f002 f96e 	bl	800e624 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800c348:	f000 fe74 	bl	800d034 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800c34c:	f7fe fb98 	bl	800aa80 <SVCCTL_Init>


  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800c350:	4b70      	ldr	r3, [pc, #448]	@ (800c514 <APP_BLE_Init+0x244>)
 800c352:	2200      	movs	r2, #0
 800c354:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800c358:	4b6e      	ldr	r3, [pc, #440]	@ (800c514 <APP_BLE_Init+0x244>)
 800c35a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c35e:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800c360:	4a6d      	ldr	r2, [pc, #436]	@ (800c518 <APP_BLE_Init+0x248>)
 800c362:	2100      	movs	r1, #0
 800c364:	2001      	movs	r0, #1
 800c366:	f001 ff7d 	bl	800e264 <UTIL_SEQ_RegTask>
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 800c36a:	4a6c      	ldr	r2, [pc, #432]	@ (800c51c <APP_BLE_Init+0x24c>)
 800c36c:	2100      	movs	r1, #0
 800c36e:	2002      	movs	r0, #2
 800c370:	f001 ff78 	bl	800e264 <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800c374:	2006      	movs	r0, #6
 800c376:	f7fe f8d9 	bl	800a52c <aci_hal_set_radio_activity_mask>
 800c37a:	4603      	mov	r3, r0
 800c37c:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (ret != BLE_STATUS_SUCCESS)
 800c380:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800c384:	2b00      	cmp	r3, #0
 800c386:	d006      	beq.n	800c396 <APP_BLE_Init+0xc6>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800c388:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800c38c:	4619      	mov	r1, r3
 800c38e:	4864      	ldr	r0, [pc, #400]	@ (800c520 <APP_BLE_Init+0x250>)
 800c390:	f002 f948 	bl	800e624 <iprintf>
 800c394:	e002      	b.n	800c39c <APP_BLE_Init+0xcc>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800c396:	4863      	ldr	r0, [pc, #396]	@ (800c524 <APP_BLE_Init+0x254>)
 800c398:	f002 f944 	bl	800e624 <iprintf>
  }
#endif /* RADIO_ACTIVITY_EVENT != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  index_con_int = 0;
 800c39c:	4b62      	ldr	r3, [pc, #392]	@ (800c528 <APP_BLE_Init+0x258>)
 800c39e:	2200      	movs	r2, #0
 800c3a0:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 800c3a2:	4b62      	ldr	r3, [pc, #392]	@ (800c52c <APP_BLE_Init+0x25c>)
 800c3a4:	2201      	movs	r2, #1
 800c3a6:	701a      	strb	r2, [r3, #0]
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 800c3a8:	f001 fa74 	bl	800d894 <P2PS_APP_Init>

  /* USER CODE BEGIN APP_BLE_Init_3 */
  Add_EEG_Stream_Notify_Service();
 800c3ac:	f000 f8da 	bl	800c564 <Add_EEG_Stream_Notify_Service>
  Add_Event_Notify_Service();
 800c3b0:	f000 f9c6 	bl	800c740 <Add_Event_Notify_Service>
  Add_Motion_Notify_Service();
 800c3b4:	f000 fa5c 	bl	800c870 <Add_Motion_Notify_Service>
   */
  //HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 800c3b8:	4b5d      	ldr	r3, [pc, #372]	@ (800c530 <APP_BLE_Init+0x260>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	495d      	ldr	r1, [pc, #372]	@ (800c534 <APP_BLE_Init+0x264>)
 800c3be:	2000      	movs	r0, #0
 800c3c0:	f7f5 fdda 	bl	8001f78 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800c3c4:	4b53      	ldr	r3, [pc, #332]	@ (800c514 <APP_BLE_Init+0x244>)
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800c3ca:	4b52      	ldr	r3, [pc, #328]	@ (800c514 <APP_BLE_Init+0x244>)
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800c3d0:	4b59      	ldr	r3, [pc, #356]	@ (800c538 <APP_BLE_Init+0x268>)
 800c3d2:	2280      	movs	r2, #128	@ 0x80
 800c3d4:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800c3d6:	4b59      	ldr	r3, [pc, #356]	@ (800c53c <APP_BLE_Init+0x26c>)
 800c3d8:	22a0      	movs	r2, #160	@ 0xa0
 800c3da:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800c3dc:	2001      	movs	r0, #1
 800c3de:	f000 ffd9 	bl	800d394 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */
   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 800c3e2:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800c3e6:	f7fe fc35 	bl	800ac54 <SHCI_GetWirelessFwInfo>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d15a      	bne.n	800c4a6 <APP_BLE_Init+0x1d6>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 800c3f0:	f001 f86e 	bl	800d4d0 <BleGetBdAddress>
 800c3f4:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800c3f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3fc:	3305      	adds	r3, #5
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	461d      	mov	r5, r3
 800c402:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c406:	3304      	adds	r3, #4
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	461e      	mov	r6, r3
 800c40c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c410:	3303      	adds	r3, #3
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	461a      	mov	r2, r3
 800c416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c41a:	3302      	adds	r3, #2
 800c41c:	781b      	ldrb	r3, [r3, #0]
 800c41e:	4619      	mov	r1, r3
 800c420:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c424:	3301      	adds	r3, #1
 800c426:	781b      	ldrb	r3, [r3, #0]
 800c428:	461c      	mov	r4, r3
 800c42a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800c434:	9303      	str	r3, [sp, #12]
 800c436:	9402      	str	r4, [sp, #8]
 800c438:	9101      	str	r1, [sp, #4]
 800c43a:	9200      	str	r2, [sp, #0]
 800c43c:	4633      	mov	r3, r6
 800c43e:	462a      	mov	r2, r5
 800c440:	493f      	ldr	r1, [pc, #252]	@ (800c540 <APP_BLE_Init+0x270>)
 800c442:	f002 f967 	bl	800e714 <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 800c446:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	461a      	mov	r2, r3
 800c44e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c452:	785b      	ldrb	r3, [r3, #1]
 800c454:	4619      	mov	r1, r3
 800c456:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c45a:	789b      	ldrb	r3, [r3, #2]
 800c45c:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	460b      	mov	r3, r1
 800c464:	4937      	ldr	r1, [pc, #220]	@ (800c544 <APP_BLE_Init+0x274>)
 800c466:	f002 f955 	bl	800e714 <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 800c46a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c46e:	78db      	ldrb	r3, [r3, #3]
 800c470:	461a      	mov	r2, r3
 800c472:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c476:	791b      	ldrb	r3, [r3, #4]
 800c478:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 800c47c:	4932      	ldr	r1, [pc, #200]	@ (800c548 <APP_BLE_Init+0x278>)
 800c47e:	f002 f949 	bl	800e714 <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 800c482:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c486:	7a9b      	ldrb	r3, [r3, #10]
 800c488:	461a      	mov	r2, r3
 800c48a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c48e:	7adb      	ldrb	r3, [r3, #11]
 800c490:	4619      	mov	r1, r3
 800c492:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c496:	7b1b      	ldrb	r3, [r3, #12]
 800c498:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 800c49c:	9300      	str	r3, [sp, #0]
 800c49e:	460b      	mov	r3, r1
 800c4a0:	492a      	ldr	r1, [pc, #168]	@ (800c54c <APP_BLE_Init+0x27c>)
 800c4a2:	f002 f937 	bl	800e714 <siprintf>
     
   }
   HAL_Delay(4000);
 800c4a6:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800c4aa:	f7f4 fff3 	bl	8001494 <HAL_Delay>
   /* Displays Application */
   
   sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800c4ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4b2:	3305      	adds	r3, #5
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	461d      	mov	r5, r3
 800c4b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4bc:	3304      	adds	r3, #4
 800c4be:	781b      	ldrb	r3, [r3, #0]
 800c4c0:	461e      	mov	r6, r3
 800c4c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4c6:	3303      	adds	r3, #3
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4d0:	3302      	adds	r3, #2
 800c4d2:	781b      	ldrb	r3, [r3, #0]
 800c4d4:	4619      	mov	r1, r3
 800c4d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4da:	3301      	adds	r3, #1
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	461c      	mov	r4, r3
 800c4e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4e4:	781b      	ldrb	r3, [r3, #0]
 800c4e6:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800c4ea:	9303      	str	r3, [sp, #12]
 800c4ec:	9402      	str	r4, [sp, #8]
 800c4ee:	9101      	str	r1, [sp, #4]
 800c4f0:	9200      	str	r2, [sp, #0]
 800c4f2:	4633      	mov	r3, r6
 800c4f4:	462a      	mov	r2, r5
 800c4f6:	4912      	ldr	r1, [pc, #72]	@ (800c540 <APP_BLE_Init+0x270>)
 800c4f8:	f002 f90c 	bl	800e714 <siprintf>

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800c4fc:	bf00      	nop
}
 800c4fe:	37b4      	adds	r7, #180	@ 0xb4
 800c500:	46bd      	mov	sp, r7
 800c502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c504:	0800fd5c 	.word	0x0800fd5c
 800c508:	0800ade9 	.word	0x0800ade9
 800c50c:	0800fc28 	.word	0x0800fc28
 800c510:	0800fc60 	.word	0x0800fc60
 800c514:	200004dc 	.word	0x200004dc
 800c518:	0800d559 	.word	0x0800d559
 800c51c:	0800d659 	.word	0x0800d659
 800c520:	0800fc88 	.word	0x0800fc88
 800c524:	0800fccc 	.word	0x0800fccc
 800c528:	20000578 	.word	0x20000578
 800c52c:	20000579 	.word	0x20000579
 800c530:	0800d5b1 	.word	0x0800d5b1
 800c534:	20000562 	.word	0x20000562
 800c538:	20000570 	.word	0x20000570
 800c53c:	20000572 	.word	0x20000572
 800c540:	0800fd04 	.word	0x0800fd04
 800c544:	0800fd24 	.word	0x0800fd24
 800c548:	0800fd38 	.word	0x0800fd38
 800c54c:	0800fd4c 	.word	0x0800fd4c

0800c550 <Hermes_App_Init>:



void Hermes_App_Init(void){
 800c550:	b580      	push	{r7, lr}
 800c552:	af00      	add	r7, sp, #0

	  SVCCTL_RegisterSvcHandler(Hermes_Event_Handler);
 800c554:	4802      	ldr	r0, [pc, #8]	@ (800c560 <Hermes_App_Init+0x10>)
 800c556:	f7fe facb 	bl	800aaf0 <SVCCTL_RegisterSvcHandler>

}
 800c55a:	bf00      	nop
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	0800d739 	.word	0x0800d739

0800c564 <Add_EEG_Stream_Notify_Service>:



static tBleStatus Add_EEG_Stream_Notify_Service(void)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b094      	sub	sp, #80	@ 0x50
 800c568:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c56a:	2300      	movs	r3, #0
 800c56c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t eeg_service_uuid[16];
    uint8_t eeg_stream_char_uuid[16];
    uint8_t eeg_config_char_uuid[16];

    // Add service
    COPY_EEG_SERVICE_UUID(eeg_service_uuid);
 800c570:	231b      	movs	r3, #27
 800c572:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800c576:	23c5      	movs	r3, #197	@ 0xc5
 800c578:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800c57c:	23d5      	movs	r3, #213	@ 0xd5
 800c57e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c582:	23a5      	movs	r3, #165	@ 0xa5
 800c584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c588:	2302      	movs	r3, #2
 800c58a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800c58e:	2300      	movs	r3, #0
 800c590:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c594:	2351      	movs	r3, #81	@ 0x51
 800c596:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c59a:	23a1      	movs	r3, #161	@ 0xa1
 800c59c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5a0:	23e5      	movs	r3, #229	@ 0xe5
 800c5a2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800c5a6:	2311      	movs	r3, #17
 800c5a8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800c5ac:	2367      	movs	r3, #103	@ 0x67
 800c5ae:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c5b2:	2349      	movs	r3, #73	@ 0x49
 800c5b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c5b8:	23e0      	movs	r3, #224	@ 0xe0
 800c5ba:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800c5be:	2380      	movs	r3, #128	@ 0x80
 800c5c0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800c5c4:	23a4      	movs	r3, #164	@ 0xa4
 800c5c6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c5ca:	239f      	movs	r3, #159	@ 0x9f
 800c5cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c5d0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800c5d4:	4b54      	ldr	r3, [pc, #336]	@ (800c728 <Add_EEG_Stream_Notify_Service+0x1c4>)
 800c5d6:	9300      	str	r3, [sp, #0]
 800c5d8:	2308      	movs	r3, #8
 800c5da:	2201      	movs	r2, #1
 800c5dc:	2002      	movs	r0, #2
 800c5de:	f7fd fbdd 	bl	8009d9c <aci_gatt_add_service>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                              (Service_UUID_t *) eeg_service_uuid,
                              PRIMARY_SERVICE,
							  2 + 3 + 3, /* 2 for service + 3 + 3 for 2 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c5e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d008      	beq.n	800c602 <Add_EEG_Stream_Notify_Service+0x9e>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c5f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5f4:	4619      	mov	r1, r3
 800c5f6:	484d      	ldr	r0, [pc, #308]	@ (800c72c <Add_EEG_Stream_Notify_Service+0x1c8>)
 800c5f8:	f002 f814 	bl	800e624 <iprintf>
        return ret;
 800c5fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c600:	e08e      	b.n	800c720 <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    // Add characteristic
    COPY_EEG_DATA_UUID(eeg_stream_char_uuid);
 800c602:	231b      	movs	r3, #27
 800c604:	753b      	strb	r3, [r7, #20]
 800c606:	23c5      	movs	r3, #197	@ 0xc5
 800c608:	757b      	strb	r3, [r7, #21]
 800c60a:	23d5      	movs	r3, #213	@ 0xd5
 800c60c:	75bb      	strb	r3, [r7, #22]
 800c60e:	23a5      	movs	r3, #165	@ 0xa5
 800c610:	75fb      	strb	r3, [r7, #23]
 800c612:	2302      	movs	r3, #2
 800c614:	763b      	strb	r3, [r7, #24]
 800c616:	2300      	movs	r3, #0
 800c618:	767b      	strb	r3, [r7, #25]
 800c61a:	2351      	movs	r3, #81	@ 0x51
 800c61c:	76bb      	strb	r3, [r7, #26]
 800c61e:	23a1      	movs	r3, #161	@ 0xa1
 800c620:	76fb      	strb	r3, [r7, #27]
 800c622:	23e5      	movs	r3, #229	@ 0xe5
 800c624:	773b      	strb	r3, [r7, #28]
 800c626:	2311      	movs	r3, #17
 800c628:	777b      	strb	r3, [r7, #29]
 800c62a:	2367      	movs	r3, #103	@ 0x67
 800c62c:	77bb      	strb	r3, [r7, #30]
 800c62e:	2349      	movs	r3, #73	@ 0x49
 800c630:	77fb      	strb	r3, [r7, #31]
 800c632:	23e1      	movs	r3, #225	@ 0xe1
 800c634:	f887 3020 	strb.w	r3, [r7, #32]
 800c638:	2380      	movs	r3, #128	@ 0x80
 800c63a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800c63e:	23a4      	movs	r3, #164	@ 0xa4
 800c640:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c644:	239f      	movs	r3, #159	@ 0x9f
 800c646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800c64a:	4b39      	ldr	r3, [pc, #228]	@ (800c730 <Add_EEG_Stream_Notify_Service+0x1cc>)
 800c64c:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800c650:	f107 0214 	add.w	r2, r7, #20
 800c654:	4b37      	ldr	r3, [pc, #220]	@ (800c734 <Add_EEG_Stream_Notify_Service+0x1d0>)
 800c656:	9305      	str	r3, [sp, #20]
 800c658:	2301      	movs	r3, #1
 800c65a:	9304      	str	r3, [sp, #16]
 800c65c:	230a      	movs	r3, #10
 800c65e:	9303      	str	r3, [sp, #12]
 800c660:	2301      	movs	r3, #1
 800c662:	9302      	str	r3, [sp, #8]
 800c664:	2300      	movs	r3, #0
 800c666:	9301      	str	r3, [sp, #4]
 800c668:	2310      	movs	r3, #16
 800c66a:	9300      	str	r3, [sp, #0]
 800c66c:	23f1      	movs	r3, #241	@ 0xf1
 800c66e:	2102      	movs	r1, #2
 800c670:	f7fd fc6a 	bl	8009f48 <aci_gatt_add_char>
 800c674:	4603      	mov	r3, r0
 800c676:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.eeg_data_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c67a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d008      	beq.n	800c694 <Add_EEG_Stream_Notify_Service+0x130>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c682:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c686:	4619      	mov	r1, r3
 800c688:	482b      	ldr	r0, [pc, #172]	@ (800c738 <Add_EEG_Stream_Notify_Service+0x1d4>)
 800c68a:	f001 ffcb 	bl	800e624 <iprintf>
        return ret;
 800c68e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c692:	e045      	b.n	800c720 <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    // Add characteristic
    COPY_EEG_CONFIG_UUID(eeg_config_char_uuid);
 800c694:	231b      	movs	r3, #27
 800c696:	713b      	strb	r3, [r7, #4]
 800c698:	23c5      	movs	r3, #197	@ 0xc5
 800c69a:	717b      	strb	r3, [r7, #5]
 800c69c:	23d5      	movs	r3, #213	@ 0xd5
 800c69e:	71bb      	strb	r3, [r7, #6]
 800c6a0:	23a5      	movs	r3, #165	@ 0xa5
 800c6a2:	71fb      	strb	r3, [r7, #7]
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	723b      	strb	r3, [r7, #8]
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	727b      	strb	r3, [r7, #9]
 800c6ac:	2351      	movs	r3, #81	@ 0x51
 800c6ae:	72bb      	strb	r3, [r7, #10]
 800c6b0:	23a1      	movs	r3, #161	@ 0xa1
 800c6b2:	72fb      	strb	r3, [r7, #11]
 800c6b4:	23e5      	movs	r3, #229	@ 0xe5
 800c6b6:	733b      	strb	r3, [r7, #12]
 800c6b8:	2311      	movs	r3, #17
 800c6ba:	737b      	strb	r3, [r7, #13]
 800c6bc:	2367      	movs	r3, #103	@ 0x67
 800c6be:	73bb      	strb	r3, [r7, #14]
 800c6c0:	2349      	movs	r3, #73	@ 0x49
 800c6c2:	73fb      	strb	r3, [r7, #15]
 800c6c4:	23e2      	movs	r3, #226	@ 0xe2
 800c6c6:	743b      	strb	r3, [r7, #16]
 800c6c8:	2380      	movs	r3, #128	@ 0x80
 800c6ca:	747b      	strb	r3, [r7, #17]
 800c6cc:	23a4      	movs	r3, #164	@ 0xa4
 800c6ce:	74bb      	strb	r3, [r7, #18]
 800c6d0:	239f      	movs	r3, #159	@ 0x9f
 800c6d2:	74fb      	strb	r3, [r7, #19]
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800c6d4:	4b16      	ldr	r3, [pc, #88]	@ (800c730 <Add_EEG_Stream_Notify_Service+0x1cc>)
 800c6d6:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800c6da:	1d3a      	adds	r2, r7, #4
 800c6dc:	4b17      	ldr	r3, [pc, #92]	@ (800c73c <Add_EEG_Stream_Notify_Service+0x1d8>)
 800c6de:	9305      	str	r3, [sp, #20]
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	9304      	str	r3, [sp, #16]
 800c6e4:	230a      	movs	r3, #10
 800c6e6:	9303      	str	r3, [sp, #12]
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	9302      	str	r3, [sp, #8]
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	9301      	str	r3, [sp, #4]
 800c6f0:	2306      	movs	r3, #6
 800c6f2:	9300      	str	r3, [sp, #0]
 800c6f4:	2303      	movs	r3, #3
 800c6f6:	2102      	movs	r1, #2
 800c6f8:	f7fd fc26 	bl	8009f48 <aci_gatt_add_char>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.eeg_config_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c702:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c706:	2b00      	cmp	r3, #0
 800c708:	d008      	beq.n	800c71c <Add_EEG_Stream_Notify_Service+0x1b8>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c70a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c70e:	4619      	mov	r1, r3
 800c710:	4809      	ldr	r0, [pc, #36]	@ (800c738 <Add_EEG_Stream_Notify_Service+0x1d4>)
 800c712:	f001 ff87 	bl	800e624 <iprintf>
        return ret;
 800c716:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c71a:	e001      	b.n	800c720 <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    return ret;
 800c71c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800c720:	4618      	mov	r0, r3
 800c722:	3738      	adds	r7, #56	@ 0x38
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}
 800c728:	2000055a 	.word	0x2000055a
 800c72c:	0800fd98 	.word	0x0800fd98
 800c730:	200004dc 	.word	0x200004dc
 800c734:	20000564 	.word	0x20000564
 800c738:	0800fdc4 	.word	0x0800fdc4
 800c73c:	2000056e 	.word	0x2000056e

0800c740 <Add_Event_Notify_Service>:



static tBleStatus Add_Event_Notify_Service(void)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b090      	sub	sp, #64	@ 0x40
 800c744:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c746:	2300      	movs	r3, #0
 800c748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t event_service_uuid[16];
    uint8_t event_char_uuid[16];

    // Add service
    COPY_EVENT_SERVICE_UUID(event_service_uuid);
 800c74c:	231b      	movs	r3, #27
 800c74e:	753b      	strb	r3, [r7, #20]
 800c750:	23c5      	movs	r3, #197	@ 0xc5
 800c752:	757b      	strb	r3, [r7, #21]
 800c754:	23d5      	movs	r3, #213	@ 0xd5
 800c756:	75bb      	strb	r3, [r7, #22]
 800c758:	23a5      	movs	r3, #165	@ 0xa5
 800c75a:	75fb      	strb	r3, [r7, #23]
 800c75c:	2302      	movs	r3, #2
 800c75e:	763b      	strb	r3, [r7, #24]
 800c760:	2300      	movs	r3, #0
 800c762:	767b      	strb	r3, [r7, #25]
 800c764:	2351      	movs	r3, #81	@ 0x51
 800c766:	76bb      	strb	r3, [r7, #26]
 800c768:	23a1      	movs	r3, #161	@ 0xa1
 800c76a:	76fb      	strb	r3, [r7, #27]
 800c76c:	23e5      	movs	r3, #229	@ 0xe5
 800c76e:	773b      	strb	r3, [r7, #28]
 800c770:	2311      	movs	r3, #17
 800c772:	777b      	strb	r3, [r7, #29]
 800c774:	2367      	movs	r3, #103	@ 0x67
 800c776:	77bb      	strb	r3, [r7, #30]
 800c778:	2349      	movs	r3, #73	@ 0x49
 800c77a:	77fb      	strb	r3, [r7, #31]
 800c77c:	2300      	movs	r3, #0
 800c77e:	f887 3020 	strb.w	r3, [r7, #32]
 800c782:	2383      	movs	r3, #131	@ 0x83
 800c784:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800c788:	23a4      	movs	r3, #164	@ 0xa4
 800c78a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c78e:	239f      	movs	r3, #159	@ 0x9f
 800c790:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c794:	f107 0114 	add.w	r1, r7, #20
 800c798:	4b30      	ldr	r3, [pc, #192]	@ (800c85c <Add_Event_Notify_Service+0x11c>)
 800c79a:	9300      	str	r3, [sp, #0]
 800c79c:	2305      	movs	r3, #5
 800c79e:	2201      	movs	r2, #1
 800c7a0:	2002      	movs	r0, #2
 800c7a2:	f7fd fafb 	bl	8009d9c <aci_gatt_add_service>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                              (Service_UUID_t *) event_service_uuid,
                              PRIMARY_SERVICE,
                              2 + 3, /* 2 for service + 3 for 1 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.event_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c7ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d008      	beq.n	800c7c6 <Add_Event_Notify_Service+0x86>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c7b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	4829      	ldr	r0, [pc, #164]	@ (800c860 <Add_Event_Notify_Service+0x120>)
 800c7bc:	f001 ff32 	bl	800e624 <iprintf>
        return ret;
 800c7c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7c4:	e045      	b.n	800c852 <Add_Event_Notify_Service+0x112>
    }

    // Add characteristic
    COPY_EVENT_UUID(event_char_uuid);
 800c7c6:	231b      	movs	r3, #27
 800c7c8:	713b      	strb	r3, [r7, #4]
 800c7ca:	23c5      	movs	r3, #197	@ 0xc5
 800c7cc:	717b      	strb	r3, [r7, #5]
 800c7ce:	23d5      	movs	r3, #213	@ 0xd5
 800c7d0:	71bb      	strb	r3, [r7, #6]
 800c7d2:	23a5      	movs	r3, #165	@ 0xa5
 800c7d4:	71fb      	strb	r3, [r7, #7]
 800c7d6:	2302      	movs	r3, #2
 800c7d8:	723b      	strb	r3, [r7, #8]
 800c7da:	2300      	movs	r3, #0
 800c7dc:	727b      	strb	r3, [r7, #9]
 800c7de:	2351      	movs	r3, #81	@ 0x51
 800c7e0:	72bb      	strb	r3, [r7, #10]
 800c7e2:	23a1      	movs	r3, #161	@ 0xa1
 800c7e4:	72fb      	strb	r3, [r7, #11]
 800c7e6:	23e5      	movs	r3, #229	@ 0xe5
 800c7e8:	733b      	strb	r3, [r7, #12]
 800c7ea:	2311      	movs	r3, #17
 800c7ec:	737b      	strb	r3, [r7, #13]
 800c7ee:	2367      	movs	r3, #103	@ 0x67
 800c7f0:	73bb      	strb	r3, [r7, #14]
 800c7f2:	2349      	movs	r3, #73	@ 0x49
 800c7f4:	73fb      	strb	r3, [r7, #15]
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	743b      	strb	r3, [r7, #16]
 800c7fa:	2383      	movs	r3, #131	@ 0x83
 800c7fc:	747b      	strb	r3, [r7, #17]
 800c7fe:	23a4      	movs	r3, #164	@ 0xa4
 800c800:	74bb      	strb	r3, [r7, #18]
 800c802:	239f      	movs	r3, #159	@ 0x9f
 800c804:	74fb      	strb	r3, [r7, #19]
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.event_service_handle,
 800c806:	4b17      	ldr	r3, [pc, #92]	@ (800c864 <Add_Event_Notify_Service+0x124>)
 800c808:	f8b3 0080 	ldrh.w	r0, [r3, #128]	@ 0x80
 800c80c:	1d3a      	adds	r2, r7, #4
 800c80e:	4b16      	ldr	r3, [pc, #88]	@ (800c868 <Add_Event_Notify_Service+0x128>)
 800c810:	9305      	str	r3, [sp, #20]
 800c812:	2301      	movs	r3, #1
 800c814:	9304      	str	r3, [sp, #16]
 800c816:	230a      	movs	r3, #10
 800c818:	9303      	str	r3, [sp, #12]
 800c81a:	2301      	movs	r3, #1
 800c81c:	9302      	str	r3, [sp, #8]
 800c81e:	2300      	movs	r3, #0
 800c820:	9301      	str	r3, [sp, #4]
 800c822:	2310      	movs	r3, #16
 800c824:	9300      	str	r3, [sp, #0]
 800c826:	2304      	movs	r3, #4
 800c828:	2102      	movs	r1, #2
 800c82a:	f7fd fb8d 	bl	8009f48 <aci_gatt_add_char>
 800c82e:	4603      	mov	r3, r0
 800c830:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.event_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c834:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d008      	beq.n	800c84e <Add_Event_Notify_Service+0x10e>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c83c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c840:	4619      	mov	r1, r3
 800c842:	480a      	ldr	r0, [pc, #40]	@ (800c86c <Add_Event_Notify_Service+0x12c>)
 800c844:	f001 feee 	bl	800e624 <iprintf>
        return ret;
 800c848:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c84c:	e001      	b.n	800c852 <Add_Event_Notify_Service+0x112>
    }


    return ret;
 800c84e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c852:	4618      	mov	r0, r3
 800c854:	3728      	adds	r7, #40	@ 0x28
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}
 800c85a:	bf00      	nop
 800c85c:	2000055c 	.word	0x2000055c
 800c860:	0800fd98 	.word	0x0800fd98
 800c864:	200004dc 	.word	0x200004dc
 800c868:	20000566 	.word	0x20000566
 800c86c:	0800fdc4 	.word	0x0800fdc4

0800c870 <Add_Motion_Notify_Service>:



static tBleStatus Add_Motion_Notify_Service(void)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b098      	sub	sp, #96	@ 0x60
 800c874:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c876:	2300      	movs	r3, #0
 800c878:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t accel_char_uuid[16];
    uint8_t gyro_char_uuid[16];
    uint8_t compass_char_uuid[16];

    // Add service
    COPY_MOTION_SERVICE_UUID(motion_service_uuid);
 800c87c:	231b      	movs	r3, #27
 800c87e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800c882:	23c5      	movs	r3, #197	@ 0xc5
 800c884:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800c888:	23d5      	movs	r3, #213	@ 0xd5
 800c88a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800c88e:	23a5      	movs	r3, #165	@ 0xa5
 800c890:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c894:	2302      	movs	r3, #2
 800c896:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800c89a:	2300      	movs	r3, #0
 800c89c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 800c8a0:	2351      	movs	r3, #81	@ 0x51
 800c8a2:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800c8a6:	23a1      	movs	r3, #161	@ 0xa1
 800c8a8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800c8ac:	23e5      	movs	r3, #229	@ 0xe5
 800c8ae:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800c8b2:	2311      	movs	r3, #17
 800c8b4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 800c8b8:	2367      	movs	r3, #103	@ 0x67
 800c8ba:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c8be:	2349      	movs	r3, #73	@ 0x49
 800c8c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
 800c8ca:	2382      	movs	r3, #130	@ 0x82
 800c8cc:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800c8d0:	23a4      	movs	r3, #164	@ 0xa4
 800c8d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c8d6:	239f      	movs	r3, #159	@ 0x9f
 800c8d8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c8dc:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800c8e0:	4b38      	ldr	r3, [pc, #224]	@ (800c9c4 <Add_Motion_Notify_Service+0x154>)
 800c8e2:	9300      	str	r3, [sp, #0]
 800c8e4:	2305      	movs	r3, #5
 800c8e6:	2201      	movs	r2, #1
 800c8e8:	2002      	movs	r0, #2
 800c8ea:	f7fd fa57 	bl	8009d9c <aci_gatt_add_service>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                              (Service_UUID_t *) motion_service_uuid,
                              PRIMARY_SERVICE,
                              2 + 3, /* 2 for service + 6 for 1 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c8f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d008      	beq.n	800c90e <Add_Motion_Notify_Service+0x9e>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c8fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c900:	4619      	mov	r1, r3
 800c902:	4831      	ldr	r0, [pc, #196]	@ (800c9c8 <Add_Motion_Notify_Service+0x158>)
 800c904:	f001 fe8e 	bl	800e624 <iprintf>
        return ret;
 800c908:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c90c:	e056      	b.n	800c9bc <Add_Motion_Notify_Service+0x14c>
    }

    // Add characteristic
    COPY_ACCEL_UUID(accel_char_uuid);
 800c90e:	231b      	movs	r3, #27
 800c910:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800c914:	23c5      	movs	r3, #197	@ 0xc5
 800c916:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800c91a:	23d5      	movs	r3, #213	@ 0xd5
 800c91c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c920:	23a5      	movs	r3, #165	@ 0xa5
 800c922:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c926:	2302      	movs	r3, #2
 800c928:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800c92c:	2300      	movs	r3, #0
 800c92e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c932:	2351      	movs	r3, #81	@ 0x51
 800c934:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c938:	23a1      	movs	r3, #161	@ 0xa1
 800c93a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c93e:	23e5      	movs	r3, #229	@ 0xe5
 800c940:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800c944:	2311      	movs	r3, #17
 800c946:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800c94a:	2367      	movs	r3, #103	@ 0x67
 800c94c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c950:	2349      	movs	r3, #73	@ 0x49
 800c952:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c956:	2301      	movs	r3, #1
 800c958:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800c95c:	2382      	movs	r3, #130	@ 0x82
 800c95e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800c962:	23a4      	movs	r3, #164	@ 0xa4
 800c964:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c968:	239f      	movs	r3, #159	@ 0x9f
 800c96a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle,
 800c96e:	4b17      	ldr	r3, [pc, #92]	@ (800c9cc <Add_Motion_Notify_Service+0x15c>)
 800c970:	f8b3 0082 	ldrh.w	r0, [r3, #130]	@ 0x82
 800c974:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c978:	4b15      	ldr	r3, [pc, #84]	@ (800c9d0 <Add_Motion_Notify_Service+0x160>)
 800c97a:	9305      	str	r3, [sp, #20]
 800c97c:	2300      	movs	r3, #0
 800c97e:	9304      	str	r3, [sp, #16]
 800c980:	230a      	movs	r3, #10
 800c982:	9303      	str	r3, [sp, #12]
 800c984:	2301      	movs	r3, #1
 800c986:	9302      	str	r3, [sp, #8]
 800c988:	2300      	movs	r3, #0
 800c98a:	9301      	str	r3, [sp, #4]
 800c98c:	2310      	movs	r3, #16
 800c98e:	9300      	str	r3, [sp, #0]
 800c990:	2312      	movs	r3, #18
 800c992:	2102      	movs	r1, #2
 800c994:	f7fd fad8 	bl	8009f48 <aci_gatt_add_char>
 800c998:	4603      	mov	r3, r0
 800c99a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           0,
                           &(BleApplicationContext.accel_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c99e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d008      	beq.n	800c9b8 <Add_Motion_Notify_Service+0x148>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c9a6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	4809      	ldr	r0, [pc, #36]	@ (800c9d4 <Add_Motion_Notify_Service+0x164>)
 800c9ae:	f001 fe39 	bl	800e624 <iprintf>
        return ret;
 800c9b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c9b6:	e001      	b.n	800c9bc <Add_Motion_Notify_Service+0x14c>
    }

    */


    return ret;
 800c9b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c9bc:	4618      	mov	r0, r3
 800c9be:	3748      	adds	r7, #72	@ 0x48
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}
 800c9c4:	2000055e 	.word	0x2000055e
 800c9c8:	0800fd98 	.word	0x0800fd98
 800c9cc:	200004dc 	.word	0x200004dc
 800c9d0:	20000568 	.word	0x20000568
 800c9d4:	0800fdc4 	.word	0x0800fdc4

0800c9d8 <SVCCTL_App_Notification>:




SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800c9d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9da:	b097      	sub	sp, #92	@ 0x5c
 800c9dc:	af04      	add	r7, sp, #16
 800c9de:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800c9e0:	2392      	movs	r3, #146	@ 0x92
 800c9e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  /* USER CODE BEGIN SVCCTL_App_Notification */
    char BdAddress[20];
    const uint8_t *bdaddr; 
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	3301      	adds	r3, #1
 800c9ea:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (p_event_pckt->evt)
 800c9ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9ee:	781b      	ldrb	r3, [r3, #0]
 800c9f0:	2bff      	cmp	r3, #255	@ 0xff
 800c9f2:	f000 8187 	beq.w	800cd04 <SVCCTL_App_Notification+0x32c>
 800c9f6:	2bff      	cmp	r3, #255	@ 0xff
 800c9f8:	f300 8273 	bgt.w	800cee2 <SVCCTL_App_Notification+0x50a>
 800c9fc:	2b05      	cmp	r3, #5
 800c9fe:	d002      	beq.n	800ca06 <SVCCTL_App_Notification+0x2e>
 800ca00:	2b3e      	cmp	r3, #62	@ 0x3e
 800ca02:	d055      	beq.n	800cab0 <SVCCTL_App_Notification+0xd8>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800ca04:	e26d      	b.n	800cee2 <SVCCTL_App_Notification+0x50a>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800ca06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca08:	3302      	adds	r3, #2
 800ca0a:	623b      	str	r3, [r7, #32]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800ca0c:	6a3b      	ldr	r3, [r7, #32]
 800ca0e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ca12:	b29a      	uxth	r2, r3
 800ca14:	4baa      	ldr	r3, [pc, #680]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800ca16:	8adb      	ldrh	r3, [r3, #22]
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d117      	bne.n	800ca4c <SVCCTL_App_Notification+0x74>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800ca1c:	4ba8      	ldr	r3, [pc, #672]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800ca1e:	2200      	movs	r2, #0
 800ca20:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800ca22:	4ba7      	ldr	r3, [pc, #668]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800ca24:	2200      	movs	r2, #0
 800ca26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800ca2a:	48a6      	ldr	r0, [pc, #664]	@ (800ccc4 <SVCCTL_App_Notification+0x2ec>)
 800ca2c:	f001 fe6a 	bl	800e704 <puts>
                    p_disconnection_complete_event->Connection_Handle,
 800ca30:	6a3b      	ldr	r3, [r7, #32]
 800ca32:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ca36:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800ca38:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 800ca3a:	6a3b      	ldr	r3, [r7, #32]
 800ca3c:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800ca3e:	461a      	mov	r2, r3
 800ca40:	48a1      	ldr	r0, [pc, #644]	@ (800ccc8 <SVCCTL_App_Notification+0x2f0>)
 800ca42:	f001 fdef 	bl	800e624 <iprintf>
        mutex = 1;
 800ca46:	4ba1      	ldr	r3, [pc, #644]	@ (800cccc <SVCCTL_App_Notification+0x2f4>)
 800ca48:	2201      	movs	r2, #1
 800ca4a:	701a      	strb	r2, [r3, #0]
      Adv_Request(APP_BLE_FAST_ADV);
 800ca4c:	2001      	movs	r0, #1
 800ca4e:	f000 fca1 	bl	800d394 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 800ca52:	4b9f      	ldr	r3, [pc, #636]	@ (800ccd0 <SVCCTL_App_Notification+0x2f8>)
 800ca54:	2201      	movs	r2, #1
 800ca56:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800ca58:	4b99      	ldr	r3, [pc, #612]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800ca5a:	8ada      	ldrh	r2, [r3, #22]
 800ca5c:	4b9c      	ldr	r3, [pc, #624]	@ (800ccd0 <SVCCTL_App_Notification+0x2f8>)
 800ca5e:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 800ca60:	489b      	ldr	r0, [pc, #620]	@ (800ccd0 <SVCCTL_App_Notification+0x2f8>)
 800ca62:	f000 feff 	bl	800d864 <P2PS_APP_Notification>
      bdaddr= BleGetBdAddress();
 800ca66:	f000 fd33 	bl	800d4d0 <BleGetBdAddress>
 800ca6a:	6278      	str	r0, [r7, #36]	@ 0x24
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 800ca6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca6e:	3305      	adds	r3, #5
 800ca70:	781b      	ldrb	r3, [r3, #0]
 800ca72:	461d      	mov	r5, r3
 800ca74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca76:	3304      	adds	r3, #4
 800ca78:	781b      	ldrb	r3, [r3, #0]
 800ca7a:	461e      	mov	r6, r3
 800ca7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca7e:	3303      	adds	r3, #3
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	461a      	mov	r2, r3
 800ca84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca86:	3302      	adds	r3, #2
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca8e:	3301      	adds	r3, #1
 800ca90:	781b      	ldrb	r3, [r3, #0]
 800ca92:	461c      	mov	r4, r3
 800ca94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca96:	781b      	ldrb	r3, [r3, #0]
 800ca98:	f107 0008 	add.w	r0, r7, #8
 800ca9c:	9303      	str	r3, [sp, #12]
 800ca9e:	9402      	str	r4, [sp, #8]
 800caa0:	9101      	str	r1, [sp, #4]
 800caa2:	9200      	str	r2, [sp, #0]
 800caa4:	4633      	mov	r3, r6
 800caa6:	462a      	mov	r2, r5
 800caa8:	498a      	ldr	r1, [pc, #552]	@ (800ccd4 <SVCCTL_App_Notification+0x2fc>)
 800caaa:	f001 fe33 	bl	800e714 <siprintf>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800caae:	e21b      	b.n	800cee8 <SVCCTL_App_Notification+0x510>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800cab0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cab2:	3302      	adds	r3, #2
 800cab4:	637b      	str	r3, [r7, #52]	@ 0x34
      switch (p_meta_evt->subevent)
 800cab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	2b0c      	cmp	r3, #12
 800cabc:	d033      	beq.n	800cb26 <SVCCTL_App_Notification+0x14e>
 800cabe:	2b0c      	cmp	r3, #12
 800cac0:	f300 80fc 	bgt.w	800ccbc <SVCCTL_App_Notification+0x2e4>
 800cac4:	2b01      	cmp	r3, #1
 800cac6:	d06c      	beq.n	800cba2 <SVCCTL_App_Notification+0x1ca>
 800cac8:	2b03      	cmp	r3, #3
 800caca:	f040 80f7 	bne.w	800ccbc <SVCCTL_App_Notification+0x2e4>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 800cace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cad0:	3301      	adds	r3, #1
 800cad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800cad4:	4880      	ldr	r0, [pc, #512]	@ (800ccd8 <SVCCTL_App_Notification+0x300>)
 800cad6:	f001 fe15 	bl	800e704 <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 800cada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cadc:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800cae0:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cae2:	4618      	mov	r0, r3
 800cae4:	f7f3 fe20 	bl	8000728 <__aeabi_i2d>
 800cae8:	f04f 0200 	mov.w	r2, #0
 800caec:	4b7b      	ldr	r3, [pc, #492]	@ (800ccdc <SVCCTL_App_Notification+0x304>)
 800caee:	f7f3 fb9f 	bl	8000230 <__aeabi_dmul>
 800caf2:	4602      	mov	r2, r0
 800caf4:	460b      	mov	r3, r1
 800caf6:	4610      	mov	r0, r2
 800caf8:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 800cafa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cafc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800cb00:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cb02:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 800cb04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb06:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800cb0a:	b29b      	uxth	r3, r3
 800cb0c:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cb0e:	4613      	mov	r3, r2
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	4413      	add	r3, r2
 800cb14:	005b      	lsls	r3, r3, #1
 800cb16:	9301      	str	r3, [sp, #4]
 800cb18:	9400      	str	r4, [sp, #0]
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	4870      	ldr	r0, [pc, #448]	@ (800cce0 <SVCCTL_App_Notification+0x308>)
 800cb20:	f001 fd80 	bl	800e624 <iprintf>
          break;
 800cb24:	e0cb      	b.n	800ccbe <SVCCTL_App_Notification+0x2e6>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 800cb26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb28:	3301      	adds	r3, #1
 800cb2a:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 800cb2c:	486d      	ldr	r0, [pc, #436]	@ (800cce4 <SVCCTL_App_Notification+0x30c>)
 800cb2e:	f001 fd79 	bl	800e624 <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 800cb32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb34:	781b      	ldrb	r3, [r3, #0]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d103      	bne.n	800cb42 <SVCCTL_App_Notification+0x16a>
            APP_DBG_MSG("status ok \n");
 800cb3a:	486b      	ldr	r0, [pc, #428]	@ (800cce8 <SVCCTL_App_Notification+0x310>)
 800cb3c:	f001 fde2 	bl	800e704 <puts>
 800cb40:	e002      	b.n	800cb48 <SVCCTL_App_Notification+0x170>
            APP_DBG_MSG("status nok \n");
 800cb42:	486a      	ldr	r0, [pc, #424]	@ (800ccec <SVCCTL_App_Notification+0x314>)
 800cb44:	f001 fdde 	bl	800e704 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 800cb48:	4b5d      	ldr	r3, [pc, #372]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800cb4a:	8adb      	ldrh	r3, [r3, #22]
 800cb4c:	f107 021e 	add.w	r2, r7, #30
 800cb50:	f107 011f 	add.w	r1, r7, #31
 800cb54:	4618      	mov	r0, r3
 800cb56:	f7fd fd61 	bl	800a61c <hci_le_read_phy>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800cb60:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d003      	beq.n	800cb70 <SVCCTL_App_Notification+0x198>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 800cb68:	4861      	ldr	r0, [pc, #388]	@ (800ccf0 <SVCCTL_App_Notification+0x318>)
 800cb6a:	f001 fd5b 	bl	800e624 <iprintf>
          break;
 800cb6e:	e0a6      	b.n	800ccbe <SVCCTL_App_Notification+0x2e6>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 800cb70:	4860      	ldr	r0, [pc, #384]	@ (800ccf4 <SVCCTL_App_Notification+0x31c>)
 800cb72:	f001 fdc7 	bl	800e704 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 800cb76:	7ffb      	ldrb	r3, [r7, #31]
 800cb78:	2b02      	cmp	r3, #2
 800cb7a:	d10a      	bne.n	800cb92 <SVCCTL_App_Notification+0x1ba>
 800cb7c:	7fbb      	ldrb	r3, [r7, #30]
 800cb7e:	2b02      	cmp	r3, #2
 800cb80:	d107      	bne.n	800cb92 <SVCCTL_App_Notification+0x1ba>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 800cb82:	7ffb      	ldrb	r3, [r7, #31]
 800cb84:	4619      	mov	r1, r3
 800cb86:	7fbb      	ldrb	r3, [r7, #30]
 800cb88:	461a      	mov	r2, r3
 800cb8a:	485b      	ldr	r0, [pc, #364]	@ (800ccf8 <SVCCTL_App_Notification+0x320>)
 800cb8c:	f001 fd4a 	bl	800e624 <iprintf>
          break;
 800cb90:	e095      	b.n	800ccbe <SVCCTL_App_Notification+0x2e6>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 800cb92:	7ffb      	ldrb	r3, [r7, #31]
 800cb94:	4619      	mov	r1, r3
 800cb96:	7fbb      	ldrb	r3, [r7, #30]
 800cb98:	461a      	mov	r2, r3
 800cb9a:	4857      	ldr	r0, [pc, #348]	@ (800ccf8 <SVCCTL_App_Notification+0x320>)
 800cb9c:	f001 fd42 	bl	800e624 <iprintf>
          break;
 800cba0:	e08d      	b.n	800ccbe <SVCCTL_App_Notification+0x2e6>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800cba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cba4:	3301      	adds	r3, #1
 800cba6:	62bb      	str	r3, [r7, #40]	@ 0x28
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800cba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbaa:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cbae:	b29b      	uxth	r3, r3
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	4852      	ldr	r0, [pc, #328]	@ (800ccfc <SVCCTL_App_Notification+0x324>)
 800cbb4:	f001 fd36 	bl	800e624 <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 800cbb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbba:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cbbc:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 800cbbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbc0:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cbc2:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 800cbc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbc6:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cbc8:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 800cbca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbcc:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cbce:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 800cbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd2:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cbd4:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 800cbd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd8:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cbda:	9302      	str	r3, [sp, #8]
 800cbdc:	9101      	str	r1, [sp, #4]
 800cbde:	9200      	str	r2, [sp, #0]
 800cbe0:	462b      	mov	r3, r5
 800cbe2:	4622      	mov	r2, r4
 800cbe4:	4601      	mov	r1, r0
 800cbe6:	4846      	ldr	r0, [pc, #280]	@ (800cd00 <SVCCTL_App_Notification+0x328>)
 800cbe8:	f001 fd1c 	bl	800e624 <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 800cbec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbee:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 800cbf2:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f7f3 fd97 	bl	8000728 <__aeabi_i2d>
 800cbfa:	f04f 0200 	mov.w	r2, #0
 800cbfe:	4b37      	ldr	r3, [pc, #220]	@ (800ccdc <SVCCTL_App_Notification+0x304>)
 800cc00:	f7f3 fb16 	bl	8000230 <__aeabi_dmul>
 800cc04:	4602      	mov	r2, r0
 800cc06:	460b      	mov	r3, r1
 800cc08:	4610      	mov	r0, r2
 800cc0a:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 800cc0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc0e:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 800cc12:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cc14:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 800cc16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc18:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800cc1c:	b29b      	uxth	r3, r3
 800cc1e:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cc20:	4613      	mov	r3, r2
 800cc22:	009b      	lsls	r3, r3, #2
 800cc24:	4413      	add	r3, r2
 800cc26:	005b      	lsls	r3, r3, #1
 800cc28:	9301      	str	r3, [sp, #4]
 800cc2a:	9400      	str	r4, [sp, #0]
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	460b      	mov	r3, r1
 800cc30:	482b      	ldr	r0, [pc, #172]	@ (800cce0 <SVCCTL_App_Notification+0x308>)
 800cc32:	f001 fcf7 	bl	800e624 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800cc36:	4b22      	ldr	r3, [pc, #136]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800cc38:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cc3c:	2b04      	cmp	r3, #4
 800cc3e:	d104      	bne.n	800cc4a <SVCCTL_App_Notification+0x272>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800cc40:	4b1f      	ldr	r3, [pc, #124]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800cc42:	2206      	movs	r2, #6
 800cc44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 800cc48:	e003      	b.n	800cc52 <SVCCTL_App_Notification+0x27a>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800cc4a:	4b1d      	ldr	r3, [pc, #116]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800cc4c:	2205      	movs	r2, #5
 800cc4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800cc52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc54:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cc58:	b29a      	uxth	r2, r3
 800cc5a:	4b19      	ldr	r3, [pc, #100]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800cc5c:	82da      	strh	r2, [r3, #22]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 800cc5e:	4b1c      	ldr	r3, [pc, #112]	@ (800ccd0 <SVCCTL_App_Notification+0x2f8>)
 800cc60:	2200      	movs	r2, #0
 800cc62:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800cc64:	4b16      	ldr	r3, [pc, #88]	@ (800ccc0 <SVCCTL_App_Notification+0x2e8>)
 800cc66:	8ada      	ldrh	r2, [r3, #22]
 800cc68:	4b19      	ldr	r3, [pc, #100]	@ (800ccd0 <SVCCTL_App_Notification+0x2f8>)
 800cc6a:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 800cc6c:	4818      	ldr	r0, [pc, #96]	@ (800ccd0 <SVCCTL_App_Notification+0x2f8>)
 800cc6e:	f000 fdf9 	bl	800d864 <P2PS_APP_Notification>
          bdaddr= BleGetBdAddress();
 800cc72:	f000 fc2d 	bl	800d4d0 <BleGetBdAddress>
 800cc76:	6278      	str	r0, [r7, #36]	@ 0x24
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800cc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc7a:	3305      	adds	r3, #5
 800cc7c:	781b      	ldrb	r3, [r3, #0]
 800cc7e:	461d      	mov	r5, r3
 800cc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc82:	3304      	adds	r3, #4
 800cc84:	781b      	ldrb	r3, [r3, #0]
 800cc86:	461e      	mov	r6, r3
 800cc88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc8a:	3303      	adds	r3, #3
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	461a      	mov	r2, r3
 800cc90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc92:	3302      	adds	r3, #2
 800cc94:	781b      	ldrb	r3, [r3, #0]
 800cc96:	4619      	mov	r1, r3
 800cc98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc9a:	3301      	adds	r3, #1
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	461c      	mov	r4, r3
 800cca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca2:	781b      	ldrb	r3, [r3, #0]
 800cca4:	f107 0008 	add.w	r0, r7, #8
 800cca8:	9303      	str	r3, [sp, #12]
 800ccaa:	9402      	str	r4, [sp, #8]
 800ccac:	9101      	str	r1, [sp, #4]
 800ccae:	9200      	str	r2, [sp, #0]
 800ccb0:	4633      	mov	r3, r6
 800ccb2:	462a      	mov	r2, r5
 800ccb4:	4907      	ldr	r1, [pc, #28]	@ (800ccd4 <SVCCTL_App_Notification+0x2fc>)
 800ccb6:	f001 fd2d 	bl	800e714 <siprintf>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800ccba:	e000      	b.n	800ccbe <SVCCTL_App_Notification+0x2e6>
          break;
 800ccbc:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800ccbe:	e113      	b.n	800cee8 <SVCCTL_App_Notification+0x510>
 800ccc0:	200004dc 	.word	0x200004dc
 800ccc4:	0800fdf8 	.word	0x0800fdf8
 800ccc8:	0800fe24 	.word	0x0800fe24
 800cccc:	20000579 	.word	0x20000579
 800ccd0:	20000574 	.word	0x20000574
 800ccd4:	0800fd04 	.word	0x0800fd04
 800ccd8:	0800fe60 	.word	0x0800fe60
 800ccdc:	3ff40000 	.word	0x3ff40000
 800cce0:	0800fe94 	.word	0x0800fe94
 800cce4:	0800ff00 	.word	0x0800ff00
 800cce8:	0800ff30 	.word	0x0800ff30
 800ccec:	0800ff3c 	.word	0x0800ff3c
 800ccf0:	0800ff48 	.word	0x0800ff48
 800ccf4:	0800ff68 	.word	0x0800ff68
 800ccf8:	0800ff88 	.word	0x0800ff88
 800ccfc:	0800ffac 	.word	0x0800ffac
 800cd00:	0800fff4 	.word	0x0800fff4
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800cd04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd06:	3302      	adds	r3, #2
 800cd08:	63fb      	str	r3, [r7, #60]	@ 0x3c
      switch (p_blecore_evt->ecode)
 800cd0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd0c:	881b      	ldrh	r3, [r3, #0]
 800cd0e:	b29b      	uxth	r3, r3
 800cd10:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800cd14:	4293      	cmp	r3, r2
 800cd16:	f000 80da 	beq.w	800cece <SVCCTL_App_Notification+0x4f6>
 800cd1a:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	f300 80e1 	bgt.w	800cee6 <SVCCTL_App_Notification+0x50e>
 800cd24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd28:	f000 80c1 	beq.w	800ceae <SVCCTL_App_Notification+0x4d6>
 800cd2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd30:	f300 80d9 	bgt.w	800cee6 <SVCCTL_App_Notification+0x50e>
 800cd34:	2b04      	cmp	r3, #4
 800cd36:	f000 80c2 	beq.w	800cebe <SVCCTL_App_Notification+0x4e6>
 800cd3a:	2b04      	cmp	r3, #4
 800cd3c:	f2c0 80d3 	blt.w	800cee6 <SVCCTL_App_Notification+0x50e>
 800cd40:	f240 420a 	movw	r2, #1034	@ 0x40a
 800cd44:	4293      	cmp	r3, r2
 800cd46:	f300 80ce 	bgt.w	800cee6 <SVCCTL_App_Notification+0x50e>
 800cd4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd4e:	f2c0 80ca 	blt.w	800cee6 <SVCCTL_App_Notification+0x50e>
 800cd52:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800cd56:	2b0a      	cmp	r3, #10
 800cd58:	f200 80c5 	bhi.w	800cee6 <SVCCTL_App_Notification+0x50e>
 800cd5c:	a201      	add	r2, pc, #4	@ (adr r2, 800cd64 <SVCCTL_App_Notification+0x38c>)
 800cd5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd62:	bf00      	nop
 800cd64:	0800cd91 	.word	0x0800cd91
 800cd68:	0800ce79 	.word	0x0800ce79
 800cd6c:	0800cd99 	.word	0x0800cd99
 800cd70:	0800cdcf 	.word	0x0800cdcf
 800cd74:	0800cdd7 	.word	0x0800cdd7
 800cd78:	0800cddf 	.word	0x0800cddf
 800cd7c:	0800cee7 	.word	0x0800cee7
 800cd80:	0800ceb7 	.word	0x0800ceb7
 800cd84:	0800ce13 	.word	0x0800ce13
 800cd88:	0800ce23 	.word	0x0800ce23
 800cd8c:	0800ce1b 	.word	0x0800ce1b
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 800cd90:	4858      	ldr	r0, [pc, #352]	@ (800cef4 <SVCCTL_App_Notification+0x51c>)
 800cd92:	f001 fcb7 	bl	800e704 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 800cd96:	e0a3      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800cd98:	4857      	ldr	r0, [pc, #348]	@ (800cef8 <SVCCTL_App_Notification+0x520>)
 800cd9a:	f001 fcb3 	bl	800e704 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 800cd9e:	4b57      	ldr	r3, [pc, #348]	@ (800cefc <SVCCTL_App_Notification+0x524>)
 800cda0:	8adb      	ldrh	r3, [r3, #22]
 800cda2:	4957      	ldr	r1, [pc, #348]	@ (800cf00 <SVCCTL_App_Notification+0x528>)
 800cda4:	4618      	mov	r0, r3
 800cda6:	f7fc fd6f 	bl	8009888 <aci_gap_pass_key_resp>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800cdb0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d006      	beq.n	800cdc6 <SVCCTL_App_Notification+0x3ee>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800cdb8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	4851      	ldr	r0, [pc, #324]	@ (800cf04 <SVCCTL_App_Notification+0x52c>)
 800cdc0:	f001 fc30 	bl	800e624 <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800cdc4:	e08c      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800cdc6:	4850      	ldr	r0, [pc, #320]	@ (800cf08 <SVCCTL_App_Notification+0x530>)
 800cdc8:	f001 fc9c 	bl	800e704 <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800cdcc:	e088      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 800cdce:	484f      	ldr	r0, [pc, #316]	@ (800cf0c <SVCCTL_App_Notification+0x534>)
 800cdd0:	f001 fc98 	bl	800e704 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 800cdd4:	e084      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG("==>> ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE \n");
 800cdd6:	484e      	ldr	r0, [pc, #312]	@ (800cf10 <SVCCTL_App_Notification+0x538>)
 800cdd8:	f001 fc94 	bl	800e704 <puts>
          break; /* ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE */
 800cddc:	e080      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 800cdde:	484d      	ldr	r0, [pc, #308]	@ (800cf14 <SVCCTL_App_Notification+0x53c>)
 800cde0:	f001 fc90 	bl	800e704 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800cde4:	4b45      	ldr	r3, [pc, #276]	@ (800cefc <SVCCTL_App_Notification+0x524>)
 800cde6:	8adb      	ldrh	r3, [r3, #22]
 800cde8:	4618      	mov	r0, r3
 800cdea:	f7fc fef7 	bl	8009bdc <aci_gap_allow_rebond>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800cdf4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d006      	beq.n	800ce0a <SVCCTL_App_Notification+0x432>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 800cdfc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ce00:	4619      	mov	r1, r3
 800ce02:	4845      	ldr	r0, [pc, #276]	@ (800cf18 <SVCCTL_App_Notification+0x540>)
 800ce04:	f001 fc0e 	bl	800e624 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800ce08:	e06a      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 800ce0a:	4844      	ldr	r0, [pc, #272]	@ (800cf1c <SVCCTL_App_Notification+0x544>)
 800ce0c:	f001 fc7a 	bl	800e704 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800ce10:	e066      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 800ce12:	4843      	ldr	r0, [pc, #268]	@ (800cf20 <SVCCTL_App_Notification+0x548>)
 800ce14:	f001 fc76 	bl	800e704 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 800ce18:	e062      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 800ce1a:	4842      	ldr	r0, [pc, #264]	@ (800cf24 <SVCCTL_App_Notification+0x54c>)
 800ce1c:	f001 fc72 	bl	800e704 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 800ce20:	e05e      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800ce22:	4841      	ldr	r0, [pc, #260]	@ (800cf28 <SVCCTL_App_Notification+0x550>)
 800ce24:	f001 fc6e 	bl	800e704 <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800ce28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce2a:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800ce2c:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800ce30:	4619      	mov	r1, r3
 800ce32:	483e      	ldr	r0, [pc, #248]	@ (800cf2c <SVCCTL_App_Notification+0x554>)
 800ce34:	f001 fbf6 	bl	800e624 <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800ce38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce3a:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800ce3c:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800ce40:	4619      	mov	r1, r3
 800ce42:	483b      	ldr	r0, [pc, #236]	@ (800cf30 <SVCCTL_App_Notification+0x558>)
 800ce44:	f001 fbee 	bl	800e624 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 800ce48:	4b2c      	ldr	r3, [pc, #176]	@ (800cefc <SVCCTL_App_Notification+0x524>)
 800ce4a:	8adb      	ldrh	r3, [r3, #22]
 800ce4c:	2101      	movs	r1, #1
 800ce4e:	4618      	mov	r0, r3
 800ce50:	f7fc ff18 	bl	8009c84 <aci_gap_numeric_comparison_value_confirm_yesno>
 800ce54:	4603      	mov	r3, r0
 800ce56:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800ce5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d006      	beq.n	800ce70 <SVCCTL_App_Notification+0x498>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800ce62:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ce66:	4619      	mov	r1, r3
 800ce68:	4832      	ldr	r0, [pc, #200]	@ (800cf34 <SVCCTL_App_Notification+0x55c>)
 800ce6a:	f001 fbdb 	bl	800e624 <iprintf>
          break;
 800ce6e:	e037      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800ce70:	4831      	ldr	r0, [pc, #196]	@ (800cf38 <SVCCTL_App_Notification+0x560>)
 800ce72:	f001 fc47 	bl	800e704 <puts>
          break;
 800ce76:	e033      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800ce78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce7a:	3302      	adds	r3, #2
 800ce7c:	63bb      	str	r3, [r7, #56]	@ 0x38
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800ce7e:	482f      	ldr	r0, [pc, #188]	@ (800cf3c <SVCCTL_App_Notification+0x564>)
 800ce80:	f001 fc40 	bl	800e704 <puts>
          if (pairing_complete->Status == 0)
 800ce84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce86:	789b      	ldrb	r3, [r3, #2]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d103      	bne.n	800ce94 <SVCCTL_App_Notification+0x4bc>
            APP_DBG_MSG("     - Pairing Success\n");
 800ce8c:	482c      	ldr	r0, [pc, #176]	@ (800cf40 <SVCCTL_App_Notification+0x568>)
 800ce8e:	f001 fc39 	bl	800e704 <puts>
 800ce92:	e008      	b.n	800cea6 <SVCCTL_App_Notification+0x4ce>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 800ce94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce96:	789b      	ldrb	r3, [r3, #2]
 800ce98:	4619      	mov	r1, r3
 800ce9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce9c:	78db      	ldrb	r3, [r3, #3]
 800ce9e:	461a      	mov	r2, r3
 800cea0:	4828      	ldr	r0, [pc, #160]	@ (800cf44 <SVCCTL_App_Notification+0x56c>)
 800cea2:	f001 fbbf 	bl	800e624 <iprintf>
          APP_DBG_MSG("\n");
 800cea6:	200a      	movs	r0, #10
 800cea8:	f001 fbce 	bl	800e648 <putchar>
          break;    
 800ceac:	e018      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          mutex = 1;
 800ceae:	4b26      	ldr	r3, [pc, #152]	@ (800cf48 <SVCCTL_App_Notification+0x570>)
 800ceb0:	2201      	movs	r2, #1
 800ceb2:	701a      	strb	r2, [r3, #0]
          break;
 800ceb4:	e014      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800ceb6:	4825      	ldr	r0, [pc, #148]	@ (800cf4c <SVCCTL_App_Notification+0x574>)
 800ceb8:	f001 fbb4 	bl	800e624 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800cebc:	e010      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 800cebe:	4b0f      	ldr	r3, [pc, #60]	@ (800cefc <SVCCTL_App_Notification+0x524>)
 800cec0:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800cec4:	210a      	movs	r1, #10
 800cec6:	4618      	mov	r0, r3
 800cec8:	f7f5 f954 	bl	8002174 <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800cecc:	e008      	b.n	800cee0 <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 800cece:	4820      	ldr	r0, [pc, #128]	@ (800cf50 <SVCCTL_App_Notification+0x578>)
 800ced0:	f001 fba8 	bl	800e624 <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800ced4:	4b09      	ldr	r3, [pc, #36]	@ (800cefc <SVCCTL_App_Notification+0x524>)
 800ced6:	8adb      	ldrh	r3, [r3, #22]
 800ced8:	4618      	mov	r0, r3
 800ceda:	f7fd f9e6 	bl	800a2aa <aci_gatt_confirm_indication>
        break;
 800cede:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800cee0:	e001      	b.n	800cee6 <SVCCTL_App_Notification+0x50e>
      break;
 800cee2:	bf00      	nop
 800cee4:	e000      	b.n	800cee8 <SVCCTL_App_Notification+0x510>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800cee6:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800cee8:	2301      	movs	r3, #1
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	374c      	adds	r7, #76	@ 0x4c
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cef2:	bf00      	nop
 800cef4:	08010044 	.word	0x08010044
 800cef8:	08010074 	.word	0x08010074
 800cefc:	200004dc 	.word	0x200004dc
 800cf00:	0001e240 	.word	0x0001e240
 800cf04:	0801009c 	.word	0x0801009c
 800cf08:	080100d0 	.word	0x080100d0
 800cf0c:	080100f8 	.word	0x080100f8
 800cf10:	08010124 	.word	0x08010124
 800cf14:	0801015c 	.word	0x0801015c
 800cf18:	08010180 	.word	0x08010180
 800cf1c:	080101b0 	.word	0x080101b0
 800cf20:	080101d8 	.word	0x080101d8
 800cf24:	08010204 	.word	0x08010204
 800cf28:	08010234 	.word	0x08010234
 800cf2c:	08010268 	.word	0x08010268
 800cf30:	08010284 	.word	0x08010284
 800cf34:	0801029c 	.word	0x0801029c
 800cf38:	080102ec 	.word	0x080102ec
 800cf3c:	08010334 	.word	0x08010334
 800cf40:	08010360 	.word	0x08010360
 800cf44:	08010378 	.word	0x08010378
 800cf48:	20000579 	.word	0x20000579
 800cf4c:	080103b4 	.word	0x080103b4
 800cf50:	080103dc 	.word	0x080103dc

0800cf54 <APP_BLE_Send_EEGData_Notification>:
 *
 * Hermes Characteristics notifications
 *
 **/
uint8_t  APP_BLE_Send_EEGData_Notification(uint8_t* payload, uint8_t length)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b086      	sub	sp, #24
 800cf58:	af02      	add	r7, sp, #8
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	70fb      	strb	r3, [r7, #3]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800cf60:	2392      	movs	r3, #146	@ 0x92
 800cf62:	73fb      	strb	r3, [r7, #15]

    if(length <= NEW_NOTIFY_CHAR_VALUE_LENGTH)
 800cf64:	78fb      	ldrb	r3, [r7, #3]
 800cf66:	2bf1      	cmp	r3, #241	@ 0xf1
 800cf68:	d80e      	bhi.n	800cf88 <APP_BLE_Send_EEGData_Notification+0x34>
    {
        ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800cf6a:	4b0a      	ldr	r3, [pc, #40]	@ (800cf94 <APP_BLE_Send_EEGData_Notification+0x40>)
 800cf6c:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800cf70:	4b08      	ldr	r3, [pc, #32]	@ (800cf94 <APP_BLE_Send_EEGData_Notification+0x40>)
 800cf72:	f8b3 1088 	ldrh.w	r1, [r3, #136]	@ 0x88
 800cf76:	78fa      	ldrb	r2, [r7, #3]
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	9300      	str	r3, [sp, #0]
 800cf7c:	4613      	mov	r3, r2
 800cf7e:	2200      	movs	r2, #0
 800cf80:	f7fd f8ea 	bl	800a158 <aci_gatt_update_char_value>
 800cf84:	4603      	mov	r3, r0
 800cf86:	73fb      	strb	r3, [r7, #15]
                                        0, /* offset */
                                        length, /* data length */
                                        payload);
    }

    return ret;
 800cf88:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3710      	adds	r7, #16
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	200004dc 	.word	0x200004dc

0800cf98 <APP_BLE_Send_Event_Notification>:


uint8_t  APP_BLE_Send_Event_Notification(event_packet_t* payload)
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b086      	sub	sp, #24
 800cf9c:	af02      	add	r7, sp, #8
 800cf9e:	6078      	str	r0, [r7, #4]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800cfa0:	2392      	movs	r3, #146	@ 0x92
 800cfa2:	73fb      	strb	r3, [r7, #15]

	ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.event_service_handle,
 800cfa4:	4b09      	ldr	r3, [pc, #36]	@ (800cfcc <APP_BLE_Send_Event_Notification+0x34>)
 800cfa6:	f8b3 0080 	ldrh.w	r0, [r3, #128]	@ 0x80
 800cfaa:	4b08      	ldr	r3, [pc, #32]	@ (800cfcc <APP_BLE_Send_Event_Notification+0x34>)
 800cfac:	f8b3 108a 	ldrh.w	r1, [r3, #138]	@ 0x8a
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	9300      	str	r3, [sp, #0]
 800cfb4:	2303      	movs	r3, #3
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	f7fd f8ce 	bl	800a158 <aci_gatt_update_char_value>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	73fb      	strb	r3, [r7, #15]
									BleApplicationContext.event_char_handle,
									0, /* offset */
									sizeof(event_packet_t), /* data length */
									(uint8_t*)payload);

    return ret;
 800cfc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	3710      	adds	r7, #16
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	bd80      	pop	{r7, pc}
 800cfca:	bf00      	nop
 800cfcc:	200004dc 	.word	0x200004dc

0800cfd0 <APP_BLE_Send_IMU_Notification>:



uint8_t  APP_BLE_Send_IMU_Notification(uint8_t* accel)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b086      	sub	sp, #24
 800cfd4:	af02      	add	r7, sp, #8
 800cfd6:	6078      	str	r0, [r7, #4]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800cfd8:	2392      	movs	r3, #146	@ 0x92
 800cfda:	73fb      	strb	r3, [r7, #15]

	ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle,
 800cfdc:	4b09      	ldr	r3, [pc, #36]	@ (800d004 <APP_BLE_Send_IMU_Notification+0x34>)
 800cfde:	f8b3 0082 	ldrh.w	r0, [r3, #130]	@ 0x82
 800cfe2:	4b08      	ldr	r3, [pc, #32]	@ (800d004 <APP_BLE_Send_IMU_Notification+0x34>)
 800cfe4:	f8b3 108c 	ldrh.w	r1, [r3, #140]	@ 0x8c
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	9300      	str	r3, [sp, #0]
 800cfec:	2312      	movs	r3, #18
 800cfee:	2200      	movs	r2, #0
 800cff0:	f7fd f8b2 	bl	800a158 <aci_gatt_update_char_value>
 800cff4:	4603      	mov	r3, r0
 800cff6:	73fb      	strb	r3, [r7, #15]
									BleApplicationContext.gyro_char_handle,
									0,
									60,
									gyro);
    */
    return ret;
 800cff8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3710      	adds	r7, #16
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	200004dc 	.word	0x200004dc

0800d008 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b082      	sub	sp, #8
 800d00c:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800d00e:	4b06      	ldr	r3, [pc, #24]	@ (800d028 <Ble_Tl_Init+0x20>)
 800d010:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800d012:	4b06      	ldr	r3, [pc, #24]	@ (800d02c <Ble_Tl_Init+0x24>)
 800d014:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800d016:	463b      	mov	r3, r7
 800d018:	4619      	mov	r1, r3
 800d01a:	4805      	ldr	r0, [pc, #20]	@ (800d030 <Ble_Tl_Init+0x28>)
 800d01c:	f7fd fec8 	bl	800adb0 <hci_init>

  return;
 800d020:	bf00      	nop
}
 800d022:	3708      	adds	r7, #8
 800d024:	46bd      	mov	sp, r7
 800d026:	bd80      	pop	{r7, pc}
 800d028:	200300d8 	.word	0x200300d8
 800d02c:	0800d701 	.word	0x0800d701
 800d030:	0800d6c9 	.word	0x0800d6c9

0800d034 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800d034:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d036:	b08d      	sub	sp, #52	@ 0x34
 800d038:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800d03a:	2300      	movs	r3, #0
 800d03c:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d03e:	2392      	movs	r3, #146	@ 0x92
 800d040:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 800d042:	48a5      	ldr	r0, [pc, #660]	@ (800d2d8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800d044:	f001 fb5e 	bl	800e704 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800d048:	f7fd fac4 	bl	800a5d4 <hci_reset>
 800d04c:	4603      	mov	r3, r0
 800d04e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d050:	7dfb      	ldrb	r3, [r7, #23]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d005      	beq.n	800d062 <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800d056:	7dfb      	ldrb	r3, [r7, #23]
 800d058:	4619      	mov	r1, r3
 800d05a:	48a0      	ldr	r0, [pc, #640]	@ (800d2dc <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800d05c:	f001 fae2 	bl	800e624 <iprintf>
 800d060:	e002      	b.n	800d068 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800d062:	489f      	ldr	r0, [pc, #636]	@ (800d2e0 <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 800d064:	f001 fb4e 	bl	800e704 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800d068:	f000 fa32 	bl	800d4d0 <BleGetBdAddress>
 800d06c:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800d06e:	693a      	ldr	r2, [r7, #16]
 800d070:	2106      	movs	r1, #6
 800d072:	2000      	movs	r0, #0
 800d074:	f7fd f96e 	bl	800a354 <aci_hal_write_config_data>
 800d078:	4603      	mov	r3, r0
 800d07a:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d07c:	7dfb      	ldrb	r3, [r7, #23]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d005      	beq.n	800d08e <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 800d082:	7dfb      	ldrb	r3, [r7, #23]
 800d084:	4619      	mov	r1, r3
 800d086:	4897      	ldr	r0, [pc, #604]	@ (800d2e4 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 800d088:	f001 facc 	bl	800e624 <iprintf>
 800d08c:	e021      	b.n	800d0d2 <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 800d08e:	4896      	ldr	r0, [pc, #600]	@ (800d2e8 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800d090:	f001 fb38 	bl	800e704 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800d094:	693b      	ldr	r3, [r7, #16]
 800d096:	3305      	adds	r3, #5
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	4618      	mov	r0, r3
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	3304      	adds	r3, #4
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	461c      	mov	r4, r3
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	3303      	adds	r3, #3
 800d0a8:	781b      	ldrb	r3, [r3, #0]
 800d0aa:	461d      	mov	r5, r3
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	3302      	adds	r3, #2
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	693b      	ldr	r3, [r7, #16]
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	4619      	mov	r1, r3
 800d0bc:	693b      	ldr	r3, [r7, #16]
 800d0be:	781b      	ldrb	r3, [r3, #0]
 800d0c0:	9302      	str	r3, [sp, #8]
 800d0c2:	9101      	str	r1, [sp, #4]
 800d0c4:	9200      	str	r2, [sp, #0]
 800d0c6:	462b      	mov	r3, r5
 800d0c8:	4622      	mov	r2, r4
 800d0ca:	4601      	mov	r1, r0
 800d0cc:	4887      	ldr	r0, [pc, #540]	@ (800d2ec <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800d0ce:	f001 faa9 	bl	800e624 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	3305      	adds	r3, #5
 800d0d6:	781a      	ldrb	r2, [r3, #0]
 800d0d8:	4b85      	ldr	r3, [pc, #532]	@ (800d2f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d0da:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	3304      	adds	r3, #4
 800d0e0:	781a      	ldrb	r2, [r3, #0]
 800d0e2:	4b83      	ldr	r3, [pc, #524]	@ (800d2f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d0e4:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	3303      	adds	r3, #3
 800d0ea:	781a      	ldrb	r2, [r3, #0]
 800d0ec:	4b80      	ldr	r3, [pc, #512]	@ (800d2f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d0ee:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 800d0f0:	693b      	ldr	r3, [r7, #16]
 800d0f2:	3302      	adds	r3, #2
 800d0f4:	781a      	ldrb	r2, [r3, #0]
 800d0f6:	4b7e      	ldr	r3, [pc, #504]	@ (800d2f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d0f8:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	781a      	ldrb	r2, [r3, #0]
 800d100:	4b7b      	ldr	r3, [pc, #492]	@ (800d2f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d102:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 800d104:	693b      	ldr	r3, [r7, #16]
 800d106:	781a      	ldrb	r2, [r3, #0]
 800d108:	4b79      	ldr	r3, [pc, #484]	@ (800d2f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d10a:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800d10c:	4a79      	ldr	r2, [pc, #484]	@ (800d2f4 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800d10e:	2110      	movs	r1, #16
 800d110:	2018      	movs	r0, #24
 800d112:	f7fd f91f 	bl	800a354 <aci_hal_write_config_data>
 800d116:	4603      	mov	r3, r0
 800d118:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d11a:	7dfb      	ldrb	r3, [r7, #23]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d005      	beq.n	800d12c <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800d120:	7dfb      	ldrb	r3, [r7, #23]
 800d122:	4619      	mov	r1, r3
 800d124:	4874      	ldr	r0, [pc, #464]	@ (800d2f8 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 800d126:	f001 fa7d 	bl	800e624 <iprintf>
 800d12a:	e002      	b.n	800d132 <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800d12c:	4873      	ldr	r0, [pc, #460]	@ (800d2fc <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800d12e:	f001 fae9 	bl	800e704 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800d132:	4a73      	ldr	r2, [pc, #460]	@ (800d300 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 800d134:	2110      	movs	r1, #16
 800d136:	2008      	movs	r0, #8
 800d138:	f7fd f90c 	bl	800a354 <aci_hal_write_config_data>
 800d13c:	4603      	mov	r3, r0
 800d13e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d140:	7dfb      	ldrb	r3, [r7, #23]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d005      	beq.n	800d152 <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800d146:	7dfb      	ldrb	r3, [r7, #23]
 800d148:	4619      	mov	r1, r3
 800d14a:	486e      	ldr	r0, [pc, #440]	@ (800d304 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800d14c:	f001 fa6a 	bl	800e624 <iprintf>
 800d150:	e002      	b.n	800d158 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800d152:	486d      	ldr	r0, [pc, #436]	@ (800d308 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 800d154:	f001 fad6 	bl	800e704 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800d158:	211f      	movs	r1, #31
 800d15a:	2001      	movs	r0, #1
 800d15c:	f7fd f97f 	bl	800a45e <aci_hal_set_tx_power_level>
 800d160:	4603      	mov	r3, r0
 800d162:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d164:	7dfb      	ldrb	r3, [r7, #23]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d005      	beq.n	800d176 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800d16a:	7dfb      	ldrb	r3, [r7, #23]
 800d16c:	4619      	mov	r1, r3
 800d16e:	4867      	ldr	r0, [pc, #412]	@ (800d30c <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800d170:	f001 fa58 	bl	800e624 <iprintf>
 800d174:	e002      	b.n	800d17c <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 800d176:	4866      	ldr	r0, [pc, #408]	@ (800d310 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800d178:	f001 fac4 	bl	800e704 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800d17c:	f7fc fde9 	bl	8009d52 <aci_gatt_init>
 800d180:	4603      	mov	r3, r0
 800d182:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d184:	7dfb      	ldrb	r3, [r7, #23]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d005      	beq.n	800d196 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800d18a:	7dfb      	ldrb	r3, [r7, #23]
 800d18c:	4619      	mov	r1, r3
 800d18e:	4861      	ldr	r0, [pc, #388]	@ (800d314 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800d190:	f001 fa48 	bl	800e624 <iprintf>
 800d194:	e002      	b.n	800d19c <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800d196:	4860      	ldr	r0, [pc, #384]	@ (800d318 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800d198:	f001 fab4 	bl	800e704 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800d19c:	2300      	movs	r3, #0
 800d19e:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800d1a0:	7bfb      	ldrb	r3, [r7, #15]
 800d1a2:	f043 0301 	orr.w	r3, r3, #1
 800d1a6:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800d1a8:	7bfb      	ldrb	r3, [r7, #15]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d02b      	beq.n	800d206 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "Hermes V1";
 800d1ae:	4b5b      	ldr	r3, [pc, #364]	@ (800d31c <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800d1b0:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800d1b2:	1dba      	adds	r2, r7, #6
 800d1b4:	7bf8      	ldrb	r0, [r7, #15]
 800d1b6:	1cbb      	adds	r3, r7, #2
 800d1b8:	9301      	str	r3, [sp, #4]
 800d1ba:	1d3b      	adds	r3, r7, #4
 800d1bc:	9300      	str	r3, [sp, #0]
 800d1be:	4613      	mov	r3, r2
 800d1c0:	2207      	movs	r2, #7
 800d1c2:	2100      	movs	r1, #0
 800d1c4:	f7fc fbc7 	bl	8009956 <aci_gap_init>
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800d1cc:	7dfb      	ldrb	r3, [r7, #23]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d005      	beq.n	800d1de <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800d1d2:	7dfb      	ldrb	r3, [r7, #23]
 800d1d4:	4619      	mov	r1, r3
 800d1d6:	4852      	ldr	r0, [pc, #328]	@ (800d320 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 800d1d8:	f001 fa24 	bl	800e624 <iprintf>
 800d1dc:	e002      	b.n	800d1e4 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800d1de:	4851      	ldr	r0, [pc, #324]	@ (800d324 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800d1e0:	f001 fa90 	bl	800e704 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800d1e4:	88fc      	ldrh	r4, [r7, #6]
 800d1e6:	88bd      	ldrh	r5, [r7, #4]
 800d1e8:	68b8      	ldr	r0, [r7, #8]
 800d1ea:	f7f2 ffc9 	bl	8000180 <strlen>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	b2da      	uxtb	r2, r3
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	9300      	str	r3, [sp, #0]
 800d1f6:	4613      	mov	r3, r2
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	4629      	mov	r1, r5
 800d1fc:	4620      	mov	r0, r4
 800d1fe:	f7fc ffab 	bl	800a158 <aci_gatt_update_char_value>
 800d202:	4603      	mov	r3, r0
 800d204:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800d206:	88f8      	ldrh	r0, [r7, #6]
 800d208:	8879      	ldrh	r1, [r7, #2]
 800d20a:	463b      	mov	r3, r7
 800d20c:	9300      	str	r3, [sp, #0]
 800d20e:	2302      	movs	r3, #2
 800d210:	2200      	movs	r2, #0
 800d212:	f7fc ffa1 	bl	800a158 <aci_gatt_update_char_value>
 800d216:	4603      	mov	r3, r0
 800d218:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800d21a:	2202      	movs	r2, #2
 800d21c:	2102      	movs	r1, #2
 800d21e:	2000      	movs	r0, #0
 800d220:	f7fd fa7a 	bl	800a718 <hci_le_set_default_phy>
 800d224:	4603      	mov	r3, r0
 800d226:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d228:	7dfb      	ldrb	r3, [r7, #23]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d005      	beq.n	800d23a <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800d22e:	7dfb      	ldrb	r3, [r7, #23]
 800d230:	4619      	mov	r1, r3
 800d232:	483d      	ldr	r0, [pc, #244]	@ (800d328 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 800d234:	f001 f9f6 	bl	800e624 <iprintf>
 800d238:	e002      	b.n	800d240 <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800d23a:	483c      	ldr	r0, [pc, #240]	@ (800d32c <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800d23c:	f001 fa62 	bl	800e704 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800d240:	4b3b      	ldr	r3, [pc, #236]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d242:	2201      	movs	r2, #1
 800d244:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800d246:	4b3a      	ldr	r3, [pc, #232]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d248:	781b      	ldrb	r3, [r3, #0]
 800d24a:	4618      	mov	r0, r3
 800d24c:	f7fc fa04 	bl	8009658 <aci_gap_set_io_capability>
 800d250:	4603      	mov	r3, r0
 800d252:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d254:	7dfb      	ldrb	r3, [r7, #23]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d005      	beq.n	800d266 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800d25a:	7dfb      	ldrb	r3, [r7, #23]
 800d25c:	4619      	mov	r1, r3
 800d25e:	4835      	ldr	r0, [pc, #212]	@ (800d334 <Ble_Hci_Gap_Gatt_Init+0x300>)
 800d260:	f001 f9e0 	bl	800e624 <iprintf>
 800d264:	e002      	b.n	800d26c <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 800d266:	4834      	ldr	r0, [pc, #208]	@ (800d338 <Ble_Hci_Gap_Gatt_Init+0x304>)
 800d268:	f001 fa4c 	bl	800e704 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800d26c:	4b30      	ldr	r3, [pc, #192]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d26e:	2201      	movs	r2, #1
 800d270:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800d272:	4b2f      	ldr	r3, [pc, #188]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d274:	2208      	movs	r2, #8
 800d276:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800d278:	4b2d      	ldr	r3, [pc, #180]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d27a:	2210      	movs	r2, #16
 800d27c:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800d27e:	4b2c      	ldr	r3, [pc, #176]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d280:	2200      	movs	r2, #0
 800d282:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800d284:	4b2a      	ldr	r3, [pc, #168]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d286:	4a2d      	ldr	r2, [pc, #180]	@ (800d33c <Ble_Hci_Gap_Gatt_Init+0x308>)
 800d288:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800d28a:	4b29      	ldr	r3, [pc, #164]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d28c:	2201      	movs	r2, #1
 800d28e:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800d290:	4b27      	ldr	r3, [pc, #156]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d292:	789c      	ldrb	r4, [r3, #2]
 800d294:	4b26      	ldr	r3, [pc, #152]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d296:	785d      	ldrb	r5, [r3, #1]
 800d298:	4b25      	ldr	r3, [pc, #148]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d29a:	791b      	ldrb	r3, [r3, #4]
 800d29c:	4a24      	ldr	r2, [pc, #144]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d29e:	7952      	ldrb	r2, [r2, #5]
 800d2a0:	4923      	ldr	r1, [pc, #140]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d2a2:	78c9      	ldrb	r1, [r1, #3]
 800d2a4:	4822      	ldr	r0, [pc, #136]	@ (800d330 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d2a6:	6880      	ldr	r0, [r0, #8]
 800d2a8:	2600      	movs	r6, #0
 800d2aa:	9604      	str	r6, [sp, #16]
 800d2ac:	9003      	str	r0, [sp, #12]
 800d2ae:	9102      	str	r1, [sp, #8]
 800d2b0:	9201      	str	r2, [sp, #4]
 800d2b2:	9300      	str	r3, [sp, #0]
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	4629      	mov	r1, r5
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	f7fc fa20 	bl	8009700 <aci_gap_set_authentication_requirement>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800d2c4:	7dfb      	ldrb	r3, [r7, #23]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d03c      	beq.n	800d344 <Ble_Hci_Gap_Gatt_Init+0x310>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 800d2ca:	7dfb      	ldrb	r3, [r7, #23]
 800d2cc:	4619      	mov	r1, r3
 800d2ce:	481c      	ldr	r0, [pc, #112]	@ (800d340 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800d2d0:	f001 f9a8 	bl	800e624 <iprintf>
 800d2d4:	e039      	b.n	800d34a <Ble_Hci_Gap_Gatt_Init+0x316>
 800d2d6:	bf00      	nop
 800d2d8:	08010404 	.word	0x08010404
 800d2dc:	08010430 	.word	0x08010430
 800d2e0:	08010460 	.word	0x08010460
 800d2e4:	08010480 	.word	0x08010480
 800d2e8:	080104dc 	.word	0x080104dc
 800d2ec:	08010528 	.word	0x08010528
 800d2f0:	20000014 	.word	0x20000014
 800d2f4:	08010e88 	.word	0x08010e88
 800d2f8:	08010564 	.word	0x08010564
 800d2fc:	080105bc 	.word	0x080105bc
 800d300:	08010e98 	.word	0x08010e98
 800d304:	08010604 	.word	0x08010604
 800d308:	0801065c 	.word	0x0801065c
 800d30c:	080106a4 	.word	0x080106a4
 800d310:	080106e4 	.word	0x080106e4
 800d314:	08010714 	.word	0x08010714
 800d318:	08010748 	.word	0x08010748
 800d31c:	0801076c 	.word	0x0801076c
 800d320:	08010778 	.word	0x08010778
 800d324:	080107a8 	.word	0x080107a8
 800d328:	080107c8 	.word	0x080107c8
 800d32c:	08010804 	.word	0x08010804
 800d330:	200004dc 	.word	0x200004dc
 800d334:	08010830 	.word	0x08010830
 800d338:	08010870 	.word	0x08010870
 800d33c:	0001b207 	.word	0x0001b207
 800d340:	080108a0 	.word	0x080108a0
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800d344:	480e      	ldr	r0, [pc, #56]	@ (800d380 <Ble_Hci_Gap_Gatt_Init+0x34c>)
 800d346:	f001 f9dd 	bl	800e704 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800d34a:	4b0e      	ldr	r3, [pc, #56]	@ (800d384 <Ble_Hci_Gap_Gatt_Init+0x350>)
 800d34c:	789b      	ldrb	r3, [r3, #2]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d00f      	beq.n	800d372 <Ble_Hci_Gap_Gatt_Init+0x33e>
  {
    ret = aci_gap_configure_whitelist();
 800d352:	f7fc fc1f 	bl	8009b94 <aci_gap_configure_filter_accept_list>
 800d356:	4603      	mov	r3, r0
 800d358:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800d35a:	7dfb      	ldrb	r3, [r7, #23]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d005      	beq.n	800d36c <Ble_Hci_Gap_Gatt_Init+0x338>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800d360:	7dfb      	ldrb	r3, [r7, #23]
 800d362:	4619      	mov	r1, r3
 800d364:	4808      	ldr	r0, [pc, #32]	@ (800d388 <Ble_Hci_Gap_Gatt_Init+0x354>)
 800d366:	f001 f95d 	bl	800e624 <iprintf>
 800d36a:	e002      	b.n	800d372 <Ble_Hci_Gap_Gatt_Init+0x33e>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800d36c:	4807      	ldr	r0, [pc, #28]	@ (800d38c <Ble_Hci_Gap_Gatt_Init+0x358>)
 800d36e:	f001 f9c9 	bl	800e704 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800d372:	4807      	ldr	r0, [pc, #28]	@ (800d390 <Ble_Hci_Gap_Gatt_Init+0x35c>)
 800d374:	f001 f956 	bl	800e624 <iprintf>
}
 800d378:	bf00      	nop
 800d37a:	371c      	adds	r7, #28
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d380:	080108ec 	.word	0x080108ec
 800d384:	200004dc 	.word	0x200004dc
 800d388:	08010928 	.word	0x08010928
 800d38c:	08010968 	.word	0x08010968
 800d390:	08010998 	.word	0x08010998

0800d394 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b08c      	sub	sp, #48	@ 0x30
 800d398:	af08      	add	r7, sp, #32
 800d39a:	4603      	mov	r3, r0
 800d39c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d39e:	2392      	movs	r3, #146	@ 0x92
 800d3a0:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 800d3a2:	79fb      	ldrb	r3, [r7, #7]
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	d106      	bne.n	800d3b6 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 800d3a8:	4b3b      	ldr	r3, [pc, #236]	@ (800d498 <Adv_Request+0x104>)
 800d3aa:	881b      	ldrh	r3, [r3, #0]
 800d3ac:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800d3ae:	4b3b      	ldr	r3, [pc, #236]	@ (800d49c <Adv_Request+0x108>)
 800d3b0:	881b      	ldrh	r3, [r3, #0]
 800d3b2:	81bb      	strh	r3, [r7, #12]
 800d3b4:	e005      	b.n	800d3c2 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800d3b6:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 800d3ba:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800d3bc:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800d3c0:	81bb      	strh	r3, [r7, #12]
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  //HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);

  if ((NewStatus == APP_BLE_LP_ADV)
 800d3c2:	79fb      	ldrb	r3, [r7, #7]
 800d3c4:	2b02      	cmp	r3, #2
 800d3c6:	d119      	bne.n	800d3fc <Adv_Request+0x68>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800d3c8:	4b35      	ldr	r3, [pc, #212]	@ (800d4a0 <Adv_Request+0x10c>)
 800d3ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d3ce:	2b01      	cmp	r3, #1
 800d3d0:	d004      	beq.n	800d3dc <Adv_Request+0x48>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800d3d2:	4b33      	ldr	r3, [pc, #204]	@ (800d4a0 <Adv_Request+0x10c>)
 800d3d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d3d8:	2b02      	cmp	r3, #2
 800d3da:	d10f      	bne.n	800d3fc <Adv_Request+0x68>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 800d3dc:	f7fc f81e 	bl	800941c <aci_gap_set_non_discoverable>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 800d3e4:	7afb      	ldrb	r3, [r7, #11]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d005      	beq.n	800d3f6 <Adv_Request+0x62>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 800d3ea:	7afb      	ldrb	r3, [r7, #11]
 800d3ec:	4619      	mov	r1, r3
 800d3ee:	482d      	ldr	r0, [pc, #180]	@ (800d4a4 <Adv_Request+0x110>)
 800d3f0:	f001 f918 	bl	800e624 <iprintf>
 800d3f4:	e002      	b.n	800d3fc <Adv_Request+0x68>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 800d3f6:	482c      	ldr	r0, [pc, #176]	@ (800d4a8 <Adv_Request+0x114>)
 800d3f8:	f001 f984 	bl	800e704 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800d3fc:	4a28      	ldr	r2, [pc, #160]	@ (800d4a0 <Adv_Request+0x10c>)
 800d3fe:	79fb      	ldrb	r3, [r7, #7]
 800d400:	f882 3084 	strb.w	r3, [r2, #132]	@ 0x84
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 800d404:	4b26      	ldr	r3, [pc, #152]	@ (800d4a0 <Adv_Request+0x10c>)
 800d406:	7e1b      	ldrb	r3, [r3, #24]
 800d408:	89ba      	ldrh	r2, [r7, #12]
 800d40a:	89f9      	ldrh	r1, [r7, #14]
 800d40c:	2000      	movs	r0, #0
 800d40e:	9006      	str	r0, [sp, #24]
 800d410:	2000      	movs	r0, #0
 800d412:	9005      	str	r0, [sp, #20]
 800d414:	4825      	ldr	r0, [pc, #148]	@ (800d4ac <Adv_Request+0x118>)
 800d416:	9004      	str	r0, [sp, #16]
 800d418:	9303      	str	r3, [sp, #12]
 800d41a:	4b25      	ldr	r3, [pc, #148]	@ (800d4b0 <Adv_Request+0x11c>)
 800d41c:	9302      	str	r3, [sp, #8]
 800d41e:	230a      	movs	r3, #10
 800d420:	9301      	str	r3, [sp, #4]
 800d422:	2300      	movs	r3, #0
 800d424:	9300      	str	r3, [sp, #0]
 800d426:	2300      	movs	r3, #0
 800d428:	2000      	movs	r0, #0
 800d42a:	f7fc f81b 	bl	8009464 <aci_gap_set_discoverable>
 800d42e:	4603      	mov	r3, r0
 800d430:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 800d432:	7afb      	ldrb	r3, [r7, #11]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d005      	beq.n	800d444 <Adv_Request+0xb0>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800d438:	7afb      	ldrb	r3, [r7, #11]
 800d43a:	4619      	mov	r1, r3
 800d43c:	481d      	ldr	r0, [pc, #116]	@ (800d4b4 <Adv_Request+0x120>)
 800d43e:	f001 f8f1 	bl	800e624 <iprintf>
 800d442:	e002      	b.n	800d44a <Adv_Request+0xb6>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 800d444:	481c      	ldr	r0, [pc, #112]	@ (800d4b8 <Adv_Request+0x124>)
 800d446:	f001 f95d 	bl	800e704 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 800d44a:	491c      	ldr	r1, [pc, #112]	@ (800d4bc <Adv_Request+0x128>)
 800d44c:	200e      	movs	r0, #14
 800d44e:	f7fc fb2f 	bl	8009ab0 <aci_gap_update_adv_data>
 800d452:	4603      	mov	r3, r0
 800d454:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 800d456:	7afb      	ldrb	r3, [r7, #11]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d00e      	beq.n	800d47a <Adv_Request+0xe6>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 800d45c:	79fb      	ldrb	r3, [r7, #7]
 800d45e:	2b01      	cmp	r3, #1
 800d460:	d105      	bne.n	800d46e <Adv_Request+0xda>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800d462:	7afb      	ldrb	r3, [r7, #11]
 800d464:	4619      	mov	r1, r3
 800d466:	4816      	ldr	r0, [pc, #88]	@ (800d4c0 <Adv_Request+0x12c>)
 800d468:	f001 f8dc 	bl	800e624 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 800d46c:	e010      	b.n	800d490 <Adv_Request+0xfc>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 800d46e:	7afb      	ldrb	r3, [r7, #11]
 800d470:	4619      	mov	r1, r3
 800d472:	4814      	ldr	r0, [pc, #80]	@ (800d4c4 <Adv_Request+0x130>)
 800d474:	f001 f8d6 	bl	800e624 <iprintf>
  return;
 800d478:	e00a      	b.n	800d490 <Adv_Request+0xfc>
    if (NewStatus == APP_BLE_FAST_ADV)
 800d47a:	79fb      	ldrb	r3, [r7, #7]
 800d47c:	2b01      	cmp	r3, #1
 800d47e:	d103      	bne.n	800d488 <Adv_Request+0xf4>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800d480:	4811      	ldr	r0, [pc, #68]	@ (800d4c8 <Adv_Request+0x134>)
 800d482:	f001 f8cf 	bl	800e624 <iprintf>
  return;
 800d486:	e003      	b.n	800d490 <Adv_Request+0xfc>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 800d488:	4810      	ldr	r0, [pc, #64]	@ (800d4cc <Adv_Request+0x138>)
 800d48a:	f001 f8cb 	bl	800e624 <iprintf>
  return;
 800d48e:	bf00      	nop
}
 800d490:	3710      	adds	r7, #16
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}
 800d496:	bf00      	nop
 800d498:	20000570 	.word	0x20000570
 800d49c:	20000572 	.word	0x20000572
 800d4a0:	200004dc 	.word	0x200004dc
 800d4a4:	080109c4 	.word	0x080109c4
 800d4a8:	08010a10 	.word	0x08010a10
 800d4ac:	200004f5 	.word	0x200004f5
 800d4b0:	08010ea8 	.word	0x08010ea8
 800d4b4:	08010a58 	.word	0x08010a58
 800d4b8:	08010a90 	.word	0x08010a90
 800d4bc:	20000014 	.word	0x20000014
 800d4c0:	08010ab8 	.word	0x08010ab8
 800d4c4:	08010aec 	.word	0x08010aec
 800d4c8:	08010b24 	.word	0x08010b24
 800d4cc:	08010b4c 	.word	0x08010b4c

0800d4d0 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b086      	sub	sp, #24
 800d4d4:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800d4d6:	f7fe fed7 	bl	800c288 <LL_FLASH_GetUDN>
 800d4da:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4e2:	d023      	beq.n	800d52c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800d4e4:	f7fe fee8 	bl	800c2b8 <LL_FLASH_GetSTCompanyID>
 800d4e8:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800d4ea:	f7fe fed9 	bl	800c2a0 <LL_FLASH_GetDeviceID>
 800d4ee:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	b2da      	uxtb	r2, r3
 800d4f4:	4b16      	ldr	r3, [pc, #88]	@ (800d550 <BleGetBdAddress+0x80>)
 800d4f6:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	0a1b      	lsrs	r3, r3, #8
 800d4fc:	b2da      	uxtb	r2, r3
 800d4fe:	4b14      	ldr	r3, [pc, #80]	@ (800d550 <BleGetBdAddress+0x80>)
 800d500:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	b2da      	uxtb	r2, r3
 800d506:	4b12      	ldr	r3, [pc, #72]	@ (800d550 <BleGetBdAddress+0x80>)
 800d508:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800d50a:	68bb      	ldr	r3, [r7, #8]
 800d50c:	b2da      	uxtb	r2, r3
 800d50e:	4b10      	ldr	r3, [pc, #64]	@ (800d550 <BleGetBdAddress+0x80>)
 800d510:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	0a1b      	lsrs	r3, r3, #8
 800d516:	b2da      	uxtb	r2, r3
 800d518:	4b0d      	ldr	r3, [pc, #52]	@ (800d550 <BleGetBdAddress+0x80>)
 800d51a:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800d51c:	68bb      	ldr	r3, [r7, #8]
 800d51e:	0c1b      	lsrs	r3, r3, #16
 800d520:	b2da      	uxtb	r2, r3
 800d522:	4b0b      	ldr	r3, [pc, #44]	@ (800d550 <BleGetBdAddress+0x80>)
 800d524:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800d526:	4b0a      	ldr	r3, [pc, #40]	@ (800d550 <BleGetBdAddress+0x80>)
 800d528:	617b      	str	r3, [r7, #20]
 800d52a:	e00b      	b.n	800d544 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800d52c:	2000      	movs	r0, #0
 800d52e:	f7fe f9fb 	bl	800b928 <OTP_Read>
 800d532:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d002      	beq.n	800d540 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	617b      	str	r3, [r7, #20]
 800d53e:	e001      	b.n	800d544 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800d540:	4b04      	ldr	r3, [pc, #16]	@ (800d554 <BleGetBdAddress+0x84>)
 800d542:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800d544:	697b      	ldr	r3, [r7, #20]
}
 800d546:	4618      	mov	r0, r3
 800d548:	3718      	adds	r7, #24
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bd80      	pop	{r7, pc}
 800d54e:	bf00      	nop
 800d550:	200004d4 	.word	0x200004d4
 800d554:	08010e80 	.word	0x08010e80

0800d558 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b082      	sub	sp, #8
 800d55c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800d55e:	4b10      	ldr	r3, [pc, #64]	@ (800d5a0 <Adv_Cancel+0x48>)
 800d560:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d564:	2b05      	cmp	r3, #5
 800d566:	d017      	beq.n	800d598 <Adv_Cancel+0x40>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d568:	2392      	movs	r3, #146	@ 0x92
 800d56a:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800d56c:	f7fb ff56 	bl	800941c <aci_gap_set_non_discoverable>
 800d570:	4603      	mov	r3, r0
 800d572:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800d574:	4b0a      	ldr	r3, [pc, #40]	@ (800d5a0 <Adv_Cancel+0x48>)
 800d576:	2200      	movs	r2, #0
 800d578:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    if (ret != BLE_STATUS_SUCCESS)
 800d57c:	79fb      	ldrb	r3, [r7, #7]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d003      	beq.n	800d58a <Adv_Cancel+0x32>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800d582:	4808      	ldr	r0, [pc, #32]	@ (800d5a4 <Adv_Cancel+0x4c>)
 800d584:	f001 f84e 	bl	800e624 <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800d588:	e006      	b.n	800d598 <Adv_Cancel+0x40>
      APP_DBG_MSG("  \r\n\r");
 800d58a:	4807      	ldr	r0, [pc, #28]	@ (800d5a8 <Adv_Cancel+0x50>)
 800d58c:	f001 f84a 	bl	800e624 <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800d590:	4806      	ldr	r0, [pc, #24]	@ (800d5ac <Adv_Cancel+0x54>)
 800d592:	f001 f847 	bl	800e624 <iprintf>
  return;
 800d596:	bf00      	nop
 800d598:	bf00      	nop
}
 800d59a:	3708      	adds	r7, #8
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}
 800d5a0:	200004dc 	.word	0x200004dc
 800d5a4:	08010b7c 	.word	0x08010b7c
 800d5a8:	08010ba0 	.word	0x08010ba0
 800d5ac:	08010ba8 	.word	0x08010ba8

0800d5b0 <Switch_OFF_GPIO>:

  return;
}

static void Switch_OFF_GPIO()
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */

  /* USER CODE END Switch_OFF_GPIO */
}
 800d5b4:	bf00      	nop
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5bc:	4770      	bx	lr
	...

0800d5c0 <BLE_SVC_L2CAP_Conn_Update>:

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
{
 800d5c0:	b590      	push	{r4, r7, lr}
 800d5c2:	b089      	sub	sp, #36	@ 0x24
 800d5c4:	af02      	add	r7, sp, #8
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */

  if (mutex == 1)
 800d5ca:	4b1d      	ldr	r3, [pc, #116]	@ (800d640 <BLE_SVC_L2CAP_Conn_Update+0x80>)
 800d5cc:	781b      	ldrb	r3, [r3, #0]
 800d5ce:	2b01      	cmp	r3, #1
 800d5d0:	d132      	bne.n	800d638 <BLE_SVC_L2CAP_Conn_Update+0x78>
  {
    mutex = 0;
 800d5d2:	4b1b      	ldr	r3, [pc, #108]	@ (800d640 <BLE_SVC_L2CAP_Conn_Update+0x80>)
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	701a      	strb	r2, [r3, #0]
    index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 800d5d8:	4b1a      	ldr	r3, [pc, #104]	@ (800d644 <BLE_SVC_L2CAP_Conn_Update+0x84>)
 800d5da:	781b      	ldrb	r3, [r3, #0]
 800d5dc:	3301      	adds	r3, #1
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	f003 0301 	and.w	r3, r3, #1
 800d5e4:	bfb8      	it	lt
 800d5e6:	425b      	neglt	r3, r3
 800d5e8:	b2da      	uxtb	r2, r3
 800d5ea:	4b16      	ldr	r3, [pc, #88]	@ (800d644 <BLE_SVC_L2CAP_Conn_Update+0x84>)
 800d5ec:	701a      	strb	r2, [r3, #0]
    //uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
    //uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
    //uint16_t interval_min = CONN_P(15); //2025-07-02
    //uint16_t interval_max = CONN_P(25); //2025-07-02
    uint16_t interval_min = CONN_P(24);
 800d5ee:	2313      	movs	r3, #19
 800d5f0:	82fb      	strh	r3, [r7, #22]
    uint16_t interval_max = CONN_P(45);
 800d5f2:	2324      	movs	r3, #36	@ 0x24
 800d5f4:	82bb      	strh	r3, [r7, #20]
    uint16_t peripheral_latency = L2CAP_PERIPHERAL_LATENCY;
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	827b      	strh	r3, [r7, #18]
    uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 800d5fa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800d5fe:	823b      	strh	r3, [r7, #16]
    tBleStatus ret;

    ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,
 800d600:	4b11      	ldr	r3, [pc, #68]	@ (800d648 <BLE_SVC_L2CAP_Conn_Update+0x88>)
 800d602:	8ad8      	ldrh	r0, [r3, #22]
 800d604:	8a7c      	ldrh	r4, [r7, #18]
 800d606:	8aba      	ldrh	r2, [r7, #20]
 800d608:	8af9      	ldrh	r1, [r7, #22]
 800d60a:	8a3b      	ldrh	r3, [r7, #16]
 800d60c:	9300      	str	r3, [sp, #0]
 800d60e:	4623      	mov	r3, r4
 800d610:	f7fd f8ff 	bl	800a812 <aci_l2cap_connection_parameter_update_req>
 800d614:	4603      	mov	r3, r0
 800d616:	73fb      	strb	r3, [r7, #15]
                                                    interval_min, interval_max,
                                                    peripheral_latency, timeout_multiplier);
    if (ret != BLE_STATUS_SUCCESS)
 800d618:	7bfb      	ldrb	r3, [r7, #15]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d008      	beq.n	800d630 <BLE_SVC_L2CAP_Conn_Update+0x70>
    {
    	HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800d61e:	2201      	movs	r2, #1
 800d620:	2101      	movs	r1, #1
 800d622:	480a      	ldr	r0, [pc, #40]	@ (800d64c <BLE_SVC_L2CAP_Conn_Update+0x8c>)
 800d624:	f7f6 fd0a 	bl	800403c <HAL_GPIO_WritePin>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 800d628:	4809      	ldr	r0, [pc, #36]	@ (800d650 <BLE_SVC_L2CAP_Conn_Update+0x90>)
 800d62a:	f000 fffb 	bl	800e624 <iprintf>
  }

  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */

  return;
 800d62e:	e003      	b.n	800d638 <BLE_SVC_L2CAP_Conn_Update+0x78>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 800d630:	4808      	ldr	r0, [pc, #32]	@ (800d654 <BLE_SVC_L2CAP_Conn_Update+0x94>)
 800d632:	f000 fff7 	bl	800e624 <iprintf>
  return;
 800d636:	bf00      	nop
 800d638:	bf00      	nop
}
 800d63a:	371c      	adds	r7, #28
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd90      	pop	{r4, r7, pc}
 800d640:	20000579 	.word	0x20000579
 800d644:	20000578 	.word	0x20000578
 800d648:	200004dc 	.word	0x200004dc
 800d64c:	48000400 	.word	0x48000400
 800d650:	08010bc4 	.word	0x08010bc4
 800d654:	08010bec 	.word	0x08010bec

0800d658 <Connection_Interval_Update_Req>:
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
static void Connection_Interval_Update_Req(void)
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE)
 800d65c:	4b08      	ldr	r3, [pc, #32]	@ (800d680 <Connection_Interval_Update_Req+0x28>)
 800d65e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d662:	2b01      	cmp	r3, #1
 800d664:	d00a      	beq.n	800d67c <Connection_Interval_Update_Req+0x24>
 800d666:	4b06      	ldr	r3, [pc, #24]	@ (800d680 <Connection_Interval_Update_Req+0x28>)
 800d668:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d005      	beq.n	800d67c <Connection_Interval_Update_Req+0x24>
  {
    BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800d670:	4b03      	ldr	r3, [pc, #12]	@ (800d680 <Connection_Interval_Update_Req+0x28>)
 800d672:	8adb      	ldrh	r3, [r3, #22]
 800d674:	4618      	mov	r0, r3
 800d676:	f7ff ffa3 	bl	800d5c0 <BLE_SVC_L2CAP_Conn_Update>
  }

  return;
 800d67a:	bf00      	nop
 800d67c:	bf00      	nop
}
 800d67e:	bd80      	pop	{r7, pc}
 800d680:	200004dc 	.word	0x200004dc

0800d684 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b082      	sub	sp, #8
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800d68c:	2100      	movs	r1, #0
 800d68e:	2004      	movs	r0, #4
 800d690:	f000 fe0a 	bl	800e2a8 <UTIL_SEQ_SetTask>

  return;
 800d694:	bf00      	nop
}
 800d696:	3708      	adds	r7, #8
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}

0800d69c <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b082      	sub	sp, #8
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d6a4:	2001      	movs	r0, #1
 800d6a6:	f000 fe6b 	bl	800e380 <UTIL_SEQ_SetEvt>

  return;
 800d6aa:	bf00      	nop
}
 800d6ac:	3708      	adds	r7, #8
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}

0800d6b2 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800d6b2:	b580      	push	{r7, lr}
 800d6b4:	b082      	sub	sp, #8
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d6ba:	2001      	movs	r0, #1
 800d6bc:	f000 fe80 	bl	800e3c0 <UTIL_SEQ_WaitEvt>

  return;
 800d6c0:	bf00      	nop
}
 800d6c2:	3708      	adds	r7, #8
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}

0800d6c8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b084      	sub	sp, #16
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	685b      	ldr	r3, [r3, #4]
 800d6d8:	3308      	adds	r3, #8
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f7fd fa22 	bl	800ab24 <SVCCTL_UserEvtRx>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800d6e4:	7afb      	ldrb	r3, [r7, #11]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d003      	beq.n	800d6f2 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	2201      	movs	r2, #1
 800d6ee:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800d6f0:	e003      	b.n	800d6fa <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	701a      	strb	r2, [r3, #0]
  return;
 800d6f8:	bf00      	nop
}
 800d6fa:	3710      	adds	r7, #16
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}

0800d700 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b084      	sub	sp, #16
 800d704:	af00      	add	r7, sp, #0
 800d706:	4603      	mov	r3, r0
 800d708:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800d70a:	79fb      	ldrb	r3, [r7, #7]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d002      	beq.n	800d716 <BLE_StatusNot+0x16>
 800d710:	2b01      	cmp	r3, #1
 800d712:	d006      	beq.n	800d722 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800d714:	e00b      	b.n	800d72e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d716:	237f      	movs	r3, #127	@ 0x7f
 800d718:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800d71a:	68f8      	ldr	r0, [r7, #12]
 800d71c:	f000 fdf0 	bl	800e300 <UTIL_SEQ_PauseTask>
      break;
 800d720:	e005      	b.n	800d72e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d722:	237f      	movs	r3, #127	@ 0x7f
 800d724:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800d726:	68f8      	ldr	r0, [r7, #12]
 800d728:	f000 fe0a 	bl	800e340 <UTIL_SEQ_ResumeTask>
      break;
 800d72c:	bf00      	nop
  }

  return;
 800d72e:	bf00      	nop
}
 800d730:	3710      	adds	r7, #16
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}
	...

0800d738 <Hermes_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Hermes_Event_Handler(void *Event)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b08a      	sub	sp, #40	@ 0x28
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800d740:	2300      	movs	r3, #0
 800d742:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	3301      	adds	r3, #1
 800d74a:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800d74c:	6a3b      	ldr	r3, [r7, #32]
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	2bff      	cmp	r3, #255	@ 0xff
 800d752:	d14f      	bne.n	800d7f4 <Hermes_Event_Handler+0xbc>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800d754:	6a3b      	ldr	r3, [r7, #32]
 800d756:	3302      	adds	r3, #2
 800d758:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 800d75a:	69fb      	ldr	r3, [r7, #28]
 800d75c:	881b      	ldrh	r3, [r3, #0]
 800d75e:	b29b      	uxth	r3, r3
 800d760:	461a      	mov	r2, r3
 800d762:	f640 4301 	movw	r3, #3073	@ 0xc01
 800d766:	429a      	cmp	r2, r3
 800d768:	d140      	bne.n	800d7ec <Hermes_Event_Handler+0xb4>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800d76a:	69fb      	ldr	r3, [r7, #28]
 800d76c:	3302      	adds	r3, #2
 800d76e:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (BleApplicationContext.eeg_data_char_handle + 2))
 800d770:	69bb      	ldr	r3, [r7, #24]
 800d772:	885b      	ldrh	r3, [r3, #2]
 800d774:	b29b      	uxth	r3, r3
 800d776:	461a      	mov	r2, r3
 800d778:	4b22      	ldr	r3, [pc, #136]	@ (800d804 <Hermes_Event_Handler+0xcc>)
 800d77a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 800d77e:	3302      	adds	r3, #2
 800d780:	429a      	cmp	r2, r3
 800d782:	d118      	bne.n	800d7b6 <Hermes_Event_Handler+0x7e>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 800d784:	2301      	movs	r3, #1
 800d786:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800d78a:	69bb      	ldr	r3, [r7, #24]
 800d78c:	7a1b      	ldrb	r3, [r3, #8]
 800d78e:	f003 0301 	and.w	r3, r3, #1
 800d792:	2b00      	cmp	r3, #0
 800d794:	d007      	beq.n	800d7a6 <Hermes_Event_Handler+0x6e>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800d796:	2300      	movs	r3, #0
 800d798:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d79a:	f107 0308 	add.w	r3, r7, #8
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f000 f834 	bl	800d80c <P2PS_STM_App_Notification>
            		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, attribute_modified->Attr_Data[1]!=0);
                }
            }

        }
        break;
 800d7a4:	e024      	b.n	800d7f0 <Hermes_Event_Handler+0xb8>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d7aa:	f107 0308 	add.w	r3, r7, #8
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f000 f82c 	bl	800d80c <P2PS_STM_App_Notification>
        break;
 800d7b4:	e01c      	b.n	800d7f0 <Hermes_Event_Handler+0xb8>
            else if(attribute_modified->Attr_Handle == (BleApplicationContext.eeg_config_char_handle + 1))
 800d7b6:	69bb      	ldr	r3, [r7, #24]
 800d7b8:	885b      	ldrh	r3, [r3, #2]
 800d7ba:	b29b      	uxth	r3, r3
 800d7bc:	461a      	mov	r2, r3
 800d7be:	4b11      	ldr	r3, [pc, #68]	@ (800d804 <Hermes_Event_Handler+0xcc>)
 800d7c0:	f8b3 3092 	ldrh.w	r3, [r3, #146]	@ 0x92
 800d7c4:	3301      	adds	r3, #1
 800d7c6:	429a      	cmp	r2, r3
 800d7c8:	d112      	bne.n	800d7f0 <Hermes_Event_Handler+0xb8>
            	if(attribute_modified->Attr_Data[0]==0x02){
 800d7ca:	69bb      	ldr	r3, [r7, #24]
 800d7cc:	7a1b      	ldrb	r3, [r3, #8]
 800d7ce:	2b02      	cmp	r3, #2
 800d7d0:	d10e      	bne.n	800d7f0 <Hermes_Event_Handler+0xb8>
            		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, attribute_modified->Attr_Data[1]!=0);
 800d7d2:	69bb      	ldr	r3, [r7, #24]
 800d7d4:	7a5b      	ldrb	r3, [r3, #9]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	bf14      	ite	ne
 800d7da:	2301      	movne	r3, #1
 800d7dc:	2300      	moveq	r3, #0
 800d7de:	b2db      	uxtb	r3, r3
 800d7e0:	461a      	mov	r2, r3
 800d7e2:	2101      	movs	r1, #1
 800d7e4:	4808      	ldr	r0, [pc, #32]	@ (800d808 <Hermes_Event_Handler+0xd0>)
 800d7e6:	f7f6 fc29 	bl	800403c <HAL_GPIO_WritePin>
        break;
 800d7ea:	e001      	b.n	800d7f0 <Hermes_Event_Handler+0xb8>

        default:
          break;
 800d7ec:	bf00      	nop
 800d7ee:	e002      	b.n	800d7f6 <Hermes_Event_Handler+0xbe>
        break;
 800d7f0:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800d7f2:	e000      	b.n	800d7f6 <Hermes_Event_Handler+0xbe>

    default:
      break;
 800d7f4:	bf00      	nop
  }

  return(return_value);
 800d7f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3728      	adds	r7, #40	@ 0x28
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
 800d802:	bf00      	nop
 800d804:	200004dc 	.word	0x200004dc
 800d808:	48000400 	.word	0x48000400

0800d80c <P2PS_STM_App_Notification>:
//static void P2PS_APP_LED_BUTTON_context_Init(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b082      	sub	sp, #8
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */
/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d002      	beq.n	800d822 <P2PS_STM_App_Notification+0x16>
 800d81c:	2b01      	cmp	r3, #1
 800d81e:	d00a      	beq.n	800d836 <P2PS_STM_App_Notification+0x2a>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 800d820:	e013      	b.n	800d84a <P2PS_STM_App_Notification+0x3e>
      P2P_Server_App_Context.Notification_Status = 1;
 800d822:	4b0c      	ldr	r3, [pc, #48]	@ (800d854 <P2PS_STM_App_Notification+0x48>)
 800d824:	2201      	movs	r2, #1
 800d826:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n"); 
 800d828:	480b      	ldr	r0, [pc, #44]	@ (800d858 <P2PS_STM_App_Notification+0x4c>)
 800d82a:	f000 ff6b 	bl	800e704 <puts>
      APP_DBG_MSG(" \n\r");
 800d82e:	480b      	ldr	r0, [pc, #44]	@ (800d85c <P2PS_STM_App_Notification+0x50>)
 800d830:	f000 fef8 	bl	800e624 <iprintf>
      break;
 800d834:	e009      	b.n	800d84a <P2PS_STM_App_Notification+0x3e>
      P2P_Server_App_Context.Notification_Status = 0;
 800d836:	4b07      	ldr	r3, [pc, #28]	@ (800d854 <P2PS_STM_App_Notification+0x48>)
 800d838:	2200      	movs	r2, #0
 800d83a:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 800d83c:	4808      	ldr	r0, [pc, #32]	@ (800d860 <P2PS_STM_App_Notification+0x54>)
 800d83e:	f000 ff61 	bl	800e704 <puts>
      APP_DBG_MSG(" \n\r");
 800d842:	4806      	ldr	r0, [pc, #24]	@ (800d85c <P2PS_STM_App_Notification+0x50>)
 800d844:	f000 feee 	bl	800e624 <iprintf>
      break;
 800d848:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 800d84a:	bf00      	nop
}
 800d84c:	3708      	adds	r7, #8
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	200021dc 	.word	0x200021dc
 800d858:	08010c1c 	.word	0x08010c1c
 800d85c:	08010c50 	.word	0x08010c50
 800d860:	08010c54 	.word	0x08010c54

0800d864 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 800d864:	b480      	push	{r7}
 800d866:	b083      	sub	sp, #12
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	781b      	ldrb	r3, [r3, #0]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d006      	beq.n	800d882 <P2PS_APP_Notification+0x1e>
 800d874:	2b01      	cmp	r3, #1
 800d876:	d000      	beq.n	800d87a <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 800d878:	e004      	b.n	800d884 <P2PS_APP_Notification+0x20>
    	P2P_Server_App_Context.Notification_Status = 0;
 800d87a:	4b05      	ldr	r3, [pc, #20]	@ (800d890 <P2PS_APP_Notification+0x2c>)
 800d87c:	2200      	movs	r2, #0
 800d87e:	701a      	strb	r2, [r3, #0]
    break;
 800d880:	e000      	b.n	800d884 <P2PS_APP_Notification+0x20>
    break;
 800d882:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800d884:	bf00      	nop
}
 800d886:	370c      	adds	r7, #12
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr
 800d890:	200021dc 	.word	0x200021dc

0800d894 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */


#ifdef BLE_BUTTON_EVENTS
	UTIL_SEQ_RegTask( 1<< CFG_TASK_SWA_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, SWA_Send_Notification ); //
 800d898:	4a0c      	ldr	r2, [pc, #48]	@ (800d8cc <P2PS_APP_Init+0x38>)
 800d89a:	2100      	movs	r1, #0
 800d89c:	2008      	movs	r0, #8
 800d89e:	f000 fce1 	bl	800e264 <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_SWB_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, SWB_Send_Notification ); //
 800d8a2:	4a0b      	ldr	r2, [pc, #44]	@ (800d8d0 <P2PS_APP_Init+0x3c>)
 800d8a4:	2100      	movs	r1, #0
 800d8a6:	2010      	movs	r0, #16
 800d8a8:	f000 fcdc 	bl	800e264 <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_IMU_SAMPLE_ID, UTIL_SEQ_RFU, get_and_send_motion_samples ); //
 800d8ac:	4a09      	ldr	r2, [pc, #36]	@ (800d8d4 <P2PS_APP_Init+0x40>)
 800d8ae:	2100      	movs	r1, #0
 800d8b0:	2020      	movs	r0, #32
 800d8b2:	f000 fcd7 	bl	800e264 <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_ADS_SAMPLE_ID, UTIL_SEQ_RFU, APP_BLE_Manage_ADS1299_event_exec ); //
 800d8b6:	4a08      	ldr	r2, [pc, #32]	@ (800d8d8 <P2PS_APP_Init+0x44>)
 800d8b8:	2100      	movs	r1, #0
 800d8ba:	2040      	movs	r0, #64	@ 0x40
 800d8bc:	f000 fcd2 	bl	800e264 <UTIL_SEQ_RegTask>
//(FS) Need to attach whatever user function here

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 800d8c0:	4b06      	ldr	r3, [pc, #24]	@ (800d8dc <P2PS_APP_Init+0x48>)
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	701a      	strb	r2, [r3, #0]


  //P2PS_APP_LED_BUTTON_context_Init();
/* USER CODE END P2PS_APP_Init */
  return;
 800d8c6:	bf00      	nop
}
 800d8c8:	bd80      	pop	{r7, pc}
 800d8ca:	bf00      	nop
 800d8cc:	0800d9e1 	.word	0x0800d9e1
 800d8d0:	0800da0d 	.word	0x0800da0d
 800d8d4:	0800da39 	.word	0x0800da39
 800d8d8:	0800daa1 	.word	0x0800daa1
 800d8dc:	200021dc 	.word	0x200021dc

0800d8e0 <APP_SWA_Button_Action>:

}
#endif

void APP_SWA_Button_Action(void)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SWA_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 800d8e4:	2100      	movs	r1, #0
 800d8e6:	2008      	movs	r0, #8
 800d8e8:	f000 fcde 	bl	800e2a8 <UTIL_SEQ_SetTask>
  return;
 800d8ec:	bf00      	nop
}
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <APP_SWB_Button_Action>:

void APP_SWB_Button_Action(void)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SWB_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 800d8f4:	2100      	movs	r1, #0
 800d8f6:	2010      	movs	r0, #16
 800d8f8:	f000 fcd6 	bl	800e2a8 <UTIL_SEQ_SetTask>
  return;
 800d8fc:	bf00      	nop
}
 800d8fe:	bd80      	pop	{r7, pc}

0800d900 <APP_BLE_Manage_ADS1299_event>:


void APP_BLE_Manage_ADS1299_event(void){
 800d900:	b580      	push	{r7, lr}
 800d902:	af00      	add	r7, sp, #0

	if(P2P_Server_App_Context.Notification_Status==1){
 800d904:	4b2f      	ldr	r3, [pc, #188]	@ (800d9c4 <APP_BLE_Manage_ADS1299_event+0xc4>)
 800d906:	781b      	ldrb	r3, [r3, #0]
 800d908:	2b01      	cmp	r3, #1
 800d90a:	d158      	bne.n	800d9be <APP_BLE_Manage_ADS1299_event+0xbe>

		if(sample_index==0){
 800d90c:	4b2e      	ldr	r3, [pc, #184]	@ (800d9c8 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d90e:	781b      	ldrb	r3, [r3, #0]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d10d      	bne.n	800d930 <APP_BLE_Manage_ADS1299_event+0x30>
			buffered_packets_array[buffer_index][0] = packet_counter;
 800d914:	4b2d      	ldr	r3, [pc, #180]	@ (800d9cc <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d916:	781b      	ldrb	r3, [r3, #0]
 800d918:	461a      	mov	r2, r3
 800d91a:	4b2d      	ldr	r3, [pc, #180]	@ (800d9d0 <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d91c:	7818      	ldrb	r0, [r3, #0]
 800d91e:	492d      	ldr	r1, [pc, #180]	@ (800d9d4 <APP_BLE_Manage_ADS1299_event+0xd4>)
 800d920:	4613      	mov	r3, r2
 800d922:	011b      	lsls	r3, r3, #4
 800d924:	1a9b      	subs	r3, r3, r2
 800d926:	011b      	lsls	r3, r3, #4
 800d928:	4413      	add	r3, r2
 800d92a:	440b      	add	r3, r1
 800d92c:	4602      	mov	r2, r0
 800d92e:	701a      	strb	r2, [r3, #0]
		}

		ADS1299_ReadSamples(statusBuffer, &buffered_packets_array[buffer_index][sample_index*SAMPLE_SIZE+1]);
 800d930:	4b26      	ldr	r3, [pc, #152]	@ (800d9cc <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d932:	781b      	ldrb	r3, [r3, #0]
 800d934:	461a      	mov	r2, r3
 800d936:	4b24      	ldr	r3, [pc, #144]	@ (800d9c8 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d938:	781b      	ldrb	r3, [r3, #0]
 800d93a:	4619      	mov	r1, r3
 800d93c:	460b      	mov	r3, r1
 800d93e:	005b      	lsls	r3, r3, #1
 800d940:	440b      	add	r3, r1
 800d942:	00db      	lsls	r3, r3, #3
 800d944:	1c59      	adds	r1, r3, #1
 800d946:	4613      	mov	r3, r2
 800d948:	011b      	lsls	r3, r3, #4
 800d94a:	1a9b      	subs	r3, r3, r2
 800d94c:	011b      	lsls	r3, r3, #4
 800d94e:	4413      	add	r3, r2
 800d950:	440b      	add	r3, r1
 800d952:	4a20      	ldr	r2, [pc, #128]	@ (800d9d4 <APP_BLE_Manage_ADS1299_event+0xd4>)
 800d954:	4413      	add	r3, r2
 800d956:	4619      	mov	r1, r3
 800d958:	481f      	ldr	r0, [pc, #124]	@ (800d9d8 <APP_BLE_Manage_ADS1299_event+0xd8>)
 800d95a:	f7f3 fa8f 	bl	8000e7c <ADS1299_ReadSamples>
		sample_index++;
 800d95e:	4b1a      	ldr	r3, [pc, #104]	@ (800d9c8 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d960:	781b      	ldrb	r3, [r3, #0]
 800d962:	3301      	adds	r3, #1
 800d964:	b2da      	uxtb	r2, r3
 800d966:	4b18      	ldr	r3, [pc, #96]	@ (800d9c8 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d968:	701a      	strb	r2, [r3, #0]

		if(sample_index >= NB_SAMPLES_PER_PACKET){
 800d96a:	4b17      	ldr	r3, [pc, #92]	@ (800d9c8 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d96c:	781b      	ldrb	r3, [r3, #0]
 800d96e:	2b09      	cmp	r3, #9
 800d970:	d925      	bls.n	800d9be <APP_BLE_Manage_ADS1299_event+0xbe>


			buffer_index = (buffer_index + 1) % PACKETBUFFER_DEPTH;
 800d972:	4b16      	ldr	r3, [pc, #88]	@ (800d9cc <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d974:	781b      	ldrb	r3, [r3, #0]
 800d976:	1c5a      	adds	r2, r3, #1
 800d978:	4b18      	ldr	r3, [pc, #96]	@ (800d9dc <APP_BLE_Manage_ADS1299_event+0xdc>)
 800d97a:	fb83 1302 	smull	r1, r3, r3, r2
 800d97e:	4413      	add	r3, r2
 800d980:	1119      	asrs	r1, r3, #4
 800d982:	17d3      	asrs	r3, r2, #31
 800d984:	1ac9      	subs	r1, r1, r3
 800d986:	460b      	mov	r3, r1
 800d988:	011b      	lsls	r3, r3, #4
 800d98a:	1a5b      	subs	r3, r3, r1
 800d98c:	005b      	lsls	r3, r3, #1
 800d98e:	1ad1      	subs	r1, r2, r3
 800d990:	b2ca      	uxtb	r2, r1
 800d992:	4b0e      	ldr	r3, [pc, #56]	@ (800d9cc <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d994:	701a      	strb	r2, [r3, #0]
			packet_counter = (packet_counter + 1) % 128;
 800d996:	4b0e      	ldr	r3, [pc, #56]	@ (800d9d0 <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d998:	781b      	ldrb	r3, [r3, #0]
 800d99a:	3301      	adds	r3, #1
 800d99c:	425a      	negs	r2, r3
 800d99e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d9a6:	bf58      	it	pl
 800d9a8:	4253      	negpl	r3, r2
 800d9aa:	b2da      	uxtb	r2, r3
 800d9ac:	4b08      	ldr	r3, [pc, #32]	@ (800d9d0 <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d9ae:	701a      	strb	r2, [r3, #0]
			sample_index = 0;
 800d9b0:	4b05      	ldr	r3, [pc, #20]	@ (800d9c8 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	701a      	strb	r2, [r3, #0]

			// this will call BLE transfer
			UTIL_SEQ_SetTask( 1<<CFG_TASK_ADS_SAMPLE_ID, CFG_SCH_PRIO_0);
 800d9b6:	2100      	movs	r1, #0
 800d9b8:	2040      	movs	r0, #64	@ 0x40
 800d9ba:	f000 fc75 	bl	800e2a8 <UTIL_SEQ_SetTask>
		}
	}
}
 800d9be:	bf00      	nop
 800d9c0:	bd80      	pop	{r7, pc}
 800d9c2:	bf00      	nop
 800d9c4:	200021dc 	.word	0x200021dc
 800d9c8:	200021bc 	.word	0x200021bc
 800d9cc:	200021ba 	.word	0x200021ba
 800d9d0:	200021bd 	.word	0x200021bd
 800d9d4:	2000057c 	.word	0x2000057c
 800d9d8:	200021c0 	.word	0x200021c0
 800d9dc:	88888889 	.word	0x88888889

0800d9e0 <SWA_Send_Notification>:
	// insert local button management here
}


void SWA_Send_Notification(void)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	af00      	add	r7, sp, #0
	current_event_payload.event_type = EVENT_TYPE_BUTTON_PRESSED;
 800d9e4:	4b07      	ldr	r3, [pc, #28]	@ (800da04 <SWA_Send_Notification+0x24>)
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	701a      	strb	r2, [r3, #0]
	current_event_payload.source_id = BUTTON_ID_A;
 800d9ea:	4b06      	ldr	r3, [pc, #24]	@ (800da04 <SWA_Send_Notification+0x24>)
 800d9ec:	2201      	movs	r2, #1
 800d9ee:	705a      	strb	r2, [r3, #1]
	current_event_payload.packet_id = packet_counter;
 800d9f0:	4b05      	ldr	r3, [pc, #20]	@ (800da08 <SWA_Send_Notification+0x28>)
 800d9f2:	781a      	ldrb	r2, [r3, #0]
 800d9f4:	4b03      	ldr	r3, [pc, #12]	@ (800da04 <SWA_Send_Notification+0x24>)
 800d9f6:	709a      	strb	r2, [r3, #2]

	APP_BLE_Send_Event_Notification(&current_event_payload);
 800d9f8:	4802      	ldr	r0, [pc, #8]	@ (800da04 <SWA_Send_Notification+0x24>)
 800d9fa:	f7ff facd 	bl	800cf98 <APP_BLE_Send_Event_Notification>
}
 800d9fe:	bf00      	nop
 800da00:	bd80      	pop	{r7, pc}
 800da02:	bf00      	nop
 800da04:	200021c4 	.word	0x200021c4
 800da08:	200021bd 	.word	0x200021bd

0800da0c <SWB_Send_Notification>:


void SWB_Send_Notification(void)
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	af00      	add	r7, sp, #0
	current_event_payload.event_type = EVENT_TYPE_BUTTON_PRESSED;
 800da10:	4b07      	ldr	r3, [pc, #28]	@ (800da30 <SWB_Send_Notification+0x24>)
 800da12:	2201      	movs	r2, #1
 800da14:	701a      	strb	r2, [r3, #0]
	current_event_payload.source_id = BUTTON_ID_B;
 800da16:	4b06      	ldr	r3, [pc, #24]	@ (800da30 <SWB_Send_Notification+0x24>)
 800da18:	2202      	movs	r2, #2
 800da1a:	705a      	strb	r2, [r3, #1]
	current_event_payload.packet_id = packet_counter;
 800da1c:	4b05      	ldr	r3, [pc, #20]	@ (800da34 <SWB_Send_Notification+0x28>)
 800da1e:	781a      	ldrb	r2, [r3, #0]
 800da20:	4b03      	ldr	r3, [pc, #12]	@ (800da30 <SWB_Send_Notification+0x24>)
 800da22:	709a      	strb	r2, [r3, #2]

	APP_BLE_Send_Event_Notification(&current_event_payload);
 800da24:	4802      	ldr	r0, [pc, #8]	@ (800da30 <SWB_Send_Notification+0x24>)
 800da26:	f7ff fab7 	bl	800cf98 <APP_BLE_Send_Event_Notification>
}
 800da2a:	bf00      	nop
 800da2c:	bd80      	pop	{r7, pc}
 800da2e:	bf00      	nop
 800da30:	200021c4 	.word	0x200021c4
 800da34:	200021bd 	.word	0x200021bd

0800da38 <get_and_send_motion_samples>:

static uint8_t peripheralSwitch = 0;

void get_and_send_motion_samples(void){
 800da38:	b580      	push	{r7, lr}
 800da3a:	af00      	add	r7, sp, #0
	get_and_send_imu_sample();
 800da3c:	f000 f802 	bl	800da44 <get_and_send_imu_sample>
}
 800da40:	bf00      	nop
 800da42:	bd80      	pop	{r7, pc}

0800da44 <get_and_send_imu_sample>:


void get_and_send_imu_sample(void){
 800da44:	b580      	push	{r7, lr}
 800da46:	b082      	sub	sp, #8
 800da48:	af00      	add	r7, sp, #0

	if(P2P_Server_App_Context.Notification_Status==1){
 800da4a:	4b11      	ldr	r3, [pc, #68]	@ (800da90 <get_and_send_imu_sample+0x4c>)
 800da4c:	781b      	ldrb	r3, [r3, #0]
 800da4e:	2b01      	cmp	r3, #1
 800da50:	d11a      	bne.n	800da88 <get_and_send_imu_sample+0x44>

		int16_t* imu_sample = ism330_ReadIMU();
 800da52:	f7f4 fcd1 	bl	80023f8 <ism330_ReadIMU>
 800da56:	6078      	str	r0, [r7, #4]
		int16_t* compass_sample = lis3mdl_ReadMag();
 800da58:	f7f4 fd6e 	bl	8002538 <lis3mdl_ReadMag>
 800da5c:	6038      	str	r0, [r7, #0]

		memcpy(motion_packet,imu_sample,6*sizeof(int16_t));
 800da5e:	220c      	movs	r2, #12
 800da60:	6879      	ldr	r1, [r7, #4]
 800da62:	480c      	ldr	r0, [pc, #48]	@ (800da94 <get_and_send_imu_sample+0x50>)
 800da64:	f000 ffc3 	bl	800e9ee <memcpy>
		memcpy(&motion_packet[sizeof(int16_t)*6],compass_sample,3*sizeof(int16_t));
 800da68:	2206      	movs	r2, #6
 800da6a:	6839      	ldr	r1, [r7, #0]
 800da6c:	480a      	ldr	r0, [pc, #40]	@ (800da98 <get_and_send_imu_sample+0x54>)
 800da6e:	f000 ffbe 	bl	800e9ee <memcpy>

		if(APP_BLE_Send_IMU_Notification((uint8_t*)motion_packet)!=0){
 800da72:	4808      	ldr	r0, [pc, #32]	@ (800da94 <get_and_send_imu_sample+0x50>)
 800da74:	f7ff faac 	bl	800cfd0 <APP_BLE_Send_IMU_Notification>
 800da78:	4603      	mov	r3, r0
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d004      	beq.n	800da88 <get_and_send_imu_sample+0x44>
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800da7e:	2201      	movs	r2, #1
 800da80:	2101      	movs	r1, #1
 800da82:	4806      	ldr	r0, [pc, #24]	@ (800da9c <get_and_send_imu_sample+0x58>)
 800da84:	f7f6 fada 	bl	800403c <HAL_GPIO_WritePin>
		}
	}
}
 800da88:	bf00      	nop
 800da8a:	3708      	adds	r7, #8
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	200021dc 	.word	0x200021dc
 800da94:	200021c8 	.word	0x200021c8
 800da98:	200021d4 	.word	0x200021d4
 800da9c:	48000400 	.word	0x48000400

0800daa0 <APP_BLE_Manage_ADS1299_event_exec>:

}


void APP_BLE_Manage_ADS1299_event_exec(void)
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	b082      	sub	sp, #8
 800daa4:	af00      	add	r7, sp, #0
	//TODO: will need to validate we're sending the right buffer, somehow (need read pointer)

	uint8_t buffer_index_tmp = 0;
 800daa6:	2300      	movs	r3, #0
 800daa8:	71fb      	strb	r3, [r7, #7]

	if (read_index != buffer_index) {
 800daaa:	4b1e      	ldr	r3, [pc, #120]	@ (800db24 <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800daac:	781a      	ldrb	r2, [r3, #0]
 800daae:	4b1e      	ldr	r3, [pc, #120]	@ (800db28 <APP_BLE_Manage_ADS1299_event_exec+0x88>)
 800dab0:	781b      	ldrb	r3, [r3, #0]
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d02d      	beq.n	800db12 <APP_BLE_Manage_ADS1299_event_exec+0x72>
		if(APP_BLE_Send_EEGData_Notification(buffered_packets_array[read_index], PACKET_SIZE)!=0){
 800dab6:	4b1b      	ldr	r3, [pc, #108]	@ (800db24 <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800dab8:	781b      	ldrb	r3, [r3, #0]
 800daba:	461a      	mov	r2, r3
 800dabc:	4613      	mov	r3, r2
 800dabe:	011b      	lsls	r3, r3, #4
 800dac0:	1a9b      	subs	r3, r3, r2
 800dac2:	011b      	lsls	r3, r3, #4
 800dac4:	4413      	add	r3, r2
 800dac6:	4a19      	ldr	r2, [pc, #100]	@ (800db2c <APP_BLE_Manage_ADS1299_event_exec+0x8c>)
 800dac8:	4413      	add	r3, r2
 800daca:	21f1      	movs	r1, #241	@ 0xf1
 800dacc:	4618      	mov	r0, r3
 800dace:	f7ff fa41 	bl	800cf54 <APP_BLE_Send_EEGData_Notification>
 800dad2:	4603      	mov	r3, r0
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d009      	beq.n	800daec <APP_BLE_Manage_ADS1299_event_exec+0x4c>
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800dad8:	2201      	movs	r2, #1
 800dada:	2101      	movs	r1, #1
 800dadc:	4814      	ldr	r0, [pc, #80]	@ (800db30 <APP_BLE_Manage_ADS1299_event_exec+0x90>)
 800dade:	f7f6 faad 	bl	800403c <HAL_GPIO_WritePin>
			UTIL_SEQ_SetTask( 1<<CFG_TASK_ADS_SAMPLE_ID, CFG_SCH_PRIO_0);
 800dae2:	2100      	movs	r1, #0
 800dae4:	2040      	movs	r0, #64	@ 0x40
 800dae6:	f000 fbdf 	bl	800e2a8 <UTIL_SEQ_SetTask>
			return;
 800daea:	e017      	b.n	800db1c <APP_BLE_Manage_ADS1299_event_exec+0x7c>
		}
	    read_index = (read_index + 1) % PACKETBUFFER_DEPTH;
 800daec:	4b0d      	ldr	r3, [pc, #52]	@ (800db24 <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800daee:	781b      	ldrb	r3, [r3, #0]
 800daf0:	1c5a      	adds	r2, r3, #1
 800daf2:	4b10      	ldr	r3, [pc, #64]	@ (800db34 <APP_BLE_Manage_ADS1299_event_exec+0x94>)
 800daf4:	fb83 1302 	smull	r1, r3, r3, r2
 800daf8:	4413      	add	r3, r2
 800dafa:	1119      	asrs	r1, r3, #4
 800dafc:	17d3      	asrs	r3, r2, #31
 800dafe:	1ac9      	subs	r1, r1, r3
 800db00:	460b      	mov	r3, r1
 800db02:	011b      	lsls	r3, r3, #4
 800db04:	1a5b      	subs	r3, r3, r1
 800db06:	005b      	lsls	r3, r3, #1
 800db08:	1ad1      	subs	r1, r2, r3
 800db0a:	b2ca      	uxtb	r2, r1
 800db0c:	4b05      	ldr	r3, [pc, #20]	@ (800db24 <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800db0e:	701a      	strb	r2, [r3, #0]
 800db10:	e004      	b.n	800db1c <APP_BLE_Manage_ADS1299_event_exec+0x7c>
	}else{
		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800db12:	2201      	movs	r2, #1
 800db14:	2101      	movs	r1, #1
 800db16:	4806      	ldr	r0, [pc, #24]	@ (800db30 <APP_BLE_Manage_ADS1299_event_exec+0x90>)
 800db18:	f7f6 fa90 	bl	800403c <HAL_GPIO_WritePin>
	}

}
 800db1c:	3708      	adds	r7, #8
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
 800db22:	bf00      	nop
 800db24:	200021bb 	.word	0x200021bb
 800db28:	200021ba 	.word	0x200021ba
 800db2c:	2000057c 	.word	0x2000057c
 800db30:	48000400 	.word	0x48000400
 800db34:	88888889 	.word	0x88888889

0800db38 <is_connected>:



uint8_t is_connected(void){
 800db38:	b480      	push	{r7}
 800db3a:	af00      	add	r7, sp, #0
	return P2P_Server_App_Context.Notification_Status == 1;
 800db3c:	4b05      	ldr	r3, [pc, #20]	@ (800db54 <is_connected+0x1c>)
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	2b01      	cmp	r3, #1
 800db42:	bf0c      	ite	eq
 800db44:	2301      	moveq	r3, #1
 800db46:	2300      	movne	r3, #0
 800db48:	b2db      	uxtb	r3, r3
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	46bd      	mov	sp, r7
 800db4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db52:	4770      	bx	lr
 800db54:	200021dc 	.word	0x200021dc

0800db58 <LL_PWR_EnableBootC2>:
{
 800db58:	b480      	push	{r7}
 800db5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800db5c:	4b05      	ldr	r3, [pc, #20]	@ (800db74 <LL_PWR_EnableBootC2+0x1c>)
 800db5e:	68db      	ldr	r3, [r3, #12]
 800db60:	4a04      	ldr	r2, [pc, #16]	@ (800db74 <LL_PWR_EnableBootC2+0x1c>)
 800db62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db66:	60d3      	str	r3, [r2, #12]
}
 800db68:	bf00      	nop
 800db6a:	46bd      	mov	sp, r7
 800db6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db70:	4770      	bx	lr
 800db72:	bf00      	nop
 800db74:	58000400 	.word	0x58000400

0800db78 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800db78:	b480      	push	{r7}
 800db7a:	b083      	sub	sp, #12
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800db80:	4b06      	ldr	r3, [pc, #24]	@ (800db9c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800db82:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800db86:	4905      	ldr	r1, [pc, #20]	@ (800db9c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	4313      	orrs	r3, r2
 800db8c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800db90:	bf00      	nop
 800db92:	370c      	adds	r7, #12
 800db94:	46bd      	mov	sp, r7
 800db96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9a:	4770      	bx	lr
 800db9c:	58000800 	.word	0x58000800

0800dba0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b083      	sub	sp, #12
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800dba8:	4b05      	ldr	r3, [pc, #20]	@ (800dbc0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800dbaa:	6a1a      	ldr	r2, [r3, #32]
 800dbac:	4904      	ldr	r1, [pc, #16]	@ (800dbc0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	620b      	str	r3, [r1, #32]
}
 800dbb4:	bf00      	nop
 800dbb6:	370c      	adds	r7, #12
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbbe:	4770      	bx	lr
 800dbc0:	58000800 	.word	0x58000800

0800dbc4 <LL_AHB3_GRP1_EnableClock>:
{
 800dbc4:	b480      	push	{r7}
 800dbc6:	b085      	sub	sp, #20
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800dbcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dbd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	4313      	orrs	r3, r2
 800dbda:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800dbdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbe0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	4013      	ands	r3, r2
 800dbe6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
}
 800dbea:	bf00      	nop
 800dbec:	3714      	adds	r7, #20
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf4:	4770      	bx	lr

0800dbf6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800dbf6:	b480      	push	{r7}
 800dbf8:	b085      	sub	sp, #20
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800dbfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc02:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800dc06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	4313      	orrs	r3, r2
 800dc0e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800dc12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc16:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	4013      	ands	r3, r2
 800dc1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800dc20:	68fb      	ldr	r3, [r7, #12]
}
 800dc22:	bf00      	nop
 800dc24:	3714      	adds	r7, #20
 800dc26:	46bd      	mov	sp, r7
 800dc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2c:	4770      	bx	lr

0800dc2e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800dc2e:	b480      	push	{r7}
 800dc30:	b083      	sub	sp, #12
 800dc32:	af00      	add	r7, sp, #0
 800dc34:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	601a      	str	r2, [r3, #0]
}
 800dc42:	bf00      	nop
 800dc44:	370c      	adds	r7, #12
 800dc46:	46bd      	mov	sp, r7
 800dc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4c:	4770      	bx	lr

0800dc4e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800dc4e:	b480      	push	{r7}
 800dc50:	b083      	sub	sp, #12
 800dc52:	af00      	add	r7, sp, #0
 800dc54:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f043 0201 	orr.w	r2, r3, #1
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	601a      	str	r2, [r3, #0]
}
 800dc62:	bf00      	nop
 800dc64:	370c      	adds	r7, #12
 800dc66:	46bd      	mov	sp, r7
 800dc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6c:	4770      	bx	lr

0800dc6e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dc6e:	b480      	push	{r7}
 800dc70:	b083      	sub	sp, #12
 800dc72:	af00      	add	r7, sp, #0
 800dc74:	6078      	str	r0, [r7, #4]
 800dc76:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	685a      	ldr	r2, [r3, #4]
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	041b      	lsls	r3, r3, #16
 800dc80:	43db      	mvns	r3, r3
 800dc82:	401a      	ands	r2, r3
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	605a      	str	r2, [r3, #4]
}
 800dc88:	bf00      	nop
 800dc8a:	370c      	adds	r7, #12
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc92:	4770      	bx	lr

0800dc94 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dc94:	b480      	push	{r7}
 800dc96:	b083      	sub	sp, #12
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
 800dc9c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	685a      	ldr	r2, [r3, #4]
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	041b      	lsls	r3, r3, #16
 800dca6:	431a      	orrs	r2, r3
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	605a      	str	r2, [r3, #4]
}
 800dcac:	bf00      	nop
 800dcae:	370c      	adds	r7, #12
 800dcb0:	46bd      	mov	sp, r7
 800dcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb6:	4770      	bx	lr

0800dcb8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dcb8:	b480      	push	{r7}
 800dcba:	b083      	sub	sp, #12
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
 800dcc0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	685a      	ldr	r2, [r3, #4]
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	43db      	mvns	r3, r3
 800dcca:	401a      	ands	r2, r3
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	605a      	str	r2, [r3, #4]
}
 800dcd0:	bf00      	nop
 800dcd2:	370c      	adds	r7, #12
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr

0800dcdc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b083      	sub	sp, #12
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
 800dce4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	683a      	ldr	r2, [r7, #0]
 800dcea:	609a      	str	r2, [r3, #8]
}
 800dcec:	bf00      	nop
 800dcee:	370c      	adds	r7, #12
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf6:	4770      	bx	lr

0800dcf8 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dcf8:	b480      	push	{r7}
 800dcfa:	b083      	sub	sp, #12
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	041a      	lsls	r2, r3, #16
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	609a      	str	r2, [r3, #8]
}
 800dd0a:	bf00      	nop
 800dd0c:	370c      	adds	r7, #12
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd14:	4770      	bx	lr

0800dd16 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800dd16:	b480      	push	{r7}
 800dd18:	b083      	sub	sp, #12
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
 800dd1e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	68da      	ldr	r2, [r3, #12]
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	4013      	ands	r3, r2
 800dd28:	683a      	ldr	r2, [r7, #0]
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d101      	bne.n	800dd32 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800dd2e:	2301      	movs	r3, #1
 800dd30:	e000      	b.n	800dd34 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800dd32:	2300      	movs	r3, #0
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	370c      	adds	r7, #12
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr

0800dd40 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b083      	sub	sp, #12
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
 800dd48:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	69da      	ldr	r2, [r3, #28]
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	4013      	ands	r3, r2
 800dd52:	683a      	ldr	r2, [r7, #0]
 800dd54:	429a      	cmp	r2, r3
 800dd56:	d101      	bne.n	800dd5c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800dd58:	2301      	movs	r3, #1
 800dd5a:	e000      	b.n	800dd5e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800dd5c:	2300      	movs	r3, #0
}
 800dd5e:	4618      	mov	r0, r3
 800dd60:	370c      	adds	r7, #12
 800dd62:	46bd      	mov	sp, r7
 800dd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd68:	4770      	bx	lr
	...

0800dd6c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800dd70:	2102      	movs	r1, #2
 800dd72:	4818      	ldr	r0, [pc, #96]	@ (800ddd4 <HW_IPCC_Rx_Handler+0x68>)
 800dd74:	f7ff ffe4 	bl	800dd40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d008      	beq.n	800dd90 <HW_IPCC_Rx_Handler+0x24>
 800dd7e:	4b15      	ldr	r3, [pc, #84]	@ (800ddd4 <HW_IPCC_Rx_Handler+0x68>)
 800dd80:	685b      	ldr	r3, [r3, #4]
 800dd82:	f003 0302 	and.w	r3, r3, #2
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d102      	bne.n	800dd90 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800dd8a:	f000 f8d5 	bl	800df38 <HW_IPCC_SYS_EvtHandler>
 800dd8e:	e01e      	b.n	800ddce <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800dd90:	2101      	movs	r1, #1
 800dd92:	4810      	ldr	r0, [pc, #64]	@ (800ddd4 <HW_IPCC_Rx_Handler+0x68>)
 800dd94:	f7ff ffd4 	bl	800dd40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800dd98:	4603      	mov	r3, r0
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d008      	beq.n	800ddb0 <HW_IPCC_Rx_Handler+0x44>
 800dd9e:	4b0d      	ldr	r3, [pc, #52]	@ (800ddd4 <HW_IPCC_Rx_Handler+0x68>)
 800dda0:	685b      	ldr	r3, [r3, #4]
 800dda2:	f003 0301 	and.w	r3, r3, #1
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d102      	bne.n	800ddb0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800ddaa:	f000 f889 	bl	800dec0 <HW_IPCC_BLE_EvtHandler>
 800ddae:	e00e      	b.n	800ddce <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800ddb0:	2108      	movs	r1, #8
 800ddb2:	4808      	ldr	r0, [pc, #32]	@ (800ddd4 <HW_IPCC_Rx_Handler+0x68>)
 800ddb4:	f7ff ffc4 	bl	800dd40 <LL_C2_IPCC_IsActiveFlag_CHx>
 800ddb8:	4603      	mov	r3, r0
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d008      	beq.n	800ddd0 <HW_IPCC_Rx_Handler+0x64>
 800ddbe:	4b05      	ldr	r3, [pc, #20]	@ (800ddd4 <HW_IPCC_Rx_Handler+0x68>)
 800ddc0:	685b      	ldr	r3, [r3, #4]
 800ddc2:	f003 0308 	and.w	r3, r3, #8
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d102      	bne.n	800ddd0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800ddca:	f000 f901 	bl	800dfd0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800ddce:	bf00      	nop
 800ddd0:	bf00      	nop
}
 800ddd2:	bd80      	pop	{r7, pc}
 800ddd4:	58000c00 	.word	0x58000c00

0800ddd8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800dddc:	2102      	movs	r1, #2
 800ddde:	4818      	ldr	r0, [pc, #96]	@ (800de40 <HW_IPCC_Tx_Handler+0x68>)
 800dde0:	f7ff ff99 	bl	800dd16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800dde4:	4603      	mov	r3, r0
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d108      	bne.n	800ddfc <HW_IPCC_Tx_Handler+0x24>
 800ddea:	4b15      	ldr	r3, [pc, #84]	@ (800de40 <HW_IPCC_Tx_Handler+0x68>)
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d102      	bne.n	800ddfc <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800ddf6:	f000 f893 	bl	800df20 <HW_IPCC_SYS_CmdEvtHandler>
 800ddfa:	e01e      	b.n	800de3a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800ddfc:	2108      	movs	r1, #8
 800ddfe:	4810      	ldr	r0, [pc, #64]	@ (800de40 <HW_IPCC_Tx_Handler+0x68>)
 800de00:	f7ff ff89 	bl	800dd16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800de04:	4603      	mov	r3, r0
 800de06:	2b00      	cmp	r3, #0
 800de08:	d108      	bne.n	800de1c <HW_IPCC_Tx_Handler+0x44>
 800de0a:	4b0d      	ldr	r3, [pc, #52]	@ (800de40 <HW_IPCC_Tx_Handler+0x68>)
 800de0c:	685b      	ldr	r3, [r3, #4]
 800de0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800de12:	2b00      	cmp	r3, #0
 800de14:	d102      	bne.n	800de1c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800de16:	f000 f8bd 	bl	800df94 <HW_IPCC_MM_FreeBufHandler>
 800de1a:	e00e      	b.n	800de3a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800de1c:	2120      	movs	r1, #32
 800de1e:	4808      	ldr	r0, [pc, #32]	@ (800de40 <HW_IPCC_Tx_Handler+0x68>)
 800de20:	f7ff ff79 	bl	800dd16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800de24:	4603      	mov	r3, r0
 800de26:	2b00      	cmp	r3, #0
 800de28:	d108      	bne.n	800de3c <HW_IPCC_Tx_Handler+0x64>
 800de2a:	4b05      	ldr	r3, [pc, #20]	@ (800de40 <HW_IPCC_Tx_Handler+0x68>)
 800de2c:	685b      	ldr	r3, [r3, #4]
 800de2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800de32:	2b00      	cmp	r3, #0
 800de34:	d102      	bne.n	800de3c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800de36:	f000 f84f 	bl	800ded8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800de3a:	bf00      	nop
 800de3c:	bf00      	nop
}
 800de3e:	bd80      	pop	{r7, pc}
 800de40:	58000c00 	.word	0x58000c00

0800de44 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800de44:	b580      	push	{r7, lr}
 800de46:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800de48:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800de4c:	f7ff fed3 	bl	800dbf6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800de50:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800de54:	f7ff fea4 	bl	800dba0 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800de58:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800de5c:	f7ff fe8c 	bl	800db78 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800de60:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800de62:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800de64:	f7ff fe78 	bl	800db58 <LL_PWR_EnableBootC2>

  return;
 800de68:	bf00      	nop
}
 800de6a:	bd80      	pop	{r7, pc}

0800de6c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800de70:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800de74:	f7ff fea6 	bl	800dbc4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800de78:	4806      	ldr	r0, [pc, #24]	@ (800de94 <HW_IPCC_Init+0x28>)
 800de7a:	f7ff fee8 	bl	800dc4e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800de7e:	4805      	ldr	r0, [pc, #20]	@ (800de94 <HW_IPCC_Init+0x28>)
 800de80:	f7ff fed5 	bl	800dc2e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800de84:	202c      	movs	r0, #44	@ 0x2c
 800de86:	f7f5 fbf2 	bl	800366e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800de8a:	202d      	movs	r0, #45	@ 0x2d
 800de8c:	f7f5 fbef 	bl	800366e <HAL_NVIC_EnableIRQ>

  return;
 800de90:	bf00      	nop
}
 800de92:	bd80      	pop	{r7, pc}
 800de94:	58000c00 	.word	0x58000c00

0800de98 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800de9c:	2101      	movs	r1, #1
 800de9e:	4802      	ldr	r0, [pc, #8]	@ (800dea8 <HW_IPCC_BLE_Init+0x10>)
 800dea0:	f7ff ff0a 	bl	800dcb8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800dea4:	bf00      	nop
}
 800dea6:	bd80      	pop	{r7, pc}
 800dea8:	58000c00 	.word	0x58000c00

0800deac <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800deac:	b580      	push	{r7, lr}
 800deae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800deb0:	2101      	movs	r1, #1
 800deb2:	4802      	ldr	r0, [pc, #8]	@ (800debc <HW_IPCC_BLE_SendCmd+0x10>)
 800deb4:	f7ff ff20 	bl	800dcf8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800deb8:	bf00      	nop
}
 800deba:	bd80      	pop	{r7, pc}
 800debc:	58000c00 	.word	0x58000c00

0800dec0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800dec0:	b580      	push	{r7, lr}
 800dec2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800dec4:	f7fd fad8 	bl	800b478 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800dec8:	2101      	movs	r1, #1
 800deca:	4802      	ldr	r0, [pc, #8]	@ (800ded4 <HW_IPCC_BLE_EvtHandler+0x14>)
 800decc:	f7ff ff06 	bl	800dcdc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800ded0:	bf00      	nop
}
 800ded2:	bd80      	pop	{r7, pc}
 800ded4:	58000c00 	.word	0x58000c00

0800ded8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800dedc:	2120      	movs	r1, #32
 800dede:	4803      	ldr	r0, [pc, #12]	@ (800deec <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800dee0:	f7ff fed8 	bl	800dc94 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800dee4:	f7fd faf8 	bl	800b4d8 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800dee8:	bf00      	nop
}
 800deea:	bd80      	pop	{r7, pc}
 800deec:	58000c00 	.word	0x58000c00

0800def0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800def0:	b580      	push	{r7, lr}
 800def2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800def4:	2102      	movs	r1, #2
 800def6:	4802      	ldr	r0, [pc, #8]	@ (800df00 <HW_IPCC_SYS_Init+0x10>)
 800def8:	f7ff fede 	bl	800dcb8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800defc:	bf00      	nop
}
 800defe:	bd80      	pop	{r7, pc}
 800df00:	58000c00 	.word	0x58000c00

0800df04 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800df04:	b580      	push	{r7, lr}
 800df06:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800df08:	2102      	movs	r1, #2
 800df0a:	4804      	ldr	r0, [pc, #16]	@ (800df1c <HW_IPCC_SYS_SendCmd+0x18>)
 800df0c:	f7ff fef4 	bl	800dcf8 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800df10:	2102      	movs	r1, #2
 800df12:	4802      	ldr	r0, [pc, #8]	@ (800df1c <HW_IPCC_SYS_SendCmd+0x18>)
 800df14:	f7ff feab 	bl	800dc6e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800df18:	bf00      	nop
}
 800df1a:	bd80      	pop	{r7, pc}
 800df1c:	58000c00 	.word	0x58000c00

0800df20 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800df20:	b580      	push	{r7, lr}
 800df22:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800df24:	2102      	movs	r1, #2
 800df26:	4803      	ldr	r0, [pc, #12]	@ (800df34 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800df28:	f7ff feb4 	bl	800dc94 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800df2c:	f7fd fb24 	bl	800b578 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800df30:	bf00      	nop
}
 800df32:	bd80      	pop	{r7, pc}
 800df34:	58000c00 	.word	0x58000c00

0800df38 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800df3c:	f7fd fb32 	bl	800b5a4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800df40:	2102      	movs	r1, #2
 800df42:	4802      	ldr	r0, [pc, #8]	@ (800df4c <HW_IPCC_SYS_EvtHandler+0x14>)
 800df44:	f7ff feca 	bl	800dcdc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800df48:	bf00      	nop
}
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	58000c00 	.word	0x58000c00

0800df50 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b082      	sub	sp, #8
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800df58:	2108      	movs	r1, #8
 800df5a:	480c      	ldr	r0, [pc, #48]	@ (800df8c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800df5c:	f7ff fedb 	bl	800dd16 <LL_C1_IPCC_IsActiveFlag_CHx>
 800df60:	4603      	mov	r3, r0
 800df62:	2b00      	cmp	r3, #0
 800df64:	d007      	beq.n	800df76 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800df66:	4a0a      	ldr	r2, [pc, #40]	@ (800df90 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800df6c:	2108      	movs	r1, #8
 800df6e:	4807      	ldr	r0, [pc, #28]	@ (800df8c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800df70:	f7ff fe7d 	bl	800dc6e <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800df74:	e006      	b.n	800df84 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800df7a:	2108      	movs	r1, #8
 800df7c:	4803      	ldr	r0, [pc, #12]	@ (800df8c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800df7e:	f7ff febb 	bl	800dcf8 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800df82:	bf00      	nop
}
 800df84:	3708      	adds	r7, #8
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}
 800df8a:	bf00      	nop
 800df8c:	58000c00 	.word	0x58000c00
 800df90:	200021e4 	.word	0x200021e4

0800df94 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800df94:	b580      	push	{r7, lr}
 800df96:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800df98:	2108      	movs	r1, #8
 800df9a:	4806      	ldr	r0, [pc, #24]	@ (800dfb4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800df9c:	f7ff fe7a 	bl	800dc94 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800dfa0:	4b05      	ldr	r3, [pc, #20]	@ (800dfb8 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800dfa6:	2108      	movs	r1, #8
 800dfa8:	4802      	ldr	r0, [pc, #8]	@ (800dfb4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800dfaa:	f7ff fea5 	bl	800dcf8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800dfae:	bf00      	nop
}
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	bf00      	nop
 800dfb4:	58000c00 	.word	0x58000c00
 800dfb8:	200021e4 	.word	0x200021e4

0800dfbc <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800dfc0:	2108      	movs	r1, #8
 800dfc2:	4802      	ldr	r0, [pc, #8]	@ (800dfcc <HW_IPCC_TRACES_Init+0x10>)
 800dfc4:	f7ff fe78 	bl	800dcb8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800dfc8:	bf00      	nop
}
 800dfca:	bd80      	pop	{r7, pc}
 800dfcc:	58000c00 	.word	0x58000c00

0800dfd0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800dfd4:	f7fd fb8e 	bl	800b6f4 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800dfd8:	2108      	movs	r1, #8
 800dfda:	4802      	ldr	r0, [pc, #8]	@ (800dfe4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800dfdc:	f7ff fe7e 	bl	800dcdc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800dfe0:	bf00      	nop
}
 800dfe2:	bd80      	pop	{r7, pc}
 800dfe4:	58000c00 	.word	0x58000c00

0800dfe8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800dfe8:	b480      	push	{r7}
 800dfea:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800dfec:	4b05      	ldr	r3, [pc, #20]	@ (800e004 <UTIL_LPM_Init+0x1c>)
 800dfee:	2200      	movs	r2, #0
 800dff0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800dff2:	4b05      	ldr	r3, [pc, #20]	@ (800e008 <UTIL_LPM_Init+0x20>)
 800dff4:	2200      	movs	r2, #0
 800dff6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800dff8:	bf00      	nop
 800dffa:	46bd      	mov	sp, r7
 800dffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e000:	4770      	bx	lr
 800e002:	bf00      	nop
 800e004:	200021e8 	.word	0x200021e8
 800e008:	200021ec 	.word	0x200021ec

0800e00c <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800e00c:	b480      	push	{r7}
 800e00e:	b087      	sub	sp, #28
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
 800e014:	460b      	mov	r3, r1
 800e016:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e018:	f3ef 8310 	mrs	r3, PRIMASK
 800e01c:	613b      	str	r3, [r7, #16]
  return(result);
 800e01e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800e020:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e022:	b672      	cpsid	i
}
 800e024:	bf00      	nop
  
  switch(state)
 800e026:	78fb      	ldrb	r3, [r7, #3]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d008      	beq.n	800e03e <UTIL_LPM_SetOffMode+0x32>
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d10e      	bne.n	800e04e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800e030:	4b0d      	ldr	r3, [pc, #52]	@ (800e068 <UTIL_LPM_SetOffMode+0x5c>)
 800e032:	681a      	ldr	r2, [r3, #0]
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	4313      	orrs	r3, r2
 800e038:	4a0b      	ldr	r2, [pc, #44]	@ (800e068 <UTIL_LPM_SetOffMode+0x5c>)
 800e03a:	6013      	str	r3, [r2, #0]
      break;
 800e03c:	e008      	b.n	800e050 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	43da      	mvns	r2, r3
 800e042:	4b09      	ldr	r3, [pc, #36]	@ (800e068 <UTIL_LPM_SetOffMode+0x5c>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4013      	ands	r3, r2
 800e048:	4a07      	ldr	r2, [pc, #28]	@ (800e068 <UTIL_LPM_SetOffMode+0x5c>)
 800e04a:	6013      	str	r3, [r2, #0]
      break;
 800e04c:	e000      	b.n	800e050 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800e04e:	bf00      	nop
 800e050:	697b      	ldr	r3, [r7, #20]
 800e052:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	f383 8810 	msr	PRIMASK, r3
}
 800e05a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800e05c:	bf00      	nop
 800e05e:	371c      	adds	r7, #28
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr
 800e068:	200021ec 	.word	0x200021ec

0800e06c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b090      	sub	sp, #64	@ 0x40
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800e074:	4b73      	ldr	r3, [pc, #460]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800e07a:	4b72      	ldr	r3, [pc, #456]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e07c:	681a      	ldr	r2, [r3, #0]
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	4013      	ands	r3, r2
 800e082:	4a70      	ldr	r2, [pc, #448]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e084:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800e086:	4b70      	ldr	r3, [pc, #448]	@ (800e248 <UTIL_SEQ_Run+0x1dc>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800e08c:	4b6f      	ldr	r3, [pc, #444]	@ (800e24c <UTIL_SEQ_Run+0x1e0>)
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800e092:	4b6f      	ldr	r3, [pc, #444]	@ (800e250 <UTIL_SEQ_Run+0x1e4>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800e098:	4b6e      	ldr	r3, [pc, #440]	@ (800e254 <UTIL_SEQ_Run+0x1e8>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e09e:	e08d      	b.n	800e1bc <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800e0a4:	e002      	b.n	800e0ac <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800e0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0a8:	3301      	adds	r3, #1
 800e0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800e0ac:	4a6a      	ldr	r2, [pc, #424]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e0ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e0b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0b6:	401a      	ands	r2, r3
 800e0b8:	4b62      	ldr	r3, [pc, #392]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	4013      	ands	r3, r2
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d0f1      	beq.n	800e0a6 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800e0c2:	4a65      	ldr	r2, [pc, #404]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e0c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0c6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0cc:	401a      	ands	r2, r3
 800e0ce:	4b5d      	ldr	r3, [pc, #372]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	4013      	ands	r3, r2
 800e0d4:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800e0d6:	4a60      	ldr	r2, [pc, #384]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e0d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0da:	00db      	lsls	r3, r3, #3
 800e0dc:	4413      	add	r3, r2
 800e0de:	685a      	ldr	r2, [r3, #4]
 800e0e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0e2:	4013      	ands	r3, r2
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d106      	bne.n	800e0f6 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800e0e8:	4a5b      	ldr	r2, [pc, #364]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e0ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0ec:	00db      	lsls	r3, r3, #3
 800e0ee:	4413      	add	r3, r2
 800e0f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e0f4:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800e0f6:	4a58      	ldr	r2, [pc, #352]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0fa:	00db      	lsls	r3, r3, #3
 800e0fc:	4413      	add	r3, r2
 800e0fe:	685a      	ldr	r2, [r3, #4]
 800e100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e102:	4013      	ands	r3, r2
 800e104:	4618      	mov	r0, r3
 800e106:	f000 f9b3 	bl	800e470 <SEQ_BitPosition>
 800e10a:	4603      	mov	r3, r0
 800e10c:	461a      	mov	r2, r3
 800e10e:	4b53      	ldr	r3, [pc, #332]	@ (800e25c <UTIL_SEQ_Run+0x1f0>)
 800e110:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800e112:	4a51      	ldr	r2, [pc, #324]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e114:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e116:	00db      	lsls	r3, r3, #3
 800e118:	4413      	add	r3, r2
 800e11a:	685a      	ldr	r2, [r3, #4]
 800e11c:	4b4f      	ldr	r3, [pc, #316]	@ (800e25c <UTIL_SEQ_Run+0x1f0>)
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	2101      	movs	r1, #1
 800e122:	fa01 f303 	lsl.w	r3, r1, r3
 800e126:	43db      	mvns	r3, r3
 800e128:	401a      	ands	r2, r3
 800e12a:	494b      	ldr	r1, [pc, #300]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e12c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e12e:	00db      	lsls	r3, r3, #3
 800e130:	440b      	add	r3, r1
 800e132:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e134:	f3ef 8310 	mrs	r3, PRIMASK
 800e138:	61bb      	str	r3, [r7, #24]
  return(result);
 800e13a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e13c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800e13e:	b672      	cpsid	i
}
 800e140:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800e142:	4b46      	ldr	r3, [pc, #280]	@ (800e25c <UTIL_SEQ_Run+0x1f0>)
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	2201      	movs	r2, #1
 800e148:	fa02 f303 	lsl.w	r3, r2, r3
 800e14c:	43da      	mvns	r2, r3
 800e14e:	4b3e      	ldr	r3, [pc, #248]	@ (800e248 <UTIL_SEQ_Run+0x1dc>)
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	4013      	ands	r3, r2
 800e154:	4a3c      	ldr	r2, [pc, #240]	@ (800e248 <UTIL_SEQ_Run+0x1dc>)
 800e156:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e158:	2301      	movs	r3, #1
 800e15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e15c:	e013      	b.n	800e186 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800e15e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e160:	3b01      	subs	r3, #1
 800e162:	4a3d      	ldr	r2, [pc, #244]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e164:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800e168:	4b3c      	ldr	r3, [pc, #240]	@ (800e25c <UTIL_SEQ_Run+0x1f0>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	2201      	movs	r2, #1
 800e16e:	fa02 f303 	lsl.w	r3, r2, r3
 800e172:	43da      	mvns	r2, r3
 800e174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e176:	3b01      	subs	r3, #1
 800e178:	400a      	ands	r2, r1
 800e17a:	4937      	ldr	r1, [pc, #220]	@ (800e258 <UTIL_SEQ_Run+0x1ec>)
 800e17c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e182:	3b01      	subs	r3, #1
 800e184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d1e8      	bne.n	800e15e <UTIL_SEQ_Run+0xf2>
 800e18c:	6a3b      	ldr	r3, [r7, #32]
 800e18e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	f383 8810 	msr	PRIMASK, r3
}
 800e196:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800e198:	4b30      	ldr	r3, [pc, #192]	@ (800e25c <UTIL_SEQ_Run+0x1f0>)
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	4a30      	ldr	r2, [pc, #192]	@ (800e260 <UTIL_SEQ_Run+0x1f4>)
 800e19e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e1a2:	4798      	blx	r3

    local_taskset = TaskSet;
 800e1a4:	4b28      	ldr	r3, [pc, #160]	@ (800e248 <UTIL_SEQ_Run+0x1dc>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800e1aa:	4b28      	ldr	r3, [pc, #160]	@ (800e24c <UTIL_SEQ_Run+0x1e0>)
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800e1b0:	4b27      	ldr	r3, [pc, #156]	@ (800e250 <UTIL_SEQ_Run+0x1e4>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800e1b6:	4b27      	ldr	r3, [pc, #156]	@ (800e254 <UTIL_SEQ_Run+0x1e8>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e1bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1c0:	401a      	ands	r2, r3
 800e1c2:	4b20      	ldr	r3, [pc, #128]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	4013      	ands	r3, r2
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d005      	beq.n	800e1d8 <UTIL_SEQ_Run+0x16c>
 800e1cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e1ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1d0:	4013      	ands	r3, r2
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	f43f af64 	beq.w	800e0a0 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800e1d8:	4b20      	ldr	r3, [pc, #128]	@ (800e25c <UTIL_SEQ_Run+0x1f0>)
 800e1da:	f04f 32ff 	mov.w	r2, #4294967295
 800e1de:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800e1e0:	f000 f938 	bl	800e454 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1e4:	f3ef 8310 	mrs	r3, PRIMASK
 800e1e8:	613b      	str	r3, [r7, #16]
  return(result);
 800e1ea:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800e1ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e1ee:	b672      	cpsid	i
}
 800e1f0:	bf00      	nop
  local_taskset = TaskSet;
 800e1f2:	4b15      	ldr	r3, [pc, #84]	@ (800e248 <UTIL_SEQ_Run+0x1dc>)
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800e1f8:	4b14      	ldr	r3, [pc, #80]	@ (800e24c <UTIL_SEQ_Run+0x1e0>)
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800e1fe:	4b14      	ldr	r3, [pc, #80]	@ (800e250 <UTIL_SEQ_Run+0x1e4>)
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800e204:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e208:	401a      	ands	r2, r3
 800e20a:	4b0e      	ldr	r3, [pc, #56]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	4013      	ands	r3, r2
 800e210:	2b00      	cmp	r3, #0
 800e212:	d107      	bne.n	800e224 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800e214:	4b0f      	ldr	r3, [pc, #60]	@ (800e254 <UTIL_SEQ_Run+0x1e8>)
 800e216:	681a      	ldr	r2, [r3, #0]
 800e218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e21a:	4013      	ands	r3, r2
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d101      	bne.n	800e224 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800e220:	f7f3 f965 	bl	80014ee <UTIL_SEQ_Idle>
 800e224:	69fb      	ldr	r3, [r7, #28]
 800e226:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	f383 8810 	msr	PRIMASK, r3
}
 800e22e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800e230:	f000 f917 	bl	800e462 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800e234:	4a03      	ldr	r2, [pc, #12]	@ (800e244 <UTIL_SEQ_Run+0x1d8>)
 800e236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e238:	6013      	str	r3, [r2, #0]

  return;
 800e23a:	bf00      	nop
}
 800e23c:	3740      	adds	r7, #64	@ 0x40
 800e23e:	46bd      	mov	sp, r7
 800e240:	bd80      	pop	{r7, pc}
 800e242:	bf00      	nop
 800e244:	20000028 	.word	0x20000028
 800e248:	200021f0 	.word	0x200021f0
 800e24c:	200021f4 	.word	0x200021f4
 800e250:	20000024 	.word	0x20000024
 800e254:	200021f8 	.word	0x200021f8
 800e258:	20002280 	.word	0x20002280
 800e25c:	200021fc 	.word	0x200021fc
 800e260:	20002200 	.word	0x20002200

0800e264 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b088      	sub	sp, #32
 800e268:	af00      	add	r7, sp, #0
 800e26a:	60f8      	str	r0, [r7, #12]
 800e26c:	60b9      	str	r1, [r7, #8]
 800e26e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e270:	f3ef 8310 	mrs	r3, PRIMASK
 800e274:	617b      	str	r3, [r7, #20]
  return(result);
 800e276:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800e278:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e27a:	b672      	cpsid	i
}
 800e27c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800e27e:	68f8      	ldr	r0, [r7, #12]
 800e280:	f000 f8f6 	bl	800e470 <SEQ_BitPosition>
 800e284:	4603      	mov	r3, r0
 800e286:	4619      	mov	r1, r3
 800e288:	4a06      	ldr	r2, [pc, #24]	@ (800e2a4 <UTIL_SEQ_RegTask+0x40>)
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e290:	69fb      	ldr	r3, [r7, #28]
 800e292:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e294:	69bb      	ldr	r3, [r7, #24]
 800e296:	f383 8810 	msr	PRIMASK, r3
}
 800e29a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800e29c:	bf00      	nop
}
 800e29e:	3720      	adds	r7, #32
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}
 800e2a4:	20002200 	.word	0x20002200

0800e2a8 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b087      	sub	sp, #28
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2b2:	f3ef 8310 	mrs	r3, PRIMASK
 800e2b6:	60fb      	str	r3, [r7, #12]
  return(result);
 800e2b8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e2ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e2bc:	b672      	cpsid	i
}
 800e2be:	bf00      	nop

  TaskSet |= TaskId_bm;
 800e2c0:	4b0d      	ldr	r3, [pc, #52]	@ (800e2f8 <UTIL_SEQ_SetTask+0x50>)
 800e2c2:	681a      	ldr	r2, [r3, #0]
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	4313      	orrs	r3, r2
 800e2c8:	4a0b      	ldr	r2, [pc, #44]	@ (800e2f8 <UTIL_SEQ_SetTask+0x50>)
 800e2ca:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800e2cc:	4a0b      	ldr	r2, [pc, #44]	@ (800e2fc <UTIL_SEQ_SetTask+0x54>)
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	431a      	orrs	r2, r3
 800e2d8:	4908      	ldr	r1, [pc, #32]	@ (800e2fc <UTIL_SEQ_SetTask+0x54>)
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2e4:	693b      	ldr	r3, [r7, #16]
 800e2e6:	f383 8810 	msr	PRIMASK, r3
}
 800e2ea:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e2ec:	bf00      	nop
}
 800e2ee:	371c      	adds	r7, #28
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f6:	4770      	bx	lr
 800e2f8:	200021f0 	.word	0x200021f0
 800e2fc:	20002280 	.word	0x20002280

0800e300 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e300:	b480      	push	{r7}
 800e302:	b087      	sub	sp, #28
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e308:	f3ef 8310 	mrs	r3, PRIMASK
 800e30c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e30e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e310:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e312:	b672      	cpsid	i
}
 800e314:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	43da      	mvns	r2, r3
 800e31a:	4b08      	ldr	r3, [pc, #32]	@ (800e33c <UTIL_SEQ_PauseTask+0x3c>)
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	4013      	ands	r3, r2
 800e320:	4a06      	ldr	r2, [pc, #24]	@ (800e33c <UTIL_SEQ_PauseTask+0x3c>)
 800e322:	6013      	str	r3, [r2, #0]
 800e324:	697b      	ldr	r3, [r7, #20]
 800e326:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e328:	693b      	ldr	r3, [r7, #16]
 800e32a:	f383 8810 	msr	PRIMASK, r3
}
 800e32e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e330:	bf00      	nop
}
 800e332:	371c      	adds	r7, #28
 800e334:	46bd      	mov	sp, r7
 800e336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33a:	4770      	bx	lr
 800e33c:	20000024 	.word	0x20000024

0800e340 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e340:	b480      	push	{r7}
 800e342:	b087      	sub	sp, #28
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e348:	f3ef 8310 	mrs	r3, PRIMASK
 800e34c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e34e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e350:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e352:	b672      	cpsid	i
}
 800e354:	bf00      	nop

  TaskMask |= TaskId_bm;
 800e356:	4b09      	ldr	r3, [pc, #36]	@ (800e37c <UTIL_SEQ_ResumeTask+0x3c>)
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	4313      	orrs	r3, r2
 800e35e:	4a07      	ldr	r2, [pc, #28]	@ (800e37c <UTIL_SEQ_ResumeTask+0x3c>)
 800e360:	6013      	str	r3, [r2, #0]
 800e362:	697b      	ldr	r3, [r7, #20]
 800e364:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e366:	693b      	ldr	r3, [r7, #16]
 800e368:	f383 8810 	msr	PRIMASK, r3
}
 800e36c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e36e:	bf00      	nop
}
 800e370:	371c      	adds	r7, #28
 800e372:	46bd      	mov	sp, r7
 800e374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e378:	4770      	bx	lr
 800e37a:	bf00      	nop
 800e37c:	20000024 	.word	0x20000024

0800e380 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800e380:	b480      	push	{r7}
 800e382:	b087      	sub	sp, #28
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e388:	f3ef 8310 	mrs	r3, PRIMASK
 800e38c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e38e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e390:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e392:	b672      	cpsid	i
}
 800e394:	bf00      	nop

  EvtSet |= EvtId_bm;
 800e396:	4b09      	ldr	r3, [pc, #36]	@ (800e3bc <UTIL_SEQ_SetEvt+0x3c>)
 800e398:	681a      	ldr	r2, [r3, #0]
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	4313      	orrs	r3, r2
 800e39e:	4a07      	ldr	r2, [pc, #28]	@ (800e3bc <UTIL_SEQ_SetEvt+0x3c>)
 800e3a0:	6013      	str	r3, [r2, #0]
 800e3a2:	697b      	ldr	r3, [r7, #20]
 800e3a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3a6:	693b      	ldr	r3, [r7, #16]
 800e3a8:	f383 8810 	msr	PRIMASK, r3
}
 800e3ac:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e3ae:	bf00      	nop
}
 800e3b0:	371c      	adds	r7, #28
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b8:	4770      	bx	lr
 800e3ba:	bf00      	nop
 800e3bc:	200021f4 	.word	0x200021f4

0800e3c0 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b088      	sub	sp, #32
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800e3c8:	4b1f      	ldr	r3, [pc, #124]	@ (800e448 <UTIL_SEQ_WaitEvt+0x88>)
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800e3ce:	4b1e      	ldr	r3, [pc, #120]	@ (800e448 <UTIL_SEQ_WaitEvt+0x88>)
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3d6:	d102      	bne.n	800e3de <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	61fb      	str	r3, [r7, #28]
 800e3dc:	e005      	b.n	800e3ea <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800e3de:	4b1a      	ldr	r3, [pc, #104]	@ (800e448 <UTIL_SEQ_WaitEvt+0x88>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	2201      	movs	r2, #1
 800e3e4:	fa02 f303 	lsl.w	r3, r2, r3
 800e3e8:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800e3ea:	4b18      	ldr	r3, [pc, #96]	@ (800e44c <UTIL_SEQ_WaitEvt+0x8c>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800e3f0:	4a16      	ldr	r2, [pc, #88]	@ (800e44c <UTIL_SEQ_WaitEvt+0x8c>)
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800e3f6:	e003      	b.n	800e400 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800e3f8:	6879      	ldr	r1, [r7, #4]
 800e3fa:	69f8      	ldr	r0, [r7, #28]
 800e3fc:	f7f3 f87e 	bl	80014fc <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800e400:	4b13      	ldr	r3, [pc, #76]	@ (800e450 <UTIL_SEQ_WaitEvt+0x90>)
 800e402:	681a      	ldr	r2, [r3, #0]
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	4013      	ands	r3, r2
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d0f5      	beq.n	800e3f8 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800e40c:	4a0e      	ldr	r2, [pc, #56]	@ (800e448 <UTIL_SEQ_WaitEvt+0x88>)
 800e40e:	69bb      	ldr	r3, [r7, #24]
 800e410:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e412:	f3ef 8310 	mrs	r3, PRIMASK
 800e416:	60bb      	str	r3, [r7, #8]
  return(result);
 800e418:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e41a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e41c:	b672      	cpsid	i
}
 800e41e:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	43da      	mvns	r2, r3
 800e424:	4b0a      	ldr	r3, [pc, #40]	@ (800e450 <UTIL_SEQ_WaitEvt+0x90>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	4013      	ands	r3, r2
 800e42a:	4a09      	ldr	r2, [pc, #36]	@ (800e450 <UTIL_SEQ_WaitEvt+0x90>)
 800e42c:	6013      	str	r3, [r2, #0]
 800e42e:	693b      	ldr	r3, [r7, #16]
 800e430:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f383 8810 	msr	PRIMASK, r3
}
 800e438:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800e43a:	4a04      	ldr	r2, [pc, #16]	@ (800e44c <UTIL_SEQ_WaitEvt+0x8c>)
 800e43c:	697b      	ldr	r3, [r7, #20]
 800e43e:	6013      	str	r3, [r2, #0]
  return;
 800e440:	bf00      	nop
}
 800e442:	3720      	adds	r7, #32
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}
 800e448:	200021fc 	.word	0x200021fc
 800e44c:	200021f8 	.word	0x200021f8
 800e450:	200021f4 	.word	0x200021f4

0800e454 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800e454:	b480      	push	{r7}
 800e456:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800e458:	bf00      	nop
}
 800e45a:	46bd      	mov	sp, r7
 800e45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e460:	4770      	bx	lr

0800e462 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800e462:	b480      	push	{r7}
 800e464:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800e466:	bf00      	nop
}
 800e468:	46bd      	mov	sp, r7
 800e46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46e:	4770      	bx	lr

0800e470 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800e470:	b480      	push	{r7}
 800e472:	b085      	sub	sp, #20
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d101      	bne.n	800e486 <SEQ_BitPosition+0x16>
    return 32U;
 800e482:	2320      	movs	r3, #32
 800e484:	e003      	b.n	800e48e <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	fab3 f383 	clz	r3, r3
 800e48c:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 800e48e:	f1c3 031f 	rsb	r3, r3, #31
 800e492:	b2db      	uxtb	r3, r3
}
 800e494:	4618      	mov	r0, r3
 800e496:	3714      	adds	r7, #20
 800e498:	46bd      	mov	sp, r7
 800e49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49e:	4770      	bx	lr

0800e4a0 <std>:
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	b510      	push	{r4, lr}
 800e4a4:	4604      	mov	r4, r0
 800e4a6:	e9c0 3300 	strd	r3, r3, [r0]
 800e4aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e4ae:	6083      	str	r3, [r0, #8]
 800e4b0:	8181      	strh	r1, [r0, #12]
 800e4b2:	6643      	str	r3, [r0, #100]	@ 0x64
 800e4b4:	81c2      	strh	r2, [r0, #14]
 800e4b6:	6183      	str	r3, [r0, #24]
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	2208      	movs	r2, #8
 800e4bc:	305c      	adds	r0, #92	@ 0x5c
 800e4be:	f000 fa21 	bl	800e904 <memset>
 800e4c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e4f8 <std+0x58>)
 800e4c4:	6263      	str	r3, [r4, #36]	@ 0x24
 800e4c6:	4b0d      	ldr	r3, [pc, #52]	@ (800e4fc <std+0x5c>)
 800e4c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e4ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e500 <std+0x60>)
 800e4cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e4ce:	4b0d      	ldr	r3, [pc, #52]	@ (800e504 <std+0x64>)
 800e4d0:	6323      	str	r3, [r4, #48]	@ 0x30
 800e4d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e508 <std+0x68>)
 800e4d4:	6224      	str	r4, [r4, #32]
 800e4d6:	429c      	cmp	r4, r3
 800e4d8:	d006      	beq.n	800e4e8 <std+0x48>
 800e4da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e4de:	4294      	cmp	r4, r2
 800e4e0:	d002      	beq.n	800e4e8 <std+0x48>
 800e4e2:	33d0      	adds	r3, #208	@ 0xd0
 800e4e4:	429c      	cmp	r4, r3
 800e4e6:	d105      	bne.n	800e4f4 <std+0x54>
 800e4e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e4ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4f0:	f000 ba7a 	b.w	800e9e8 <__retarget_lock_init_recursive>
 800e4f4:	bd10      	pop	{r4, pc}
 800e4f6:	bf00      	nop
 800e4f8:	0800e755 	.word	0x0800e755
 800e4fc:	0800e777 	.word	0x0800e777
 800e500:	0800e7af 	.word	0x0800e7af
 800e504:	0800e7d3 	.word	0x0800e7d3
 800e508:	20002288 	.word	0x20002288

0800e50c <stdio_exit_handler>:
 800e50c:	4a02      	ldr	r2, [pc, #8]	@ (800e518 <stdio_exit_handler+0xc>)
 800e50e:	4903      	ldr	r1, [pc, #12]	@ (800e51c <stdio_exit_handler+0x10>)
 800e510:	4803      	ldr	r0, [pc, #12]	@ (800e520 <stdio_exit_handler+0x14>)
 800e512:	f000 b869 	b.w	800e5e8 <_fwalk_sglue>
 800e516:	bf00      	nop
 800e518:	2000002c 	.word	0x2000002c
 800e51c:	0800f555 	.word	0x0800f555
 800e520:	2000003c 	.word	0x2000003c

0800e524 <cleanup_stdio>:
 800e524:	6841      	ldr	r1, [r0, #4]
 800e526:	4b0c      	ldr	r3, [pc, #48]	@ (800e558 <cleanup_stdio+0x34>)
 800e528:	4299      	cmp	r1, r3
 800e52a:	b510      	push	{r4, lr}
 800e52c:	4604      	mov	r4, r0
 800e52e:	d001      	beq.n	800e534 <cleanup_stdio+0x10>
 800e530:	f001 f810 	bl	800f554 <_fflush_r>
 800e534:	68a1      	ldr	r1, [r4, #8]
 800e536:	4b09      	ldr	r3, [pc, #36]	@ (800e55c <cleanup_stdio+0x38>)
 800e538:	4299      	cmp	r1, r3
 800e53a:	d002      	beq.n	800e542 <cleanup_stdio+0x1e>
 800e53c:	4620      	mov	r0, r4
 800e53e:	f001 f809 	bl	800f554 <_fflush_r>
 800e542:	68e1      	ldr	r1, [r4, #12]
 800e544:	4b06      	ldr	r3, [pc, #24]	@ (800e560 <cleanup_stdio+0x3c>)
 800e546:	4299      	cmp	r1, r3
 800e548:	d004      	beq.n	800e554 <cleanup_stdio+0x30>
 800e54a:	4620      	mov	r0, r4
 800e54c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e550:	f001 b800 	b.w	800f554 <_fflush_r>
 800e554:	bd10      	pop	{r4, pc}
 800e556:	bf00      	nop
 800e558:	20002288 	.word	0x20002288
 800e55c:	200022f0 	.word	0x200022f0
 800e560:	20002358 	.word	0x20002358

0800e564 <global_stdio_init.part.0>:
 800e564:	b510      	push	{r4, lr}
 800e566:	4b0b      	ldr	r3, [pc, #44]	@ (800e594 <global_stdio_init.part.0+0x30>)
 800e568:	4c0b      	ldr	r4, [pc, #44]	@ (800e598 <global_stdio_init.part.0+0x34>)
 800e56a:	4a0c      	ldr	r2, [pc, #48]	@ (800e59c <global_stdio_init.part.0+0x38>)
 800e56c:	601a      	str	r2, [r3, #0]
 800e56e:	4620      	mov	r0, r4
 800e570:	2200      	movs	r2, #0
 800e572:	2104      	movs	r1, #4
 800e574:	f7ff ff94 	bl	800e4a0 <std>
 800e578:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e57c:	2201      	movs	r2, #1
 800e57e:	2109      	movs	r1, #9
 800e580:	f7ff ff8e 	bl	800e4a0 <std>
 800e584:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e588:	2202      	movs	r2, #2
 800e58a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e58e:	2112      	movs	r1, #18
 800e590:	f7ff bf86 	b.w	800e4a0 <std>
 800e594:	200023c0 	.word	0x200023c0
 800e598:	20002288 	.word	0x20002288
 800e59c:	0800e50d 	.word	0x0800e50d

0800e5a0 <__sfp_lock_acquire>:
 800e5a0:	4801      	ldr	r0, [pc, #4]	@ (800e5a8 <__sfp_lock_acquire+0x8>)
 800e5a2:	f000 ba22 	b.w	800e9ea <__retarget_lock_acquire_recursive>
 800e5a6:	bf00      	nop
 800e5a8:	200023c9 	.word	0x200023c9

0800e5ac <__sfp_lock_release>:
 800e5ac:	4801      	ldr	r0, [pc, #4]	@ (800e5b4 <__sfp_lock_release+0x8>)
 800e5ae:	f000 ba1d 	b.w	800e9ec <__retarget_lock_release_recursive>
 800e5b2:	bf00      	nop
 800e5b4:	200023c9 	.word	0x200023c9

0800e5b8 <__sinit>:
 800e5b8:	b510      	push	{r4, lr}
 800e5ba:	4604      	mov	r4, r0
 800e5bc:	f7ff fff0 	bl	800e5a0 <__sfp_lock_acquire>
 800e5c0:	6a23      	ldr	r3, [r4, #32]
 800e5c2:	b11b      	cbz	r3, 800e5cc <__sinit+0x14>
 800e5c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5c8:	f7ff bff0 	b.w	800e5ac <__sfp_lock_release>
 800e5cc:	4b04      	ldr	r3, [pc, #16]	@ (800e5e0 <__sinit+0x28>)
 800e5ce:	6223      	str	r3, [r4, #32]
 800e5d0:	4b04      	ldr	r3, [pc, #16]	@ (800e5e4 <__sinit+0x2c>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d1f5      	bne.n	800e5c4 <__sinit+0xc>
 800e5d8:	f7ff ffc4 	bl	800e564 <global_stdio_init.part.0>
 800e5dc:	e7f2      	b.n	800e5c4 <__sinit+0xc>
 800e5de:	bf00      	nop
 800e5e0:	0800e525 	.word	0x0800e525
 800e5e4:	200023c0 	.word	0x200023c0

0800e5e8 <_fwalk_sglue>:
 800e5e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5ec:	4607      	mov	r7, r0
 800e5ee:	4688      	mov	r8, r1
 800e5f0:	4614      	mov	r4, r2
 800e5f2:	2600      	movs	r6, #0
 800e5f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e5f8:	f1b9 0901 	subs.w	r9, r9, #1
 800e5fc:	d505      	bpl.n	800e60a <_fwalk_sglue+0x22>
 800e5fe:	6824      	ldr	r4, [r4, #0]
 800e600:	2c00      	cmp	r4, #0
 800e602:	d1f7      	bne.n	800e5f4 <_fwalk_sglue+0xc>
 800e604:	4630      	mov	r0, r6
 800e606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e60a:	89ab      	ldrh	r3, [r5, #12]
 800e60c:	2b01      	cmp	r3, #1
 800e60e:	d907      	bls.n	800e620 <_fwalk_sglue+0x38>
 800e610:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e614:	3301      	adds	r3, #1
 800e616:	d003      	beq.n	800e620 <_fwalk_sglue+0x38>
 800e618:	4629      	mov	r1, r5
 800e61a:	4638      	mov	r0, r7
 800e61c:	47c0      	blx	r8
 800e61e:	4306      	orrs	r6, r0
 800e620:	3568      	adds	r5, #104	@ 0x68
 800e622:	e7e9      	b.n	800e5f8 <_fwalk_sglue+0x10>

0800e624 <iprintf>:
 800e624:	b40f      	push	{r0, r1, r2, r3}
 800e626:	b507      	push	{r0, r1, r2, lr}
 800e628:	4906      	ldr	r1, [pc, #24]	@ (800e644 <iprintf+0x20>)
 800e62a:	ab04      	add	r3, sp, #16
 800e62c:	6808      	ldr	r0, [r1, #0]
 800e62e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e632:	6881      	ldr	r1, [r0, #8]
 800e634:	9301      	str	r3, [sp, #4]
 800e636:	f000 fc63 	bl	800ef00 <_vfiprintf_r>
 800e63a:	b003      	add	sp, #12
 800e63c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e640:	b004      	add	sp, #16
 800e642:	4770      	bx	lr
 800e644:	20000038 	.word	0x20000038

0800e648 <putchar>:
 800e648:	4b02      	ldr	r3, [pc, #8]	@ (800e654 <putchar+0xc>)
 800e64a:	4601      	mov	r1, r0
 800e64c:	6818      	ldr	r0, [r3, #0]
 800e64e:	6882      	ldr	r2, [r0, #8]
 800e650:	f001 b80a 	b.w	800f668 <_putc_r>
 800e654:	20000038 	.word	0x20000038

0800e658 <_puts_r>:
 800e658:	6a03      	ldr	r3, [r0, #32]
 800e65a:	b570      	push	{r4, r5, r6, lr}
 800e65c:	6884      	ldr	r4, [r0, #8]
 800e65e:	4605      	mov	r5, r0
 800e660:	460e      	mov	r6, r1
 800e662:	b90b      	cbnz	r3, 800e668 <_puts_r+0x10>
 800e664:	f7ff ffa8 	bl	800e5b8 <__sinit>
 800e668:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e66a:	07db      	lsls	r3, r3, #31
 800e66c:	d405      	bmi.n	800e67a <_puts_r+0x22>
 800e66e:	89a3      	ldrh	r3, [r4, #12]
 800e670:	0598      	lsls	r0, r3, #22
 800e672:	d402      	bmi.n	800e67a <_puts_r+0x22>
 800e674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e676:	f000 f9b8 	bl	800e9ea <__retarget_lock_acquire_recursive>
 800e67a:	89a3      	ldrh	r3, [r4, #12]
 800e67c:	0719      	lsls	r1, r3, #28
 800e67e:	d502      	bpl.n	800e686 <_puts_r+0x2e>
 800e680:	6923      	ldr	r3, [r4, #16]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d135      	bne.n	800e6f2 <_puts_r+0x9a>
 800e686:	4621      	mov	r1, r4
 800e688:	4628      	mov	r0, r5
 800e68a:	f000 f8e5 	bl	800e858 <__swsetup_r>
 800e68e:	b380      	cbz	r0, 800e6f2 <_puts_r+0x9a>
 800e690:	f04f 35ff 	mov.w	r5, #4294967295
 800e694:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e696:	07da      	lsls	r2, r3, #31
 800e698:	d405      	bmi.n	800e6a6 <_puts_r+0x4e>
 800e69a:	89a3      	ldrh	r3, [r4, #12]
 800e69c:	059b      	lsls	r3, r3, #22
 800e69e:	d402      	bmi.n	800e6a6 <_puts_r+0x4e>
 800e6a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e6a2:	f000 f9a3 	bl	800e9ec <__retarget_lock_release_recursive>
 800e6a6:	4628      	mov	r0, r5
 800e6a8:	bd70      	pop	{r4, r5, r6, pc}
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	da04      	bge.n	800e6b8 <_puts_r+0x60>
 800e6ae:	69a2      	ldr	r2, [r4, #24]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	dc17      	bgt.n	800e6e4 <_puts_r+0x8c>
 800e6b4:	290a      	cmp	r1, #10
 800e6b6:	d015      	beq.n	800e6e4 <_puts_r+0x8c>
 800e6b8:	6823      	ldr	r3, [r4, #0]
 800e6ba:	1c5a      	adds	r2, r3, #1
 800e6bc:	6022      	str	r2, [r4, #0]
 800e6be:	7019      	strb	r1, [r3, #0]
 800e6c0:	68a3      	ldr	r3, [r4, #8]
 800e6c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e6c6:	3b01      	subs	r3, #1
 800e6c8:	60a3      	str	r3, [r4, #8]
 800e6ca:	2900      	cmp	r1, #0
 800e6cc:	d1ed      	bne.n	800e6aa <_puts_r+0x52>
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	da11      	bge.n	800e6f6 <_puts_r+0x9e>
 800e6d2:	4622      	mov	r2, r4
 800e6d4:	210a      	movs	r1, #10
 800e6d6:	4628      	mov	r0, r5
 800e6d8:	f000 f87f 	bl	800e7da <__swbuf_r>
 800e6dc:	3001      	adds	r0, #1
 800e6de:	d0d7      	beq.n	800e690 <_puts_r+0x38>
 800e6e0:	250a      	movs	r5, #10
 800e6e2:	e7d7      	b.n	800e694 <_puts_r+0x3c>
 800e6e4:	4622      	mov	r2, r4
 800e6e6:	4628      	mov	r0, r5
 800e6e8:	f000 f877 	bl	800e7da <__swbuf_r>
 800e6ec:	3001      	adds	r0, #1
 800e6ee:	d1e7      	bne.n	800e6c0 <_puts_r+0x68>
 800e6f0:	e7ce      	b.n	800e690 <_puts_r+0x38>
 800e6f2:	3e01      	subs	r6, #1
 800e6f4:	e7e4      	b.n	800e6c0 <_puts_r+0x68>
 800e6f6:	6823      	ldr	r3, [r4, #0]
 800e6f8:	1c5a      	adds	r2, r3, #1
 800e6fa:	6022      	str	r2, [r4, #0]
 800e6fc:	220a      	movs	r2, #10
 800e6fe:	701a      	strb	r2, [r3, #0]
 800e700:	e7ee      	b.n	800e6e0 <_puts_r+0x88>
	...

0800e704 <puts>:
 800e704:	4b02      	ldr	r3, [pc, #8]	@ (800e710 <puts+0xc>)
 800e706:	4601      	mov	r1, r0
 800e708:	6818      	ldr	r0, [r3, #0]
 800e70a:	f7ff bfa5 	b.w	800e658 <_puts_r>
 800e70e:	bf00      	nop
 800e710:	20000038 	.word	0x20000038

0800e714 <siprintf>:
 800e714:	b40e      	push	{r1, r2, r3}
 800e716:	b500      	push	{lr}
 800e718:	b09c      	sub	sp, #112	@ 0x70
 800e71a:	ab1d      	add	r3, sp, #116	@ 0x74
 800e71c:	9002      	str	r0, [sp, #8]
 800e71e:	9006      	str	r0, [sp, #24]
 800e720:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e724:	4809      	ldr	r0, [pc, #36]	@ (800e74c <siprintf+0x38>)
 800e726:	9107      	str	r1, [sp, #28]
 800e728:	9104      	str	r1, [sp, #16]
 800e72a:	4909      	ldr	r1, [pc, #36]	@ (800e750 <siprintf+0x3c>)
 800e72c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e730:	9105      	str	r1, [sp, #20]
 800e732:	6800      	ldr	r0, [r0, #0]
 800e734:	9301      	str	r3, [sp, #4]
 800e736:	a902      	add	r1, sp, #8
 800e738:	f000 fabc 	bl	800ecb4 <_svfiprintf_r>
 800e73c:	9b02      	ldr	r3, [sp, #8]
 800e73e:	2200      	movs	r2, #0
 800e740:	701a      	strb	r2, [r3, #0]
 800e742:	b01c      	add	sp, #112	@ 0x70
 800e744:	f85d eb04 	ldr.w	lr, [sp], #4
 800e748:	b003      	add	sp, #12
 800e74a:	4770      	bx	lr
 800e74c:	20000038 	.word	0x20000038
 800e750:	ffff0208 	.word	0xffff0208

0800e754 <__sread>:
 800e754:	b510      	push	{r4, lr}
 800e756:	460c      	mov	r4, r1
 800e758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e75c:	f000 f8fc 	bl	800e958 <_read_r>
 800e760:	2800      	cmp	r0, #0
 800e762:	bfab      	itete	ge
 800e764:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e766:	89a3      	ldrhlt	r3, [r4, #12]
 800e768:	181b      	addge	r3, r3, r0
 800e76a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e76e:	bfac      	ite	ge
 800e770:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e772:	81a3      	strhlt	r3, [r4, #12]
 800e774:	bd10      	pop	{r4, pc}

0800e776 <__swrite>:
 800e776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e77a:	461f      	mov	r7, r3
 800e77c:	898b      	ldrh	r3, [r1, #12]
 800e77e:	05db      	lsls	r3, r3, #23
 800e780:	4605      	mov	r5, r0
 800e782:	460c      	mov	r4, r1
 800e784:	4616      	mov	r6, r2
 800e786:	d505      	bpl.n	800e794 <__swrite+0x1e>
 800e788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e78c:	2302      	movs	r3, #2
 800e78e:	2200      	movs	r2, #0
 800e790:	f000 f8d0 	bl	800e934 <_lseek_r>
 800e794:	89a3      	ldrh	r3, [r4, #12]
 800e796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e79a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e79e:	81a3      	strh	r3, [r4, #12]
 800e7a0:	4632      	mov	r2, r6
 800e7a2:	463b      	mov	r3, r7
 800e7a4:	4628      	mov	r0, r5
 800e7a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7aa:	f000 b8e7 	b.w	800e97c <_write_r>

0800e7ae <__sseek>:
 800e7ae:	b510      	push	{r4, lr}
 800e7b0:	460c      	mov	r4, r1
 800e7b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7b6:	f000 f8bd 	bl	800e934 <_lseek_r>
 800e7ba:	1c43      	adds	r3, r0, #1
 800e7bc:	89a3      	ldrh	r3, [r4, #12]
 800e7be:	bf15      	itete	ne
 800e7c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e7c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e7c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e7ca:	81a3      	strheq	r3, [r4, #12]
 800e7cc:	bf18      	it	ne
 800e7ce:	81a3      	strhne	r3, [r4, #12]
 800e7d0:	bd10      	pop	{r4, pc}

0800e7d2 <__sclose>:
 800e7d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7d6:	f000 b89d 	b.w	800e914 <_close_r>

0800e7da <__swbuf_r>:
 800e7da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7dc:	460e      	mov	r6, r1
 800e7de:	4614      	mov	r4, r2
 800e7e0:	4605      	mov	r5, r0
 800e7e2:	b118      	cbz	r0, 800e7ec <__swbuf_r+0x12>
 800e7e4:	6a03      	ldr	r3, [r0, #32]
 800e7e6:	b90b      	cbnz	r3, 800e7ec <__swbuf_r+0x12>
 800e7e8:	f7ff fee6 	bl	800e5b8 <__sinit>
 800e7ec:	69a3      	ldr	r3, [r4, #24]
 800e7ee:	60a3      	str	r3, [r4, #8]
 800e7f0:	89a3      	ldrh	r3, [r4, #12]
 800e7f2:	071a      	lsls	r2, r3, #28
 800e7f4:	d501      	bpl.n	800e7fa <__swbuf_r+0x20>
 800e7f6:	6923      	ldr	r3, [r4, #16]
 800e7f8:	b943      	cbnz	r3, 800e80c <__swbuf_r+0x32>
 800e7fa:	4621      	mov	r1, r4
 800e7fc:	4628      	mov	r0, r5
 800e7fe:	f000 f82b 	bl	800e858 <__swsetup_r>
 800e802:	b118      	cbz	r0, 800e80c <__swbuf_r+0x32>
 800e804:	f04f 37ff 	mov.w	r7, #4294967295
 800e808:	4638      	mov	r0, r7
 800e80a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e80c:	6823      	ldr	r3, [r4, #0]
 800e80e:	6922      	ldr	r2, [r4, #16]
 800e810:	1a98      	subs	r0, r3, r2
 800e812:	6963      	ldr	r3, [r4, #20]
 800e814:	b2f6      	uxtb	r6, r6
 800e816:	4283      	cmp	r3, r0
 800e818:	4637      	mov	r7, r6
 800e81a:	dc05      	bgt.n	800e828 <__swbuf_r+0x4e>
 800e81c:	4621      	mov	r1, r4
 800e81e:	4628      	mov	r0, r5
 800e820:	f000 fe98 	bl	800f554 <_fflush_r>
 800e824:	2800      	cmp	r0, #0
 800e826:	d1ed      	bne.n	800e804 <__swbuf_r+0x2a>
 800e828:	68a3      	ldr	r3, [r4, #8]
 800e82a:	3b01      	subs	r3, #1
 800e82c:	60a3      	str	r3, [r4, #8]
 800e82e:	6823      	ldr	r3, [r4, #0]
 800e830:	1c5a      	adds	r2, r3, #1
 800e832:	6022      	str	r2, [r4, #0]
 800e834:	701e      	strb	r6, [r3, #0]
 800e836:	6962      	ldr	r2, [r4, #20]
 800e838:	1c43      	adds	r3, r0, #1
 800e83a:	429a      	cmp	r2, r3
 800e83c:	d004      	beq.n	800e848 <__swbuf_r+0x6e>
 800e83e:	89a3      	ldrh	r3, [r4, #12]
 800e840:	07db      	lsls	r3, r3, #31
 800e842:	d5e1      	bpl.n	800e808 <__swbuf_r+0x2e>
 800e844:	2e0a      	cmp	r6, #10
 800e846:	d1df      	bne.n	800e808 <__swbuf_r+0x2e>
 800e848:	4621      	mov	r1, r4
 800e84a:	4628      	mov	r0, r5
 800e84c:	f000 fe82 	bl	800f554 <_fflush_r>
 800e850:	2800      	cmp	r0, #0
 800e852:	d0d9      	beq.n	800e808 <__swbuf_r+0x2e>
 800e854:	e7d6      	b.n	800e804 <__swbuf_r+0x2a>
	...

0800e858 <__swsetup_r>:
 800e858:	b538      	push	{r3, r4, r5, lr}
 800e85a:	4b29      	ldr	r3, [pc, #164]	@ (800e900 <__swsetup_r+0xa8>)
 800e85c:	4605      	mov	r5, r0
 800e85e:	6818      	ldr	r0, [r3, #0]
 800e860:	460c      	mov	r4, r1
 800e862:	b118      	cbz	r0, 800e86c <__swsetup_r+0x14>
 800e864:	6a03      	ldr	r3, [r0, #32]
 800e866:	b90b      	cbnz	r3, 800e86c <__swsetup_r+0x14>
 800e868:	f7ff fea6 	bl	800e5b8 <__sinit>
 800e86c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e870:	0719      	lsls	r1, r3, #28
 800e872:	d422      	bmi.n	800e8ba <__swsetup_r+0x62>
 800e874:	06da      	lsls	r2, r3, #27
 800e876:	d407      	bmi.n	800e888 <__swsetup_r+0x30>
 800e878:	2209      	movs	r2, #9
 800e87a:	602a      	str	r2, [r5, #0]
 800e87c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e880:	81a3      	strh	r3, [r4, #12]
 800e882:	f04f 30ff 	mov.w	r0, #4294967295
 800e886:	e033      	b.n	800e8f0 <__swsetup_r+0x98>
 800e888:	0758      	lsls	r0, r3, #29
 800e88a:	d512      	bpl.n	800e8b2 <__swsetup_r+0x5a>
 800e88c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e88e:	b141      	cbz	r1, 800e8a2 <__swsetup_r+0x4a>
 800e890:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e894:	4299      	cmp	r1, r3
 800e896:	d002      	beq.n	800e89e <__swsetup_r+0x46>
 800e898:	4628      	mov	r0, r5
 800e89a:	f000 f8b7 	bl	800ea0c <_free_r>
 800e89e:	2300      	movs	r3, #0
 800e8a0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e8a2:	89a3      	ldrh	r3, [r4, #12]
 800e8a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e8a8:	81a3      	strh	r3, [r4, #12]
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	6063      	str	r3, [r4, #4]
 800e8ae:	6923      	ldr	r3, [r4, #16]
 800e8b0:	6023      	str	r3, [r4, #0]
 800e8b2:	89a3      	ldrh	r3, [r4, #12]
 800e8b4:	f043 0308 	orr.w	r3, r3, #8
 800e8b8:	81a3      	strh	r3, [r4, #12]
 800e8ba:	6923      	ldr	r3, [r4, #16]
 800e8bc:	b94b      	cbnz	r3, 800e8d2 <__swsetup_r+0x7a>
 800e8be:	89a3      	ldrh	r3, [r4, #12]
 800e8c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e8c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e8c8:	d003      	beq.n	800e8d2 <__swsetup_r+0x7a>
 800e8ca:	4621      	mov	r1, r4
 800e8cc:	4628      	mov	r0, r5
 800e8ce:	f000 fe8f 	bl	800f5f0 <__smakebuf_r>
 800e8d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8d6:	f013 0201 	ands.w	r2, r3, #1
 800e8da:	d00a      	beq.n	800e8f2 <__swsetup_r+0x9a>
 800e8dc:	2200      	movs	r2, #0
 800e8de:	60a2      	str	r2, [r4, #8]
 800e8e0:	6962      	ldr	r2, [r4, #20]
 800e8e2:	4252      	negs	r2, r2
 800e8e4:	61a2      	str	r2, [r4, #24]
 800e8e6:	6922      	ldr	r2, [r4, #16]
 800e8e8:	b942      	cbnz	r2, 800e8fc <__swsetup_r+0xa4>
 800e8ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e8ee:	d1c5      	bne.n	800e87c <__swsetup_r+0x24>
 800e8f0:	bd38      	pop	{r3, r4, r5, pc}
 800e8f2:	0799      	lsls	r1, r3, #30
 800e8f4:	bf58      	it	pl
 800e8f6:	6962      	ldrpl	r2, [r4, #20]
 800e8f8:	60a2      	str	r2, [r4, #8]
 800e8fa:	e7f4      	b.n	800e8e6 <__swsetup_r+0x8e>
 800e8fc:	2000      	movs	r0, #0
 800e8fe:	e7f7      	b.n	800e8f0 <__swsetup_r+0x98>
 800e900:	20000038 	.word	0x20000038

0800e904 <memset>:
 800e904:	4402      	add	r2, r0
 800e906:	4603      	mov	r3, r0
 800e908:	4293      	cmp	r3, r2
 800e90a:	d100      	bne.n	800e90e <memset+0xa>
 800e90c:	4770      	bx	lr
 800e90e:	f803 1b01 	strb.w	r1, [r3], #1
 800e912:	e7f9      	b.n	800e908 <memset+0x4>

0800e914 <_close_r>:
 800e914:	b538      	push	{r3, r4, r5, lr}
 800e916:	4d06      	ldr	r5, [pc, #24]	@ (800e930 <_close_r+0x1c>)
 800e918:	2300      	movs	r3, #0
 800e91a:	4604      	mov	r4, r0
 800e91c:	4608      	mov	r0, r1
 800e91e:	602b      	str	r3, [r5, #0]
 800e920:	f000 ff58 	bl	800f7d4 <_close>
 800e924:	1c43      	adds	r3, r0, #1
 800e926:	d102      	bne.n	800e92e <_close_r+0x1a>
 800e928:	682b      	ldr	r3, [r5, #0]
 800e92a:	b103      	cbz	r3, 800e92e <_close_r+0x1a>
 800e92c:	6023      	str	r3, [r4, #0]
 800e92e:	bd38      	pop	{r3, r4, r5, pc}
 800e930:	200023c4 	.word	0x200023c4

0800e934 <_lseek_r>:
 800e934:	b538      	push	{r3, r4, r5, lr}
 800e936:	4d07      	ldr	r5, [pc, #28]	@ (800e954 <_lseek_r+0x20>)
 800e938:	4604      	mov	r4, r0
 800e93a:	4608      	mov	r0, r1
 800e93c:	4611      	mov	r1, r2
 800e93e:	2200      	movs	r2, #0
 800e940:	602a      	str	r2, [r5, #0]
 800e942:	461a      	mov	r2, r3
 800e944:	f000 ff5e 	bl	800f804 <_lseek>
 800e948:	1c43      	adds	r3, r0, #1
 800e94a:	d102      	bne.n	800e952 <_lseek_r+0x1e>
 800e94c:	682b      	ldr	r3, [r5, #0]
 800e94e:	b103      	cbz	r3, 800e952 <_lseek_r+0x1e>
 800e950:	6023      	str	r3, [r4, #0]
 800e952:	bd38      	pop	{r3, r4, r5, pc}
 800e954:	200023c4 	.word	0x200023c4

0800e958 <_read_r>:
 800e958:	b538      	push	{r3, r4, r5, lr}
 800e95a:	4d07      	ldr	r5, [pc, #28]	@ (800e978 <_read_r+0x20>)
 800e95c:	4604      	mov	r4, r0
 800e95e:	4608      	mov	r0, r1
 800e960:	4611      	mov	r1, r2
 800e962:	2200      	movs	r2, #0
 800e964:	602a      	str	r2, [r5, #0]
 800e966:	461a      	mov	r2, r3
 800e968:	f000 ff54 	bl	800f814 <_read>
 800e96c:	1c43      	adds	r3, r0, #1
 800e96e:	d102      	bne.n	800e976 <_read_r+0x1e>
 800e970:	682b      	ldr	r3, [r5, #0]
 800e972:	b103      	cbz	r3, 800e976 <_read_r+0x1e>
 800e974:	6023      	str	r3, [r4, #0]
 800e976:	bd38      	pop	{r3, r4, r5, pc}
 800e978:	200023c4 	.word	0x200023c4

0800e97c <_write_r>:
 800e97c:	b538      	push	{r3, r4, r5, lr}
 800e97e:	4d07      	ldr	r5, [pc, #28]	@ (800e99c <_write_r+0x20>)
 800e980:	4604      	mov	r4, r0
 800e982:	4608      	mov	r0, r1
 800e984:	4611      	mov	r1, r2
 800e986:	2200      	movs	r2, #0
 800e988:	602a      	str	r2, [r5, #0]
 800e98a:	461a      	mov	r2, r3
 800e98c:	f7fc ff64 	bl	800b858 <_write>
 800e990:	1c43      	adds	r3, r0, #1
 800e992:	d102      	bne.n	800e99a <_write_r+0x1e>
 800e994:	682b      	ldr	r3, [r5, #0]
 800e996:	b103      	cbz	r3, 800e99a <_write_r+0x1e>
 800e998:	6023      	str	r3, [r4, #0]
 800e99a:	bd38      	pop	{r3, r4, r5, pc}
 800e99c:	200023c4 	.word	0x200023c4

0800e9a0 <__libc_init_array>:
 800e9a0:	b570      	push	{r4, r5, r6, lr}
 800e9a2:	4d0d      	ldr	r5, [pc, #52]	@ (800e9d8 <__libc_init_array+0x38>)
 800e9a4:	4c0d      	ldr	r4, [pc, #52]	@ (800e9dc <__libc_init_array+0x3c>)
 800e9a6:	1b64      	subs	r4, r4, r5
 800e9a8:	10a4      	asrs	r4, r4, #2
 800e9aa:	2600      	movs	r6, #0
 800e9ac:	42a6      	cmp	r6, r4
 800e9ae:	d109      	bne.n	800e9c4 <__libc_init_array+0x24>
 800e9b0:	4d0b      	ldr	r5, [pc, #44]	@ (800e9e0 <__libc_init_array+0x40>)
 800e9b2:	4c0c      	ldr	r4, [pc, #48]	@ (800e9e4 <__libc_init_array+0x44>)
 800e9b4:	f000 ff44 	bl	800f840 <_init>
 800e9b8:	1b64      	subs	r4, r4, r5
 800e9ba:	10a4      	asrs	r4, r4, #2
 800e9bc:	2600      	movs	r6, #0
 800e9be:	42a6      	cmp	r6, r4
 800e9c0:	d105      	bne.n	800e9ce <__libc_init_array+0x2e>
 800e9c2:	bd70      	pop	{r4, r5, r6, pc}
 800e9c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9c8:	4798      	blx	r3
 800e9ca:	3601      	adds	r6, #1
 800e9cc:	e7ee      	b.n	800e9ac <__libc_init_array+0xc>
 800e9ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9d2:	4798      	blx	r3
 800e9d4:	3601      	adds	r6, #1
 800e9d6:	e7f2      	b.n	800e9be <__libc_init_array+0x1e>
 800e9d8:	08010ef0 	.word	0x08010ef0
 800e9dc:	08010ef0 	.word	0x08010ef0
 800e9e0:	08010ef0 	.word	0x08010ef0
 800e9e4:	08010ef4 	.word	0x08010ef4

0800e9e8 <__retarget_lock_init_recursive>:
 800e9e8:	4770      	bx	lr

0800e9ea <__retarget_lock_acquire_recursive>:
 800e9ea:	4770      	bx	lr

0800e9ec <__retarget_lock_release_recursive>:
 800e9ec:	4770      	bx	lr

0800e9ee <memcpy>:
 800e9ee:	440a      	add	r2, r1
 800e9f0:	4291      	cmp	r1, r2
 800e9f2:	f100 33ff 	add.w	r3, r0, #4294967295
 800e9f6:	d100      	bne.n	800e9fa <memcpy+0xc>
 800e9f8:	4770      	bx	lr
 800e9fa:	b510      	push	{r4, lr}
 800e9fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea00:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea04:	4291      	cmp	r1, r2
 800ea06:	d1f9      	bne.n	800e9fc <memcpy+0xe>
 800ea08:	bd10      	pop	{r4, pc}
	...

0800ea0c <_free_r>:
 800ea0c:	b538      	push	{r3, r4, r5, lr}
 800ea0e:	4605      	mov	r5, r0
 800ea10:	2900      	cmp	r1, #0
 800ea12:	d041      	beq.n	800ea98 <_free_r+0x8c>
 800ea14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea18:	1f0c      	subs	r4, r1, #4
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	bfb8      	it	lt
 800ea1e:	18e4      	addlt	r4, r4, r3
 800ea20:	f000 f8e0 	bl	800ebe4 <__malloc_lock>
 800ea24:	4a1d      	ldr	r2, [pc, #116]	@ (800ea9c <_free_r+0x90>)
 800ea26:	6813      	ldr	r3, [r2, #0]
 800ea28:	b933      	cbnz	r3, 800ea38 <_free_r+0x2c>
 800ea2a:	6063      	str	r3, [r4, #4]
 800ea2c:	6014      	str	r4, [r2, #0]
 800ea2e:	4628      	mov	r0, r5
 800ea30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea34:	f000 b8dc 	b.w	800ebf0 <__malloc_unlock>
 800ea38:	42a3      	cmp	r3, r4
 800ea3a:	d908      	bls.n	800ea4e <_free_r+0x42>
 800ea3c:	6820      	ldr	r0, [r4, #0]
 800ea3e:	1821      	adds	r1, r4, r0
 800ea40:	428b      	cmp	r3, r1
 800ea42:	bf01      	itttt	eq
 800ea44:	6819      	ldreq	r1, [r3, #0]
 800ea46:	685b      	ldreq	r3, [r3, #4]
 800ea48:	1809      	addeq	r1, r1, r0
 800ea4a:	6021      	streq	r1, [r4, #0]
 800ea4c:	e7ed      	b.n	800ea2a <_free_r+0x1e>
 800ea4e:	461a      	mov	r2, r3
 800ea50:	685b      	ldr	r3, [r3, #4]
 800ea52:	b10b      	cbz	r3, 800ea58 <_free_r+0x4c>
 800ea54:	42a3      	cmp	r3, r4
 800ea56:	d9fa      	bls.n	800ea4e <_free_r+0x42>
 800ea58:	6811      	ldr	r1, [r2, #0]
 800ea5a:	1850      	adds	r0, r2, r1
 800ea5c:	42a0      	cmp	r0, r4
 800ea5e:	d10b      	bne.n	800ea78 <_free_r+0x6c>
 800ea60:	6820      	ldr	r0, [r4, #0]
 800ea62:	4401      	add	r1, r0
 800ea64:	1850      	adds	r0, r2, r1
 800ea66:	4283      	cmp	r3, r0
 800ea68:	6011      	str	r1, [r2, #0]
 800ea6a:	d1e0      	bne.n	800ea2e <_free_r+0x22>
 800ea6c:	6818      	ldr	r0, [r3, #0]
 800ea6e:	685b      	ldr	r3, [r3, #4]
 800ea70:	6053      	str	r3, [r2, #4]
 800ea72:	4408      	add	r0, r1
 800ea74:	6010      	str	r0, [r2, #0]
 800ea76:	e7da      	b.n	800ea2e <_free_r+0x22>
 800ea78:	d902      	bls.n	800ea80 <_free_r+0x74>
 800ea7a:	230c      	movs	r3, #12
 800ea7c:	602b      	str	r3, [r5, #0]
 800ea7e:	e7d6      	b.n	800ea2e <_free_r+0x22>
 800ea80:	6820      	ldr	r0, [r4, #0]
 800ea82:	1821      	adds	r1, r4, r0
 800ea84:	428b      	cmp	r3, r1
 800ea86:	bf04      	itt	eq
 800ea88:	6819      	ldreq	r1, [r3, #0]
 800ea8a:	685b      	ldreq	r3, [r3, #4]
 800ea8c:	6063      	str	r3, [r4, #4]
 800ea8e:	bf04      	itt	eq
 800ea90:	1809      	addeq	r1, r1, r0
 800ea92:	6021      	streq	r1, [r4, #0]
 800ea94:	6054      	str	r4, [r2, #4]
 800ea96:	e7ca      	b.n	800ea2e <_free_r+0x22>
 800ea98:	bd38      	pop	{r3, r4, r5, pc}
 800ea9a:	bf00      	nop
 800ea9c:	200023d0 	.word	0x200023d0

0800eaa0 <sbrk_aligned>:
 800eaa0:	b570      	push	{r4, r5, r6, lr}
 800eaa2:	4e0f      	ldr	r6, [pc, #60]	@ (800eae0 <sbrk_aligned+0x40>)
 800eaa4:	460c      	mov	r4, r1
 800eaa6:	6831      	ldr	r1, [r6, #0]
 800eaa8:	4605      	mov	r5, r0
 800eaaa:	b911      	cbnz	r1, 800eab2 <sbrk_aligned+0x12>
 800eaac:	f000 fe4c 	bl	800f748 <_sbrk_r>
 800eab0:	6030      	str	r0, [r6, #0]
 800eab2:	4621      	mov	r1, r4
 800eab4:	4628      	mov	r0, r5
 800eab6:	f000 fe47 	bl	800f748 <_sbrk_r>
 800eaba:	1c43      	adds	r3, r0, #1
 800eabc:	d103      	bne.n	800eac6 <sbrk_aligned+0x26>
 800eabe:	f04f 34ff 	mov.w	r4, #4294967295
 800eac2:	4620      	mov	r0, r4
 800eac4:	bd70      	pop	{r4, r5, r6, pc}
 800eac6:	1cc4      	adds	r4, r0, #3
 800eac8:	f024 0403 	bic.w	r4, r4, #3
 800eacc:	42a0      	cmp	r0, r4
 800eace:	d0f8      	beq.n	800eac2 <sbrk_aligned+0x22>
 800ead0:	1a21      	subs	r1, r4, r0
 800ead2:	4628      	mov	r0, r5
 800ead4:	f000 fe38 	bl	800f748 <_sbrk_r>
 800ead8:	3001      	adds	r0, #1
 800eada:	d1f2      	bne.n	800eac2 <sbrk_aligned+0x22>
 800eadc:	e7ef      	b.n	800eabe <sbrk_aligned+0x1e>
 800eade:	bf00      	nop
 800eae0:	200023cc 	.word	0x200023cc

0800eae4 <_malloc_r>:
 800eae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eae8:	1ccd      	adds	r5, r1, #3
 800eaea:	f025 0503 	bic.w	r5, r5, #3
 800eaee:	3508      	adds	r5, #8
 800eaf0:	2d0c      	cmp	r5, #12
 800eaf2:	bf38      	it	cc
 800eaf4:	250c      	movcc	r5, #12
 800eaf6:	2d00      	cmp	r5, #0
 800eaf8:	4606      	mov	r6, r0
 800eafa:	db01      	blt.n	800eb00 <_malloc_r+0x1c>
 800eafc:	42a9      	cmp	r1, r5
 800eafe:	d904      	bls.n	800eb0a <_malloc_r+0x26>
 800eb00:	230c      	movs	r3, #12
 800eb02:	6033      	str	r3, [r6, #0]
 800eb04:	2000      	movs	r0, #0
 800eb06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ebe0 <_malloc_r+0xfc>
 800eb0e:	f000 f869 	bl	800ebe4 <__malloc_lock>
 800eb12:	f8d8 3000 	ldr.w	r3, [r8]
 800eb16:	461c      	mov	r4, r3
 800eb18:	bb44      	cbnz	r4, 800eb6c <_malloc_r+0x88>
 800eb1a:	4629      	mov	r1, r5
 800eb1c:	4630      	mov	r0, r6
 800eb1e:	f7ff ffbf 	bl	800eaa0 <sbrk_aligned>
 800eb22:	1c43      	adds	r3, r0, #1
 800eb24:	4604      	mov	r4, r0
 800eb26:	d158      	bne.n	800ebda <_malloc_r+0xf6>
 800eb28:	f8d8 4000 	ldr.w	r4, [r8]
 800eb2c:	4627      	mov	r7, r4
 800eb2e:	2f00      	cmp	r7, #0
 800eb30:	d143      	bne.n	800ebba <_malloc_r+0xd6>
 800eb32:	2c00      	cmp	r4, #0
 800eb34:	d04b      	beq.n	800ebce <_malloc_r+0xea>
 800eb36:	6823      	ldr	r3, [r4, #0]
 800eb38:	4639      	mov	r1, r7
 800eb3a:	4630      	mov	r0, r6
 800eb3c:	eb04 0903 	add.w	r9, r4, r3
 800eb40:	f000 fe02 	bl	800f748 <_sbrk_r>
 800eb44:	4581      	cmp	r9, r0
 800eb46:	d142      	bne.n	800ebce <_malloc_r+0xea>
 800eb48:	6821      	ldr	r1, [r4, #0]
 800eb4a:	1a6d      	subs	r5, r5, r1
 800eb4c:	4629      	mov	r1, r5
 800eb4e:	4630      	mov	r0, r6
 800eb50:	f7ff ffa6 	bl	800eaa0 <sbrk_aligned>
 800eb54:	3001      	adds	r0, #1
 800eb56:	d03a      	beq.n	800ebce <_malloc_r+0xea>
 800eb58:	6823      	ldr	r3, [r4, #0]
 800eb5a:	442b      	add	r3, r5
 800eb5c:	6023      	str	r3, [r4, #0]
 800eb5e:	f8d8 3000 	ldr.w	r3, [r8]
 800eb62:	685a      	ldr	r2, [r3, #4]
 800eb64:	bb62      	cbnz	r2, 800ebc0 <_malloc_r+0xdc>
 800eb66:	f8c8 7000 	str.w	r7, [r8]
 800eb6a:	e00f      	b.n	800eb8c <_malloc_r+0xa8>
 800eb6c:	6822      	ldr	r2, [r4, #0]
 800eb6e:	1b52      	subs	r2, r2, r5
 800eb70:	d420      	bmi.n	800ebb4 <_malloc_r+0xd0>
 800eb72:	2a0b      	cmp	r2, #11
 800eb74:	d917      	bls.n	800eba6 <_malloc_r+0xc2>
 800eb76:	1961      	adds	r1, r4, r5
 800eb78:	42a3      	cmp	r3, r4
 800eb7a:	6025      	str	r5, [r4, #0]
 800eb7c:	bf18      	it	ne
 800eb7e:	6059      	strne	r1, [r3, #4]
 800eb80:	6863      	ldr	r3, [r4, #4]
 800eb82:	bf08      	it	eq
 800eb84:	f8c8 1000 	streq.w	r1, [r8]
 800eb88:	5162      	str	r2, [r4, r5]
 800eb8a:	604b      	str	r3, [r1, #4]
 800eb8c:	4630      	mov	r0, r6
 800eb8e:	f000 f82f 	bl	800ebf0 <__malloc_unlock>
 800eb92:	f104 000b 	add.w	r0, r4, #11
 800eb96:	1d23      	adds	r3, r4, #4
 800eb98:	f020 0007 	bic.w	r0, r0, #7
 800eb9c:	1ac2      	subs	r2, r0, r3
 800eb9e:	bf1c      	itt	ne
 800eba0:	1a1b      	subne	r3, r3, r0
 800eba2:	50a3      	strne	r3, [r4, r2]
 800eba4:	e7af      	b.n	800eb06 <_malloc_r+0x22>
 800eba6:	6862      	ldr	r2, [r4, #4]
 800eba8:	42a3      	cmp	r3, r4
 800ebaa:	bf0c      	ite	eq
 800ebac:	f8c8 2000 	streq.w	r2, [r8]
 800ebb0:	605a      	strne	r2, [r3, #4]
 800ebb2:	e7eb      	b.n	800eb8c <_malloc_r+0xa8>
 800ebb4:	4623      	mov	r3, r4
 800ebb6:	6864      	ldr	r4, [r4, #4]
 800ebb8:	e7ae      	b.n	800eb18 <_malloc_r+0x34>
 800ebba:	463c      	mov	r4, r7
 800ebbc:	687f      	ldr	r7, [r7, #4]
 800ebbe:	e7b6      	b.n	800eb2e <_malloc_r+0x4a>
 800ebc0:	461a      	mov	r2, r3
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	42a3      	cmp	r3, r4
 800ebc6:	d1fb      	bne.n	800ebc0 <_malloc_r+0xdc>
 800ebc8:	2300      	movs	r3, #0
 800ebca:	6053      	str	r3, [r2, #4]
 800ebcc:	e7de      	b.n	800eb8c <_malloc_r+0xa8>
 800ebce:	230c      	movs	r3, #12
 800ebd0:	6033      	str	r3, [r6, #0]
 800ebd2:	4630      	mov	r0, r6
 800ebd4:	f000 f80c 	bl	800ebf0 <__malloc_unlock>
 800ebd8:	e794      	b.n	800eb04 <_malloc_r+0x20>
 800ebda:	6005      	str	r5, [r0, #0]
 800ebdc:	e7d6      	b.n	800eb8c <_malloc_r+0xa8>
 800ebde:	bf00      	nop
 800ebe0:	200023d0 	.word	0x200023d0

0800ebe4 <__malloc_lock>:
 800ebe4:	4801      	ldr	r0, [pc, #4]	@ (800ebec <__malloc_lock+0x8>)
 800ebe6:	f7ff bf00 	b.w	800e9ea <__retarget_lock_acquire_recursive>
 800ebea:	bf00      	nop
 800ebec:	200023c8 	.word	0x200023c8

0800ebf0 <__malloc_unlock>:
 800ebf0:	4801      	ldr	r0, [pc, #4]	@ (800ebf8 <__malloc_unlock+0x8>)
 800ebf2:	f7ff befb 	b.w	800e9ec <__retarget_lock_release_recursive>
 800ebf6:	bf00      	nop
 800ebf8:	200023c8 	.word	0x200023c8

0800ebfc <__ssputs_r>:
 800ebfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec00:	688e      	ldr	r6, [r1, #8]
 800ec02:	461f      	mov	r7, r3
 800ec04:	42be      	cmp	r6, r7
 800ec06:	680b      	ldr	r3, [r1, #0]
 800ec08:	4682      	mov	sl, r0
 800ec0a:	460c      	mov	r4, r1
 800ec0c:	4690      	mov	r8, r2
 800ec0e:	d82d      	bhi.n	800ec6c <__ssputs_r+0x70>
 800ec10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ec18:	d026      	beq.n	800ec68 <__ssputs_r+0x6c>
 800ec1a:	6965      	ldr	r5, [r4, #20]
 800ec1c:	6909      	ldr	r1, [r1, #16]
 800ec1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ec22:	eba3 0901 	sub.w	r9, r3, r1
 800ec26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ec2a:	1c7b      	adds	r3, r7, #1
 800ec2c:	444b      	add	r3, r9
 800ec2e:	106d      	asrs	r5, r5, #1
 800ec30:	429d      	cmp	r5, r3
 800ec32:	bf38      	it	cc
 800ec34:	461d      	movcc	r5, r3
 800ec36:	0553      	lsls	r3, r2, #21
 800ec38:	d527      	bpl.n	800ec8a <__ssputs_r+0x8e>
 800ec3a:	4629      	mov	r1, r5
 800ec3c:	f7ff ff52 	bl	800eae4 <_malloc_r>
 800ec40:	4606      	mov	r6, r0
 800ec42:	b360      	cbz	r0, 800ec9e <__ssputs_r+0xa2>
 800ec44:	6921      	ldr	r1, [r4, #16]
 800ec46:	464a      	mov	r2, r9
 800ec48:	f7ff fed1 	bl	800e9ee <memcpy>
 800ec4c:	89a3      	ldrh	r3, [r4, #12]
 800ec4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ec52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec56:	81a3      	strh	r3, [r4, #12]
 800ec58:	6126      	str	r6, [r4, #16]
 800ec5a:	6165      	str	r5, [r4, #20]
 800ec5c:	444e      	add	r6, r9
 800ec5e:	eba5 0509 	sub.w	r5, r5, r9
 800ec62:	6026      	str	r6, [r4, #0]
 800ec64:	60a5      	str	r5, [r4, #8]
 800ec66:	463e      	mov	r6, r7
 800ec68:	42be      	cmp	r6, r7
 800ec6a:	d900      	bls.n	800ec6e <__ssputs_r+0x72>
 800ec6c:	463e      	mov	r6, r7
 800ec6e:	6820      	ldr	r0, [r4, #0]
 800ec70:	4632      	mov	r2, r6
 800ec72:	4641      	mov	r1, r8
 800ec74:	f000 fd2c 	bl	800f6d0 <memmove>
 800ec78:	68a3      	ldr	r3, [r4, #8]
 800ec7a:	1b9b      	subs	r3, r3, r6
 800ec7c:	60a3      	str	r3, [r4, #8]
 800ec7e:	6823      	ldr	r3, [r4, #0]
 800ec80:	4433      	add	r3, r6
 800ec82:	6023      	str	r3, [r4, #0]
 800ec84:	2000      	movs	r0, #0
 800ec86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec8a:	462a      	mov	r2, r5
 800ec8c:	f000 fd6c 	bl	800f768 <_realloc_r>
 800ec90:	4606      	mov	r6, r0
 800ec92:	2800      	cmp	r0, #0
 800ec94:	d1e0      	bne.n	800ec58 <__ssputs_r+0x5c>
 800ec96:	6921      	ldr	r1, [r4, #16]
 800ec98:	4650      	mov	r0, sl
 800ec9a:	f7ff feb7 	bl	800ea0c <_free_r>
 800ec9e:	230c      	movs	r3, #12
 800eca0:	f8ca 3000 	str.w	r3, [sl]
 800eca4:	89a3      	ldrh	r3, [r4, #12]
 800eca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecaa:	81a3      	strh	r3, [r4, #12]
 800ecac:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb0:	e7e9      	b.n	800ec86 <__ssputs_r+0x8a>
	...

0800ecb4 <_svfiprintf_r>:
 800ecb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecb8:	4698      	mov	r8, r3
 800ecba:	898b      	ldrh	r3, [r1, #12]
 800ecbc:	061b      	lsls	r3, r3, #24
 800ecbe:	b09d      	sub	sp, #116	@ 0x74
 800ecc0:	4607      	mov	r7, r0
 800ecc2:	460d      	mov	r5, r1
 800ecc4:	4614      	mov	r4, r2
 800ecc6:	d510      	bpl.n	800ecea <_svfiprintf_r+0x36>
 800ecc8:	690b      	ldr	r3, [r1, #16]
 800ecca:	b973      	cbnz	r3, 800ecea <_svfiprintf_r+0x36>
 800eccc:	2140      	movs	r1, #64	@ 0x40
 800ecce:	f7ff ff09 	bl	800eae4 <_malloc_r>
 800ecd2:	6028      	str	r0, [r5, #0]
 800ecd4:	6128      	str	r0, [r5, #16]
 800ecd6:	b930      	cbnz	r0, 800ece6 <_svfiprintf_r+0x32>
 800ecd8:	230c      	movs	r3, #12
 800ecda:	603b      	str	r3, [r7, #0]
 800ecdc:	f04f 30ff 	mov.w	r0, #4294967295
 800ece0:	b01d      	add	sp, #116	@ 0x74
 800ece2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ece6:	2340      	movs	r3, #64	@ 0x40
 800ece8:	616b      	str	r3, [r5, #20]
 800ecea:	2300      	movs	r3, #0
 800ecec:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecee:	2320      	movs	r3, #32
 800ecf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ecf4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ecf8:	2330      	movs	r3, #48	@ 0x30
 800ecfa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ee98 <_svfiprintf_r+0x1e4>
 800ecfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed02:	f04f 0901 	mov.w	r9, #1
 800ed06:	4623      	mov	r3, r4
 800ed08:	469a      	mov	sl, r3
 800ed0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed0e:	b10a      	cbz	r2, 800ed14 <_svfiprintf_r+0x60>
 800ed10:	2a25      	cmp	r2, #37	@ 0x25
 800ed12:	d1f9      	bne.n	800ed08 <_svfiprintf_r+0x54>
 800ed14:	ebba 0b04 	subs.w	fp, sl, r4
 800ed18:	d00b      	beq.n	800ed32 <_svfiprintf_r+0x7e>
 800ed1a:	465b      	mov	r3, fp
 800ed1c:	4622      	mov	r2, r4
 800ed1e:	4629      	mov	r1, r5
 800ed20:	4638      	mov	r0, r7
 800ed22:	f7ff ff6b 	bl	800ebfc <__ssputs_r>
 800ed26:	3001      	adds	r0, #1
 800ed28:	f000 80a7 	beq.w	800ee7a <_svfiprintf_r+0x1c6>
 800ed2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed2e:	445a      	add	r2, fp
 800ed30:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed32:	f89a 3000 	ldrb.w	r3, [sl]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	f000 809f 	beq.w	800ee7a <_svfiprintf_r+0x1c6>
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed46:	f10a 0a01 	add.w	sl, sl, #1
 800ed4a:	9304      	str	r3, [sp, #16]
 800ed4c:	9307      	str	r3, [sp, #28]
 800ed4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed52:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed54:	4654      	mov	r4, sl
 800ed56:	2205      	movs	r2, #5
 800ed58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed5c:	484e      	ldr	r0, [pc, #312]	@ (800ee98 <_svfiprintf_r+0x1e4>)
 800ed5e:	f7f1 fa17 	bl	8000190 <memchr>
 800ed62:	9a04      	ldr	r2, [sp, #16]
 800ed64:	b9d8      	cbnz	r0, 800ed9e <_svfiprintf_r+0xea>
 800ed66:	06d0      	lsls	r0, r2, #27
 800ed68:	bf44      	itt	mi
 800ed6a:	2320      	movmi	r3, #32
 800ed6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed70:	0711      	lsls	r1, r2, #28
 800ed72:	bf44      	itt	mi
 800ed74:	232b      	movmi	r3, #43	@ 0x2b
 800ed76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed7a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed7e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed80:	d015      	beq.n	800edae <_svfiprintf_r+0xfa>
 800ed82:	9a07      	ldr	r2, [sp, #28]
 800ed84:	4654      	mov	r4, sl
 800ed86:	2000      	movs	r0, #0
 800ed88:	f04f 0c0a 	mov.w	ip, #10
 800ed8c:	4621      	mov	r1, r4
 800ed8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed92:	3b30      	subs	r3, #48	@ 0x30
 800ed94:	2b09      	cmp	r3, #9
 800ed96:	d94b      	bls.n	800ee30 <_svfiprintf_r+0x17c>
 800ed98:	b1b0      	cbz	r0, 800edc8 <_svfiprintf_r+0x114>
 800ed9a:	9207      	str	r2, [sp, #28]
 800ed9c:	e014      	b.n	800edc8 <_svfiprintf_r+0x114>
 800ed9e:	eba0 0308 	sub.w	r3, r0, r8
 800eda2:	fa09 f303 	lsl.w	r3, r9, r3
 800eda6:	4313      	orrs	r3, r2
 800eda8:	9304      	str	r3, [sp, #16]
 800edaa:	46a2      	mov	sl, r4
 800edac:	e7d2      	b.n	800ed54 <_svfiprintf_r+0xa0>
 800edae:	9b03      	ldr	r3, [sp, #12]
 800edb0:	1d19      	adds	r1, r3, #4
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	9103      	str	r1, [sp, #12]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	bfbb      	ittet	lt
 800edba:	425b      	neglt	r3, r3
 800edbc:	f042 0202 	orrlt.w	r2, r2, #2
 800edc0:	9307      	strge	r3, [sp, #28]
 800edc2:	9307      	strlt	r3, [sp, #28]
 800edc4:	bfb8      	it	lt
 800edc6:	9204      	strlt	r2, [sp, #16]
 800edc8:	7823      	ldrb	r3, [r4, #0]
 800edca:	2b2e      	cmp	r3, #46	@ 0x2e
 800edcc:	d10a      	bne.n	800ede4 <_svfiprintf_r+0x130>
 800edce:	7863      	ldrb	r3, [r4, #1]
 800edd0:	2b2a      	cmp	r3, #42	@ 0x2a
 800edd2:	d132      	bne.n	800ee3a <_svfiprintf_r+0x186>
 800edd4:	9b03      	ldr	r3, [sp, #12]
 800edd6:	1d1a      	adds	r2, r3, #4
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	9203      	str	r2, [sp, #12]
 800eddc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ede0:	3402      	adds	r4, #2
 800ede2:	9305      	str	r3, [sp, #20]
 800ede4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eea8 <_svfiprintf_r+0x1f4>
 800ede8:	7821      	ldrb	r1, [r4, #0]
 800edea:	2203      	movs	r2, #3
 800edec:	4650      	mov	r0, sl
 800edee:	f7f1 f9cf 	bl	8000190 <memchr>
 800edf2:	b138      	cbz	r0, 800ee04 <_svfiprintf_r+0x150>
 800edf4:	9b04      	ldr	r3, [sp, #16]
 800edf6:	eba0 000a 	sub.w	r0, r0, sl
 800edfa:	2240      	movs	r2, #64	@ 0x40
 800edfc:	4082      	lsls	r2, r0
 800edfe:	4313      	orrs	r3, r2
 800ee00:	3401      	adds	r4, #1
 800ee02:	9304      	str	r3, [sp, #16]
 800ee04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee08:	4824      	ldr	r0, [pc, #144]	@ (800ee9c <_svfiprintf_r+0x1e8>)
 800ee0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee0e:	2206      	movs	r2, #6
 800ee10:	f7f1 f9be 	bl	8000190 <memchr>
 800ee14:	2800      	cmp	r0, #0
 800ee16:	d036      	beq.n	800ee86 <_svfiprintf_r+0x1d2>
 800ee18:	4b21      	ldr	r3, [pc, #132]	@ (800eea0 <_svfiprintf_r+0x1ec>)
 800ee1a:	bb1b      	cbnz	r3, 800ee64 <_svfiprintf_r+0x1b0>
 800ee1c:	9b03      	ldr	r3, [sp, #12]
 800ee1e:	3307      	adds	r3, #7
 800ee20:	f023 0307 	bic.w	r3, r3, #7
 800ee24:	3308      	adds	r3, #8
 800ee26:	9303      	str	r3, [sp, #12]
 800ee28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee2a:	4433      	add	r3, r6
 800ee2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee2e:	e76a      	b.n	800ed06 <_svfiprintf_r+0x52>
 800ee30:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee34:	460c      	mov	r4, r1
 800ee36:	2001      	movs	r0, #1
 800ee38:	e7a8      	b.n	800ed8c <_svfiprintf_r+0xd8>
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	3401      	adds	r4, #1
 800ee3e:	9305      	str	r3, [sp, #20]
 800ee40:	4619      	mov	r1, r3
 800ee42:	f04f 0c0a 	mov.w	ip, #10
 800ee46:	4620      	mov	r0, r4
 800ee48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee4c:	3a30      	subs	r2, #48	@ 0x30
 800ee4e:	2a09      	cmp	r2, #9
 800ee50:	d903      	bls.n	800ee5a <_svfiprintf_r+0x1a6>
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d0c6      	beq.n	800ede4 <_svfiprintf_r+0x130>
 800ee56:	9105      	str	r1, [sp, #20]
 800ee58:	e7c4      	b.n	800ede4 <_svfiprintf_r+0x130>
 800ee5a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee5e:	4604      	mov	r4, r0
 800ee60:	2301      	movs	r3, #1
 800ee62:	e7f0      	b.n	800ee46 <_svfiprintf_r+0x192>
 800ee64:	ab03      	add	r3, sp, #12
 800ee66:	9300      	str	r3, [sp, #0]
 800ee68:	462a      	mov	r2, r5
 800ee6a:	4b0e      	ldr	r3, [pc, #56]	@ (800eea4 <_svfiprintf_r+0x1f0>)
 800ee6c:	a904      	add	r1, sp, #16
 800ee6e:	4638      	mov	r0, r7
 800ee70:	f3af 8000 	nop.w
 800ee74:	1c42      	adds	r2, r0, #1
 800ee76:	4606      	mov	r6, r0
 800ee78:	d1d6      	bne.n	800ee28 <_svfiprintf_r+0x174>
 800ee7a:	89ab      	ldrh	r3, [r5, #12]
 800ee7c:	065b      	lsls	r3, r3, #25
 800ee7e:	f53f af2d 	bmi.w	800ecdc <_svfiprintf_r+0x28>
 800ee82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ee84:	e72c      	b.n	800ece0 <_svfiprintf_r+0x2c>
 800ee86:	ab03      	add	r3, sp, #12
 800ee88:	9300      	str	r3, [sp, #0]
 800ee8a:	462a      	mov	r2, r5
 800ee8c:	4b05      	ldr	r3, [pc, #20]	@ (800eea4 <_svfiprintf_r+0x1f0>)
 800ee8e:	a904      	add	r1, sp, #16
 800ee90:	4638      	mov	r0, r7
 800ee92:	f000 f9bb 	bl	800f20c <_printf_i>
 800ee96:	e7ed      	b.n	800ee74 <_svfiprintf_r+0x1c0>
 800ee98:	08010eb2 	.word	0x08010eb2
 800ee9c:	08010ebc 	.word	0x08010ebc
 800eea0:	00000000 	.word	0x00000000
 800eea4:	0800ebfd 	.word	0x0800ebfd
 800eea8:	08010eb8 	.word	0x08010eb8

0800eeac <__sfputc_r>:
 800eeac:	6893      	ldr	r3, [r2, #8]
 800eeae:	3b01      	subs	r3, #1
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	b410      	push	{r4}
 800eeb4:	6093      	str	r3, [r2, #8]
 800eeb6:	da08      	bge.n	800eeca <__sfputc_r+0x1e>
 800eeb8:	6994      	ldr	r4, [r2, #24]
 800eeba:	42a3      	cmp	r3, r4
 800eebc:	db01      	blt.n	800eec2 <__sfputc_r+0x16>
 800eebe:	290a      	cmp	r1, #10
 800eec0:	d103      	bne.n	800eeca <__sfputc_r+0x1e>
 800eec2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eec6:	f7ff bc88 	b.w	800e7da <__swbuf_r>
 800eeca:	6813      	ldr	r3, [r2, #0]
 800eecc:	1c58      	adds	r0, r3, #1
 800eece:	6010      	str	r0, [r2, #0]
 800eed0:	7019      	strb	r1, [r3, #0]
 800eed2:	4608      	mov	r0, r1
 800eed4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eed8:	4770      	bx	lr

0800eeda <__sfputs_r>:
 800eeda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eedc:	4606      	mov	r6, r0
 800eede:	460f      	mov	r7, r1
 800eee0:	4614      	mov	r4, r2
 800eee2:	18d5      	adds	r5, r2, r3
 800eee4:	42ac      	cmp	r4, r5
 800eee6:	d101      	bne.n	800eeec <__sfputs_r+0x12>
 800eee8:	2000      	movs	r0, #0
 800eeea:	e007      	b.n	800eefc <__sfputs_r+0x22>
 800eeec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eef0:	463a      	mov	r2, r7
 800eef2:	4630      	mov	r0, r6
 800eef4:	f7ff ffda 	bl	800eeac <__sfputc_r>
 800eef8:	1c43      	adds	r3, r0, #1
 800eefa:	d1f3      	bne.n	800eee4 <__sfputs_r+0xa>
 800eefc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef00 <_vfiprintf_r>:
 800ef00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef04:	460d      	mov	r5, r1
 800ef06:	b09d      	sub	sp, #116	@ 0x74
 800ef08:	4614      	mov	r4, r2
 800ef0a:	4698      	mov	r8, r3
 800ef0c:	4606      	mov	r6, r0
 800ef0e:	b118      	cbz	r0, 800ef18 <_vfiprintf_r+0x18>
 800ef10:	6a03      	ldr	r3, [r0, #32]
 800ef12:	b90b      	cbnz	r3, 800ef18 <_vfiprintf_r+0x18>
 800ef14:	f7ff fb50 	bl	800e5b8 <__sinit>
 800ef18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef1a:	07d9      	lsls	r1, r3, #31
 800ef1c:	d405      	bmi.n	800ef2a <_vfiprintf_r+0x2a>
 800ef1e:	89ab      	ldrh	r3, [r5, #12]
 800ef20:	059a      	lsls	r2, r3, #22
 800ef22:	d402      	bmi.n	800ef2a <_vfiprintf_r+0x2a>
 800ef24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef26:	f7ff fd60 	bl	800e9ea <__retarget_lock_acquire_recursive>
 800ef2a:	89ab      	ldrh	r3, [r5, #12]
 800ef2c:	071b      	lsls	r3, r3, #28
 800ef2e:	d501      	bpl.n	800ef34 <_vfiprintf_r+0x34>
 800ef30:	692b      	ldr	r3, [r5, #16]
 800ef32:	b99b      	cbnz	r3, 800ef5c <_vfiprintf_r+0x5c>
 800ef34:	4629      	mov	r1, r5
 800ef36:	4630      	mov	r0, r6
 800ef38:	f7ff fc8e 	bl	800e858 <__swsetup_r>
 800ef3c:	b170      	cbz	r0, 800ef5c <_vfiprintf_r+0x5c>
 800ef3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef40:	07dc      	lsls	r4, r3, #31
 800ef42:	d504      	bpl.n	800ef4e <_vfiprintf_r+0x4e>
 800ef44:	f04f 30ff 	mov.w	r0, #4294967295
 800ef48:	b01d      	add	sp, #116	@ 0x74
 800ef4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef4e:	89ab      	ldrh	r3, [r5, #12]
 800ef50:	0598      	lsls	r0, r3, #22
 800ef52:	d4f7      	bmi.n	800ef44 <_vfiprintf_r+0x44>
 800ef54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef56:	f7ff fd49 	bl	800e9ec <__retarget_lock_release_recursive>
 800ef5a:	e7f3      	b.n	800ef44 <_vfiprintf_r+0x44>
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef60:	2320      	movs	r3, #32
 800ef62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ef66:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef6a:	2330      	movs	r3, #48	@ 0x30
 800ef6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f11c <_vfiprintf_r+0x21c>
 800ef70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef74:	f04f 0901 	mov.w	r9, #1
 800ef78:	4623      	mov	r3, r4
 800ef7a:	469a      	mov	sl, r3
 800ef7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef80:	b10a      	cbz	r2, 800ef86 <_vfiprintf_r+0x86>
 800ef82:	2a25      	cmp	r2, #37	@ 0x25
 800ef84:	d1f9      	bne.n	800ef7a <_vfiprintf_r+0x7a>
 800ef86:	ebba 0b04 	subs.w	fp, sl, r4
 800ef8a:	d00b      	beq.n	800efa4 <_vfiprintf_r+0xa4>
 800ef8c:	465b      	mov	r3, fp
 800ef8e:	4622      	mov	r2, r4
 800ef90:	4629      	mov	r1, r5
 800ef92:	4630      	mov	r0, r6
 800ef94:	f7ff ffa1 	bl	800eeda <__sfputs_r>
 800ef98:	3001      	adds	r0, #1
 800ef9a:	f000 80a7 	beq.w	800f0ec <_vfiprintf_r+0x1ec>
 800ef9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efa0:	445a      	add	r2, fp
 800efa2:	9209      	str	r2, [sp, #36]	@ 0x24
 800efa4:	f89a 3000 	ldrb.w	r3, [sl]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	f000 809f 	beq.w	800f0ec <_vfiprintf_r+0x1ec>
 800efae:	2300      	movs	r3, #0
 800efb0:	f04f 32ff 	mov.w	r2, #4294967295
 800efb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efb8:	f10a 0a01 	add.w	sl, sl, #1
 800efbc:	9304      	str	r3, [sp, #16]
 800efbe:	9307      	str	r3, [sp, #28]
 800efc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800efc4:	931a      	str	r3, [sp, #104]	@ 0x68
 800efc6:	4654      	mov	r4, sl
 800efc8:	2205      	movs	r2, #5
 800efca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efce:	4853      	ldr	r0, [pc, #332]	@ (800f11c <_vfiprintf_r+0x21c>)
 800efd0:	f7f1 f8de 	bl	8000190 <memchr>
 800efd4:	9a04      	ldr	r2, [sp, #16]
 800efd6:	b9d8      	cbnz	r0, 800f010 <_vfiprintf_r+0x110>
 800efd8:	06d1      	lsls	r1, r2, #27
 800efda:	bf44      	itt	mi
 800efdc:	2320      	movmi	r3, #32
 800efde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800efe2:	0713      	lsls	r3, r2, #28
 800efe4:	bf44      	itt	mi
 800efe6:	232b      	movmi	r3, #43	@ 0x2b
 800efe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800efec:	f89a 3000 	ldrb.w	r3, [sl]
 800eff0:	2b2a      	cmp	r3, #42	@ 0x2a
 800eff2:	d015      	beq.n	800f020 <_vfiprintf_r+0x120>
 800eff4:	9a07      	ldr	r2, [sp, #28]
 800eff6:	4654      	mov	r4, sl
 800eff8:	2000      	movs	r0, #0
 800effa:	f04f 0c0a 	mov.w	ip, #10
 800effe:	4621      	mov	r1, r4
 800f000:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f004:	3b30      	subs	r3, #48	@ 0x30
 800f006:	2b09      	cmp	r3, #9
 800f008:	d94b      	bls.n	800f0a2 <_vfiprintf_r+0x1a2>
 800f00a:	b1b0      	cbz	r0, 800f03a <_vfiprintf_r+0x13a>
 800f00c:	9207      	str	r2, [sp, #28]
 800f00e:	e014      	b.n	800f03a <_vfiprintf_r+0x13a>
 800f010:	eba0 0308 	sub.w	r3, r0, r8
 800f014:	fa09 f303 	lsl.w	r3, r9, r3
 800f018:	4313      	orrs	r3, r2
 800f01a:	9304      	str	r3, [sp, #16]
 800f01c:	46a2      	mov	sl, r4
 800f01e:	e7d2      	b.n	800efc6 <_vfiprintf_r+0xc6>
 800f020:	9b03      	ldr	r3, [sp, #12]
 800f022:	1d19      	adds	r1, r3, #4
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	9103      	str	r1, [sp, #12]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	bfbb      	ittet	lt
 800f02c:	425b      	neglt	r3, r3
 800f02e:	f042 0202 	orrlt.w	r2, r2, #2
 800f032:	9307      	strge	r3, [sp, #28]
 800f034:	9307      	strlt	r3, [sp, #28]
 800f036:	bfb8      	it	lt
 800f038:	9204      	strlt	r2, [sp, #16]
 800f03a:	7823      	ldrb	r3, [r4, #0]
 800f03c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f03e:	d10a      	bne.n	800f056 <_vfiprintf_r+0x156>
 800f040:	7863      	ldrb	r3, [r4, #1]
 800f042:	2b2a      	cmp	r3, #42	@ 0x2a
 800f044:	d132      	bne.n	800f0ac <_vfiprintf_r+0x1ac>
 800f046:	9b03      	ldr	r3, [sp, #12]
 800f048:	1d1a      	adds	r2, r3, #4
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	9203      	str	r2, [sp, #12]
 800f04e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f052:	3402      	adds	r4, #2
 800f054:	9305      	str	r3, [sp, #20]
 800f056:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f12c <_vfiprintf_r+0x22c>
 800f05a:	7821      	ldrb	r1, [r4, #0]
 800f05c:	2203      	movs	r2, #3
 800f05e:	4650      	mov	r0, sl
 800f060:	f7f1 f896 	bl	8000190 <memchr>
 800f064:	b138      	cbz	r0, 800f076 <_vfiprintf_r+0x176>
 800f066:	9b04      	ldr	r3, [sp, #16]
 800f068:	eba0 000a 	sub.w	r0, r0, sl
 800f06c:	2240      	movs	r2, #64	@ 0x40
 800f06e:	4082      	lsls	r2, r0
 800f070:	4313      	orrs	r3, r2
 800f072:	3401      	adds	r4, #1
 800f074:	9304      	str	r3, [sp, #16]
 800f076:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f07a:	4829      	ldr	r0, [pc, #164]	@ (800f120 <_vfiprintf_r+0x220>)
 800f07c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f080:	2206      	movs	r2, #6
 800f082:	f7f1 f885 	bl	8000190 <memchr>
 800f086:	2800      	cmp	r0, #0
 800f088:	d03f      	beq.n	800f10a <_vfiprintf_r+0x20a>
 800f08a:	4b26      	ldr	r3, [pc, #152]	@ (800f124 <_vfiprintf_r+0x224>)
 800f08c:	bb1b      	cbnz	r3, 800f0d6 <_vfiprintf_r+0x1d6>
 800f08e:	9b03      	ldr	r3, [sp, #12]
 800f090:	3307      	adds	r3, #7
 800f092:	f023 0307 	bic.w	r3, r3, #7
 800f096:	3308      	adds	r3, #8
 800f098:	9303      	str	r3, [sp, #12]
 800f09a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f09c:	443b      	add	r3, r7
 800f09e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0a0:	e76a      	b.n	800ef78 <_vfiprintf_r+0x78>
 800f0a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0a6:	460c      	mov	r4, r1
 800f0a8:	2001      	movs	r0, #1
 800f0aa:	e7a8      	b.n	800effe <_vfiprintf_r+0xfe>
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	3401      	adds	r4, #1
 800f0b0:	9305      	str	r3, [sp, #20]
 800f0b2:	4619      	mov	r1, r3
 800f0b4:	f04f 0c0a 	mov.w	ip, #10
 800f0b8:	4620      	mov	r0, r4
 800f0ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0be:	3a30      	subs	r2, #48	@ 0x30
 800f0c0:	2a09      	cmp	r2, #9
 800f0c2:	d903      	bls.n	800f0cc <_vfiprintf_r+0x1cc>
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d0c6      	beq.n	800f056 <_vfiprintf_r+0x156>
 800f0c8:	9105      	str	r1, [sp, #20]
 800f0ca:	e7c4      	b.n	800f056 <_vfiprintf_r+0x156>
 800f0cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800f0d0:	4604      	mov	r4, r0
 800f0d2:	2301      	movs	r3, #1
 800f0d4:	e7f0      	b.n	800f0b8 <_vfiprintf_r+0x1b8>
 800f0d6:	ab03      	add	r3, sp, #12
 800f0d8:	9300      	str	r3, [sp, #0]
 800f0da:	462a      	mov	r2, r5
 800f0dc:	4b12      	ldr	r3, [pc, #72]	@ (800f128 <_vfiprintf_r+0x228>)
 800f0de:	a904      	add	r1, sp, #16
 800f0e0:	4630      	mov	r0, r6
 800f0e2:	f3af 8000 	nop.w
 800f0e6:	4607      	mov	r7, r0
 800f0e8:	1c78      	adds	r0, r7, #1
 800f0ea:	d1d6      	bne.n	800f09a <_vfiprintf_r+0x19a>
 800f0ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0ee:	07d9      	lsls	r1, r3, #31
 800f0f0:	d405      	bmi.n	800f0fe <_vfiprintf_r+0x1fe>
 800f0f2:	89ab      	ldrh	r3, [r5, #12]
 800f0f4:	059a      	lsls	r2, r3, #22
 800f0f6:	d402      	bmi.n	800f0fe <_vfiprintf_r+0x1fe>
 800f0f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0fa:	f7ff fc77 	bl	800e9ec <__retarget_lock_release_recursive>
 800f0fe:	89ab      	ldrh	r3, [r5, #12]
 800f100:	065b      	lsls	r3, r3, #25
 800f102:	f53f af1f 	bmi.w	800ef44 <_vfiprintf_r+0x44>
 800f106:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f108:	e71e      	b.n	800ef48 <_vfiprintf_r+0x48>
 800f10a:	ab03      	add	r3, sp, #12
 800f10c:	9300      	str	r3, [sp, #0]
 800f10e:	462a      	mov	r2, r5
 800f110:	4b05      	ldr	r3, [pc, #20]	@ (800f128 <_vfiprintf_r+0x228>)
 800f112:	a904      	add	r1, sp, #16
 800f114:	4630      	mov	r0, r6
 800f116:	f000 f879 	bl	800f20c <_printf_i>
 800f11a:	e7e4      	b.n	800f0e6 <_vfiprintf_r+0x1e6>
 800f11c:	08010eb2 	.word	0x08010eb2
 800f120:	08010ebc 	.word	0x08010ebc
 800f124:	00000000 	.word	0x00000000
 800f128:	0800eedb 	.word	0x0800eedb
 800f12c:	08010eb8 	.word	0x08010eb8

0800f130 <_printf_common>:
 800f130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f134:	4616      	mov	r6, r2
 800f136:	4698      	mov	r8, r3
 800f138:	688a      	ldr	r2, [r1, #8]
 800f13a:	690b      	ldr	r3, [r1, #16]
 800f13c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f140:	4293      	cmp	r3, r2
 800f142:	bfb8      	it	lt
 800f144:	4613      	movlt	r3, r2
 800f146:	6033      	str	r3, [r6, #0]
 800f148:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f14c:	4607      	mov	r7, r0
 800f14e:	460c      	mov	r4, r1
 800f150:	b10a      	cbz	r2, 800f156 <_printf_common+0x26>
 800f152:	3301      	adds	r3, #1
 800f154:	6033      	str	r3, [r6, #0]
 800f156:	6823      	ldr	r3, [r4, #0]
 800f158:	0699      	lsls	r1, r3, #26
 800f15a:	bf42      	ittt	mi
 800f15c:	6833      	ldrmi	r3, [r6, #0]
 800f15e:	3302      	addmi	r3, #2
 800f160:	6033      	strmi	r3, [r6, #0]
 800f162:	6825      	ldr	r5, [r4, #0]
 800f164:	f015 0506 	ands.w	r5, r5, #6
 800f168:	d106      	bne.n	800f178 <_printf_common+0x48>
 800f16a:	f104 0a19 	add.w	sl, r4, #25
 800f16e:	68e3      	ldr	r3, [r4, #12]
 800f170:	6832      	ldr	r2, [r6, #0]
 800f172:	1a9b      	subs	r3, r3, r2
 800f174:	42ab      	cmp	r3, r5
 800f176:	dc26      	bgt.n	800f1c6 <_printf_common+0x96>
 800f178:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f17c:	6822      	ldr	r2, [r4, #0]
 800f17e:	3b00      	subs	r3, #0
 800f180:	bf18      	it	ne
 800f182:	2301      	movne	r3, #1
 800f184:	0692      	lsls	r2, r2, #26
 800f186:	d42b      	bmi.n	800f1e0 <_printf_common+0xb0>
 800f188:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f18c:	4641      	mov	r1, r8
 800f18e:	4638      	mov	r0, r7
 800f190:	47c8      	blx	r9
 800f192:	3001      	adds	r0, #1
 800f194:	d01e      	beq.n	800f1d4 <_printf_common+0xa4>
 800f196:	6823      	ldr	r3, [r4, #0]
 800f198:	6922      	ldr	r2, [r4, #16]
 800f19a:	f003 0306 	and.w	r3, r3, #6
 800f19e:	2b04      	cmp	r3, #4
 800f1a0:	bf02      	ittt	eq
 800f1a2:	68e5      	ldreq	r5, [r4, #12]
 800f1a4:	6833      	ldreq	r3, [r6, #0]
 800f1a6:	1aed      	subeq	r5, r5, r3
 800f1a8:	68a3      	ldr	r3, [r4, #8]
 800f1aa:	bf0c      	ite	eq
 800f1ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f1b0:	2500      	movne	r5, #0
 800f1b2:	4293      	cmp	r3, r2
 800f1b4:	bfc4      	itt	gt
 800f1b6:	1a9b      	subgt	r3, r3, r2
 800f1b8:	18ed      	addgt	r5, r5, r3
 800f1ba:	2600      	movs	r6, #0
 800f1bc:	341a      	adds	r4, #26
 800f1be:	42b5      	cmp	r5, r6
 800f1c0:	d11a      	bne.n	800f1f8 <_printf_common+0xc8>
 800f1c2:	2000      	movs	r0, #0
 800f1c4:	e008      	b.n	800f1d8 <_printf_common+0xa8>
 800f1c6:	2301      	movs	r3, #1
 800f1c8:	4652      	mov	r2, sl
 800f1ca:	4641      	mov	r1, r8
 800f1cc:	4638      	mov	r0, r7
 800f1ce:	47c8      	blx	r9
 800f1d0:	3001      	adds	r0, #1
 800f1d2:	d103      	bne.n	800f1dc <_printf_common+0xac>
 800f1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1dc:	3501      	adds	r5, #1
 800f1de:	e7c6      	b.n	800f16e <_printf_common+0x3e>
 800f1e0:	18e1      	adds	r1, r4, r3
 800f1e2:	1c5a      	adds	r2, r3, #1
 800f1e4:	2030      	movs	r0, #48	@ 0x30
 800f1e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f1ea:	4422      	add	r2, r4
 800f1ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f1f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f1f4:	3302      	adds	r3, #2
 800f1f6:	e7c7      	b.n	800f188 <_printf_common+0x58>
 800f1f8:	2301      	movs	r3, #1
 800f1fa:	4622      	mov	r2, r4
 800f1fc:	4641      	mov	r1, r8
 800f1fe:	4638      	mov	r0, r7
 800f200:	47c8      	blx	r9
 800f202:	3001      	adds	r0, #1
 800f204:	d0e6      	beq.n	800f1d4 <_printf_common+0xa4>
 800f206:	3601      	adds	r6, #1
 800f208:	e7d9      	b.n	800f1be <_printf_common+0x8e>
	...

0800f20c <_printf_i>:
 800f20c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f210:	7e0f      	ldrb	r7, [r1, #24]
 800f212:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f214:	2f78      	cmp	r7, #120	@ 0x78
 800f216:	4691      	mov	r9, r2
 800f218:	4680      	mov	r8, r0
 800f21a:	460c      	mov	r4, r1
 800f21c:	469a      	mov	sl, r3
 800f21e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f222:	d807      	bhi.n	800f234 <_printf_i+0x28>
 800f224:	2f62      	cmp	r7, #98	@ 0x62
 800f226:	d80a      	bhi.n	800f23e <_printf_i+0x32>
 800f228:	2f00      	cmp	r7, #0
 800f22a:	f000 80d2 	beq.w	800f3d2 <_printf_i+0x1c6>
 800f22e:	2f58      	cmp	r7, #88	@ 0x58
 800f230:	f000 80b9 	beq.w	800f3a6 <_printf_i+0x19a>
 800f234:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f238:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f23c:	e03a      	b.n	800f2b4 <_printf_i+0xa8>
 800f23e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f242:	2b15      	cmp	r3, #21
 800f244:	d8f6      	bhi.n	800f234 <_printf_i+0x28>
 800f246:	a101      	add	r1, pc, #4	@ (adr r1, 800f24c <_printf_i+0x40>)
 800f248:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f24c:	0800f2a5 	.word	0x0800f2a5
 800f250:	0800f2b9 	.word	0x0800f2b9
 800f254:	0800f235 	.word	0x0800f235
 800f258:	0800f235 	.word	0x0800f235
 800f25c:	0800f235 	.word	0x0800f235
 800f260:	0800f235 	.word	0x0800f235
 800f264:	0800f2b9 	.word	0x0800f2b9
 800f268:	0800f235 	.word	0x0800f235
 800f26c:	0800f235 	.word	0x0800f235
 800f270:	0800f235 	.word	0x0800f235
 800f274:	0800f235 	.word	0x0800f235
 800f278:	0800f3b9 	.word	0x0800f3b9
 800f27c:	0800f2e3 	.word	0x0800f2e3
 800f280:	0800f373 	.word	0x0800f373
 800f284:	0800f235 	.word	0x0800f235
 800f288:	0800f235 	.word	0x0800f235
 800f28c:	0800f3db 	.word	0x0800f3db
 800f290:	0800f235 	.word	0x0800f235
 800f294:	0800f2e3 	.word	0x0800f2e3
 800f298:	0800f235 	.word	0x0800f235
 800f29c:	0800f235 	.word	0x0800f235
 800f2a0:	0800f37b 	.word	0x0800f37b
 800f2a4:	6833      	ldr	r3, [r6, #0]
 800f2a6:	1d1a      	adds	r2, r3, #4
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	6032      	str	r2, [r6, #0]
 800f2ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f2b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f2b4:	2301      	movs	r3, #1
 800f2b6:	e09d      	b.n	800f3f4 <_printf_i+0x1e8>
 800f2b8:	6833      	ldr	r3, [r6, #0]
 800f2ba:	6820      	ldr	r0, [r4, #0]
 800f2bc:	1d19      	adds	r1, r3, #4
 800f2be:	6031      	str	r1, [r6, #0]
 800f2c0:	0606      	lsls	r6, r0, #24
 800f2c2:	d501      	bpl.n	800f2c8 <_printf_i+0xbc>
 800f2c4:	681d      	ldr	r5, [r3, #0]
 800f2c6:	e003      	b.n	800f2d0 <_printf_i+0xc4>
 800f2c8:	0645      	lsls	r5, r0, #25
 800f2ca:	d5fb      	bpl.n	800f2c4 <_printf_i+0xb8>
 800f2cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f2d0:	2d00      	cmp	r5, #0
 800f2d2:	da03      	bge.n	800f2dc <_printf_i+0xd0>
 800f2d4:	232d      	movs	r3, #45	@ 0x2d
 800f2d6:	426d      	negs	r5, r5
 800f2d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2dc:	4859      	ldr	r0, [pc, #356]	@ (800f444 <_printf_i+0x238>)
 800f2de:	230a      	movs	r3, #10
 800f2e0:	e011      	b.n	800f306 <_printf_i+0xfa>
 800f2e2:	6821      	ldr	r1, [r4, #0]
 800f2e4:	6833      	ldr	r3, [r6, #0]
 800f2e6:	0608      	lsls	r0, r1, #24
 800f2e8:	f853 5b04 	ldr.w	r5, [r3], #4
 800f2ec:	d402      	bmi.n	800f2f4 <_printf_i+0xe8>
 800f2ee:	0649      	lsls	r1, r1, #25
 800f2f0:	bf48      	it	mi
 800f2f2:	b2ad      	uxthmi	r5, r5
 800f2f4:	2f6f      	cmp	r7, #111	@ 0x6f
 800f2f6:	4853      	ldr	r0, [pc, #332]	@ (800f444 <_printf_i+0x238>)
 800f2f8:	6033      	str	r3, [r6, #0]
 800f2fa:	bf14      	ite	ne
 800f2fc:	230a      	movne	r3, #10
 800f2fe:	2308      	moveq	r3, #8
 800f300:	2100      	movs	r1, #0
 800f302:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f306:	6866      	ldr	r6, [r4, #4]
 800f308:	60a6      	str	r6, [r4, #8]
 800f30a:	2e00      	cmp	r6, #0
 800f30c:	bfa2      	ittt	ge
 800f30e:	6821      	ldrge	r1, [r4, #0]
 800f310:	f021 0104 	bicge.w	r1, r1, #4
 800f314:	6021      	strge	r1, [r4, #0]
 800f316:	b90d      	cbnz	r5, 800f31c <_printf_i+0x110>
 800f318:	2e00      	cmp	r6, #0
 800f31a:	d04b      	beq.n	800f3b4 <_printf_i+0x1a8>
 800f31c:	4616      	mov	r6, r2
 800f31e:	fbb5 f1f3 	udiv	r1, r5, r3
 800f322:	fb03 5711 	mls	r7, r3, r1, r5
 800f326:	5dc7      	ldrb	r7, [r0, r7]
 800f328:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f32c:	462f      	mov	r7, r5
 800f32e:	42bb      	cmp	r3, r7
 800f330:	460d      	mov	r5, r1
 800f332:	d9f4      	bls.n	800f31e <_printf_i+0x112>
 800f334:	2b08      	cmp	r3, #8
 800f336:	d10b      	bne.n	800f350 <_printf_i+0x144>
 800f338:	6823      	ldr	r3, [r4, #0]
 800f33a:	07df      	lsls	r7, r3, #31
 800f33c:	d508      	bpl.n	800f350 <_printf_i+0x144>
 800f33e:	6923      	ldr	r3, [r4, #16]
 800f340:	6861      	ldr	r1, [r4, #4]
 800f342:	4299      	cmp	r1, r3
 800f344:	bfde      	ittt	le
 800f346:	2330      	movle	r3, #48	@ 0x30
 800f348:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f34c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f350:	1b92      	subs	r2, r2, r6
 800f352:	6122      	str	r2, [r4, #16]
 800f354:	f8cd a000 	str.w	sl, [sp]
 800f358:	464b      	mov	r3, r9
 800f35a:	aa03      	add	r2, sp, #12
 800f35c:	4621      	mov	r1, r4
 800f35e:	4640      	mov	r0, r8
 800f360:	f7ff fee6 	bl	800f130 <_printf_common>
 800f364:	3001      	adds	r0, #1
 800f366:	d14a      	bne.n	800f3fe <_printf_i+0x1f2>
 800f368:	f04f 30ff 	mov.w	r0, #4294967295
 800f36c:	b004      	add	sp, #16
 800f36e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f372:	6823      	ldr	r3, [r4, #0]
 800f374:	f043 0320 	orr.w	r3, r3, #32
 800f378:	6023      	str	r3, [r4, #0]
 800f37a:	4833      	ldr	r0, [pc, #204]	@ (800f448 <_printf_i+0x23c>)
 800f37c:	2778      	movs	r7, #120	@ 0x78
 800f37e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f382:	6823      	ldr	r3, [r4, #0]
 800f384:	6831      	ldr	r1, [r6, #0]
 800f386:	061f      	lsls	r7, r3, #24
 800f388:	f851 5b04 	ldr.w	r5, [r1], #4
 800f38c:	d402      	bmi.n	800f394 <_printf_i+0x188>
 800f38e:	065f      	lsls	r7, r3, #25
 800f390:	bf48      	it	mi
 800f392:	b2ad      	uxthmi	r5, r5
 800f394:	6031      	str	r1, [r6, #0]
 800f396:	07d9      	lsls	r1, r3, #31
 800f398:	bf44      	itt	mi
 800f39a:	f043 0320 	orrmi.w	r3, r3, #32
 800f39e:	6023      	strmi	r3, [r4, #0]
 800f3a0:	b11d      	cbz	r5, 800f3aa <_printf_i+0x19e>
 800f3a2:	2310      	movs	r3, #16
 800f3a4:	e7ac      	b.n	800f300 <_printf_i+0xf4>
 800f3a6:	4827      	ldr	r0, [pc, #156]	@ (800f444 <_printf_i+0x238>)
 800f3a8:	e7e9      	b.n	800f37e <_printf_i+0x172>
 800f3aa:	6823      	ldr	r3, [r4, #0]
 800f3ac:	f023 0320 	bic.w	r3, r3, #32
 800f3b0:	6023      	str	r3, [r4, #0]
 800f3b2:	e7f6      	b.n	800f3a2 <_printf_i+0x196>
 800f3b4:	4616      	mov	r6, r2
 800f3b6:	e7bd      	b.n	800f334 <_printf_i+0x128>
 800f3b8:	6833      	ldr	r3, [r6, #0]
 800f3ba:	6825      	ldr	r5, [r4, #0]
 800f3bc:	6961      	ldr	r1, [r4, #20]
 800f3be:	1d18      	adds	r0, r3, #4
 800f3c0:	6030      	str	r0, [r6, #0]
 800f3c2:	062e      	lsls	r6, r5, #24
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	d501      	bpl.n	800f3cc <_printf_i+0x1c0>
 800f3c8:	6019      	str	r1, [r3, #0]
 800f3ca:	e002      	b.n	800f3d2 <_printf_i+0x1c6>
 800f3cc:	0668      	lsls	r0, r5, #25
 800f3ce:	d5fb      	bpl.n	800f3c8 <_printf_i+0x1bc>
 800f3d0:	8019      	strh	r1, [r3, #0]
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	6123      	str	r3, [r4, #16]
 800f3d6:	4616      	mov	r6, r2
 800f3d8:	e7bc      	b.n	800f354 <_printf_i+0x148>
 800f3da:	6833      	ldr	r3, [r6, #0]
 800f3dc:	1d1a      	adds	r2, r3, #4
 800f3de:	6032      	str	r2, [r6, #0]
 800f3e0:	681e      	ldr	r6, [r3, #0]
 800f3e2:	6862      	ldr	r2, [r4, #4]
 800f3e4:	2100      	movs	r1, #0
 800f3e6:	4630      	mov	r0, r6
 800f3e8:	f7f0 fed2 	bl	8000190 <memchr>
 800f3ec:	b108      	cbz	r0, 800f3f2 <_printf_i+0x1e6>
 800f3ee:	1b80      	subs	r0, r0, r6
 800f3f0:	6060      	str	r0, [r4, #4]
 800f3f2:	6863      	ldr	r3, [r4, #4]
 800f3f4:	6123      	str	r3, [r4, #16]
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3fc:	e7aa      	b.n	800f354 <_printf_i+0x148>
 800f3fe:	6923      	ldr	r3, [r4, #16]
 800f400:	4632      	mov	r2, r6
 800f402:	4649      	mov	r1, r9
 800f404:	4640      	mov	r0, r8
 800f406:	47d0      	blx	sl
 800f408:	3001      	adds	r0, #1
 800f40a:	d0ad      	beq.n	800f368 <_printf_i+0x15c>
 800f40c:	6823      	ldr	r3, [r4, #0]
 800f40e:	079b      	lsls	r3, r3, #30
 800f410:	d413      	bmi.n	800f43a <_printf_i+0x22e>
 800f412:	68e0      	ldr	r0, [r4, #12]
 800f414:	9b03      	ldr	r3, [sp, #12]
 800f416:	4298      	cmp	r0, r3
 800f418:	bfb8      	it	lt
 800f41a:	4618      	movlt	r0, r3
 800f41c:	e7a6      	b.n	800f36c <_printf_i+0x160>
 800f41e:	2301      	movs	r3, #1
 800f420:	4632      	mov	r2, r6
 800f422:	4649      	mov	r1, r9
 800f424:	4640      	mov	r0, r8
 800f426:	47d0      	blx	sl
 800f428:	3001      	adds	r0, #1
 800f42a:	d09d      	beq.n	800f368 <_printf_i+0x15c>
 800f42c:	3501      	adds	r5, #1
 800f42e:	68e3      	ldr	r3, [r4, #12]
 800f430:	9903      	ldr	r1, [sp, #12]
 800f432:	1a5b      	subs	r3, r3, r1
 800f434:	42ab      	cmp	r3, r5
 800f436:	dcf2      	bgt.n	800f41e <_printf_i+0x212>
 800f438:	e7eb      	b.n	800f412 <_printf_i+0x206>
 800f43a:	2500      	movs	r5, #0
 800f43c:	f104 0619 	add.w	r6, r4, #25
 800f440:	e7f5      	b.n	800f42e <_printf_i+0x222>
 800f442:	bf00      	nop
 800f444:	08010ec3 	.word	0x08010ec3
 800f448:	08010ed4 	.word	0x08010ed4

0800f44c <__sflush_r>:
 800f44c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f454:	0716      	lsls	r6, r2, #28
 800f456:	4605      	mov	r5, r0
 800f458:	460c      	mov	r4, r1
 800f45a:	d454      	bmi.n	800f506 <__sflush_r+0xba>
 800f45c:	684b      	ldr	r3, [r1, #4]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	dc02      	bgt.n	800f468 <__sflush_r+0x1c>
 800f462:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f464:	2b00      	cmp	r3, #0
 800f466:	dd48      	ble.n	800f4fa <__sflush_r+0xae>
 800f468:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f46a:	2e00      	cmp	r6, #0
 800f46c:	d045      	beq.n	800f4fa <__sflush_r+0xae>
 800f46e:	2300      	movs	r3, #0
 800f470:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f474:	682f      	ldr	r7, [r5, #0]
 800f476:	6a21      	ldr	r1, [r4, #32]
 800f478:	602b      	str	r3, [r5, #0]
 800f47a:	d030      	beq.n	800f4de <__sflush_r+0x92>
 800f47c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f47e:	89a3      	ldrh	r3, [r4, #12]
 800f480:	0759      	lsls	r1, r3, #29
 800f482:	d505      	bpl.n	800f490 <__sflush_r+0x44>
 800f484:	6863      	ldr	r3, [r4, #4]
 800f486:	1ad2      	subs	r2, r2, r3
 800f488:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f48a:	b10b      	cbz	r3, 800f490 <__sflush_r+0x44>
 800f48c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f48e:	1ad2      	subs	r2, r2, r3
 800f490:	2300      	movs	r3, #0
 800f492:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f494:	6a21      	ldr	r1, [r4, #32]
 800f496:	4628      	mov	r0, r5
 800f498:	47b0      	blx	r6
 800f49a:	1c43      	adds	r3, r0, #1
 800f49c:	89a3      	ldrh	r3, [r4, #12]
 800f49e:	d106      	bne.n	800f4ae <__sflush_r+0x62>
 800f4a0:	6829      	ldr	r1, [r5, #0]
 800f4a2:	291d      	cmp	r1, #29
 800f4a4:	d82b      	bhi.n	800f4fe <__sflush_r+0xb2>
 800f4a6:	4a2a      	ldr	r2, [pc, #168]	@ (800f550 <__sflush_r+0x104>)
 800f4a8:	410a      	asrs	r2, r1
 800f4aa:	07d6      	lsls	r6, r2, #31
 800f4ac:	d427      	bmi.n	800f4fe <__sflush_r+0xb2>
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	6062      	str	r2, [r4, #4]
 800f4b2:	04d9      	lsls	r1, r3, #19
 800f4b4:	6922      	ldr	r2, [r4, #16]
 800f4b6:	6022      	str	r2, [r4, #0]
 800f4b8:	d504      	bpl.n	800f4c4 <__sflush_r+0x78>
 800f4ba:	1c42      	adds	r2, r0, #1
 800f4bc:	d101      	bne.n	800f4c2 <__sflush_r+0x76>
 800f4be:	682b      	ldr	r3, [r5, #0]
 800f4c0:	b903      	cbnz	r3, 800f4c4 <__sflush_r+0x78>
 800f4c2:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4c6:	602f      	str	r7, [r5, #0]
 800f4c8:	b1b9      	cbz	r1, 800f4fa <__sflush_r+0xae>
 800f4ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4ce:	4299      	cmp	r1, r3
 800f4d0:	d002      	beq.n	800f4d8 <__sflush_r+0x8c>
 800f4d2:	4628      	mov	r0, r5
 800f4d4:	f7ff fa9a 	bl	800ea0c <_free_r>
 800f4d8:	2300      	movs	r3, #0
 800f4da:	6363      	str	r3, [r4, #52]	@ 0x34
 800f4dc:	e00d      	b.n	800f4fa <__sflush_r+0xae>
 800f4de:	2301      	movs	r3, #1
 800f4e0:	4628      	mov	r0, r5
 800f4e2:	47b0      	blx	r6
 800f4e4:	4602      	mov	r2, r0
 800f4e6:	1c50      	adds	r0, r2, #1
 800f4e8:	d1c9      	bne.n	800f47e <__sflush_r+0x32>
 800f4ea:	682b      	ldr	r3, [r5, #0]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d0c6      	beq.n	800f47e <__sflush_r+0x32>
 800f4f0:	2b1d      	cmp	r3, #29
 800f4f2:	d001      	beq.n	800f4f8 <__sflush_r+0xac>
 800f4f4:	2b16      	cmp	r3, #22
 800f4f6:	d11e      	bne.n	800f536 <__sflush_r+0xea>
 800f4f8:	602f      	str	r7, [r5, #0]
 800f4fa:	2000      	movs	r0, #0
 800f4fc:	e022      	b.n	800f544 <__sflush_r+0xf8>
 800f4fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f502:	b21b      	sxth	r3, r3
 800f504:	e01b      	b.n	800f53e <__sflush_r+0xf2>
 800f506:	690f      	ldr	r7, [r1, #16]
 800f508:	2f00      	cmp	r7, #0
 800f50a:	d0f6      	beq.n	800f4fa <__sflush_r+0xae>
 800f50c:	0793      	lsls	r3, r2, #30
 800f50e:	680e      	ldr	r6, [r1, #0]
 800f510:	bf08      	it	eq
 800f512:	694b      	ldreq	r3, [r1, #20]
 800f514:	600f      	str	r7, [r1, #0]
 800f516:	bf18      	it	ne
 800f518:	2300      	movne	r3, #0
 800f51a:	eba6 0807 	sub.w	r8, r6, r7
 800f51e:	608b      	str	r3, [r1, #8]
 800f520:	f1b8 0f00 	cmp.w	r8, #0
 800f524:	dde9      	ble.n	800f4fa <__sflush_r+0xae>
 800f526:	6a21      	ldr	r1, [r4, #32]
 800f528:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f52a:	4643      	mov	r3, r8
 800f52c:	463a      	mov	r2, r7
 800f52e:	4628      	mov	r0, r5
 800f530:	47b0      	blx	r6
 800f532:	2800      	cmp	r0, #0
 800f534:	dc08      	bgt.n	800f548 <__sflush_r+0xfc>
 800f536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f53a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f53e:	81a3      	strh	r3, [r4, #12]
 800f540:	f04f 30ff 	mov.w	r0, #4294967295
 800f544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f548:	4407      	add	r7, r0
 800f54a:	eba8 0800 	sub.w	r8, r8, r0
 800f54e:	e7e7      	b.n	800f520 <__sflush_r+0xd4>
 800f550:	dfbffffe 	.word	0xdfbffffe

0800f554 <_fflush_r>:
 800f554:	b538      	push	{r3, r4, r5, lr}
 800f556:	690b      	ldr	r3, [r1, #16]
 800f558:	4605      	mov	r5, r0
 800f55a:	460c      	mov	r4, r1
 800f55c:	b913      	cbnz	r3, 800f564 <_fflush_r+0x10>
 800f55e:	2500      	movs	r5, #0
 800f560:	4628      	mov	r0, r5
 800f562:	bd38      	pop	{r3, r4, r5, pc}
 800f564:	b118      	cbz	r0, 800f56e <_fflush_r+0x1a>
 800f566:	6a03      	ldr	r3, [r0, #32]
 800f568:	b90b      	cbnz	r3, 800f56e <_fflush_r+0x1a>
 800f56a:	f7ff f825 	bl	800e5b8 <__sinit>
 800f56e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f572:	2b00      	cmp	r3, #0
 800f574:	d0f3      	beq.n	800f55e <_fflush_r+0xa>
 800f576:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f578:	07d0      	lsls	r0, r2, #31
 800f57a:	d404      	bmi.n	800f586 <_fflush_r+0x32>
 800f57c:	0599      	lsls	r1, r3, #22
 800f57e:	d402      	bmi.n	800f586 <_fflush_r+0x32>
 800f580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f582:	f7ff fa32 	bl	800e9ea <__retarget_lock_acquire_recursive>
 800f586:	4628      	mov	r0, r5
 800f588:	4621      	mov	r1, r4
 800f58a:	f7ff ff5f 	bl	800f44c <__sflush_r>
 800f58e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f590:	07da      	lsls	r2, r3, #31
 800f592:	4605      	mov	r5, r0
 800f594:	d4e4      	bmi.n	800f560 <_fflush_r+0xc>
 800f596:	89a3      	ldrh	r3, [r4, #12]
 800f598:	059b      	lsls	r3, r3, #22
 800f59a:	d4e1      	bmi.n	800f560 <_fflush_r+0xc>
 800f59c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f59e:	f7ff fa25 	bl	800e9ec <__retarget_lock_release_recursive>
 800f5a2:	e7dd      	b.n	800f560 <_fflush_r+0xc>

0800f5a4 <__swhatbuf_r>:
 800f5a4:	b570      	push	{r4, r5, r6, lr}
 800f5a6:	460c      	mov	r4, r1
 800f5a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5ac:	2900      	cmp	r1, #0
 800f5ae:	b096      	sub	sp, #88	@ 0x58
 800f5b0:	4615      	mov	r5, r2
 800f5b2:	461e      	mov	r6, r3
 800f5b4:	da0d      	bge.n	800f5d2 <__swhatbuf_r+0x2e>
 800f5b6:	89a3      	ldrh	r3, [r4, #12]
 800f5b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f5bc:	f04f 0100 	mov.w	r1, #0
 800f5c0:	bf14      	ite	ne
 800f5c2:	2340      	movne	r3, #64	@ 0x40
 800f5c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f5c8:	2000      	movs	r0, #0
 800f5ca:	6031      	str	r1, [r6, #0]
 800f5cc:	602b      	str	r3, [r5, #0]
 800f5ce:	b016      	add	sp, #88	@ 0x58
 800f5d0:	bd70      	pop	{r4, r5, r6, pc}
 800f5d2:	466a      	mov	r2, sp
 800f5d4:	f000 f896 	bl	800f704 <_fstat_r>
 800f5d8:	2800      	cmp	r0, #0
 800f5da:	dbec      	blt.n	800f5b6 <__swhatbuf_r+0x12>
 800f5dc:	9901      	ldr	r1, [sp, #4]
 800f5de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f5e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f5e6:	4259      	negs	r1, r3
 800f5e8:	4159      	adcs	r1, r3
 800f5ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f5ee:	e7eb      	b.n	800f5c8 <__swhatbuf_r+0x24>

0800f5f0 <__smakebuf_r>:
 800f5f0:	898b      	ldrh	r3, [r1, #12]
 800f5f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f5f4:	079d      	lsls	r5, r3, #30
 800f5f6:	4606      	mov	r6, r0
 800f5f8:	460c      	mov	r4, r1
 800f5fa:	d507      	bpl.n	800f60c <__smakebuf_r+0x1c>
 800f5fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f600:	6023      	str	r3, [r4, #0]
 800f602:	6123      	str	r3, [r4, #16]
 800f604:	2301      	movs	r3, #1
 800f606:	6163      	str	r3, [r4, #20]
 800f608:	b003      	add	sp, #12
 800f60a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f60c:	ab01      	add	r3, sp, #4
 800f60e:	466a      	mov	r2, sp
 800f610:	f7ff ffc8 	bl	800f5a4 <__swhatbuf_r>
 800f614:	9f00      	ldr	r7, [sp, #0]
 800f616:	4605      	mov	r5, r0
 800f618:	4639      	mov	r1, r7
 800f61a:	4630      	mov	r0, r6
 800f61c:	f7ff fa62 	bl	800eae4 <_malloc_r>
 800f620:	b948      	cbnz	r0, 800f636 <__smakebuf_r+0x46>
 800f622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f626:	059a      	lsls	r2, r3, #22
 800f628:	d4ee      	bmi.n	800f608 <__smakebuf_r+0x18>
 800f62a:	f023 0303 	bic.w	r3, r3, #3
 800f62e:	f043 0302 	orr.w	r3, r3, #2
 800f632:	81a3      	strh	r3, [r4, #12]
 800f634:	e7e2      	b.n	800f5fc <__smakebuf_r+0xc>
 800f636:	89a3      	ldrh	r3, [r4, #12]
 800f638:	6020      	str	r0, [r4, #0]
 800f63a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f63e:	81a3      	strh	r3, [r4, #12]
 800f640:	9b01      	ldr	r3, [sp, #4]
 800f642:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f646:	b15b      	cbz	r3, 800f660 <__smakebuf_r+0x70>
 800f648:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f64c:	4630      	mov	r0, r6
 800f64e:	f000 f86b 	bl	800f728 <_isatty_r>
 800f652:	b128      	cbz	r0, 800f660 <__smakebuf_r+0x70>
 800f654:	89a3      	ldrh	r3, [r4, #12]
 800f656:	f023 0303 	bic.w	r3, r3, #3
 800f65a:	f043 0301 	orr.w	r3, r3, #1
 800f65e:	81a3      	strh	r3, [r4, #12]
 800f660:	89a3      	ldrh	r3, [r4, #12]
 800f662:	431d      	orrs	r5, r3
 800f664:	81a5      	strh	r5, [r4, #12]
 800f666:	e7cf      	b.n	800f608 <__smakebuf_r+0x18>

0800f668 <_putc_r>:
 800f668:	b570      	push	{r4, r5, r6, lr}
 800f66a:	460d      	mov	r5, r1
 800f66c:	4614      	mov	r4, r2
 800f66e:	4606      	mov	r6, r0
 800f670:	b118      	cbz	r0, 800f67a <_putc_r+0x12>
 800f672:	6a03      	ldr	r3, [r0, #32]
 800f674:	b90b      	cbnz	r3, 800f67a <_putc_r+0x12>
 800f676:	f7fe ff9f 	bl	800e5b8 <__sinit>
 800f67a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f67c:	07d8      	lsls	r0, r3, #31
 800f67e:	d405      	bmi.n	800f68c <_putc_r+0x24>
 800f680:	89a3      	ldrh	r3, [r4, #12]
 800f682:	0599      	lsls	r1, r3, #22
 800f684:	d402      	bmi.n	800f68c <_putc_r+0x24>
 800f686:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f688:	f7ff f9af 	bl	800e9ea <__retarget_lock_acquire_recursive>
 800f68c:	68a3      	ldr	r3, [r4, #8]
 800f68e:	3b01      	subs	r3, #1
 800f690:	2b00      	cmp	r3, #0
 800f692:	60a3      	str	r3, [r4, #8]
 800f694:	da05      	bge.n	800f6a2 <_putc_r+0x3a>
 800f696:	69a2      	ldr	r2, [r4, #24]
 800f698:	4293      	cmp	r3, r2
 800f69a:	db12      	blt.n	800f6c2 <_putc_r+0x5a>
 800f69c:	b2eb      	uxtb	r3, r5
 800f69e:	2b0a      	cmp	r3, #10
 800f6a0:	d00f      	beq.n	800f6c2 <_putc_r+0x5a>
 800f6a2:	6823      	ldr	r3, [r4, #0]
 800f6a4:	1c5a      	adds	r2, r3, #1
 800f6a6:	6022      	str	r2, [r4, #0]
 800f6a8:	701d      	strb	r5, [r3, #0]
 800f6aa:	b2ed      	uxtb	r5, r5
 800f6ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f6ae:	07da      	lsls	r2, r3, #31
 800f6b0:	d405      	bmi.n	800f6be <_putc_r+0x56>
 800f6b2:	89a3      	ldrh	r3, [r4, #12]
 800f6b4:	059b      	lsls	r3, r3, #22
 800f6b6:	d402      	bmi.n	800f6be <_putc_r+0x56>
 800f6b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6ba:	f7ff f997 	bl	800e9ec <__retarget_lock_release_recursive>
 800f6be:	4628      	mov	r0, r5
 800f6c0:	bd70      	pop	{r4, r5, r6, pc}
 800f6c2:	4629      	mov	r1, r5
 800f6c4:	4622      	mov	r2, r4
 800f6c6:	4630      	mov	r0, r6
 800f6c8:	f7ff f887 	bl	800e7da <__swbuf_r>
 800f6cc:	4605      	mov	r5, r0
 800f6ce:	e7ed      	b.n	800f6ac <_putc_r+0x44>

0800f6d0 <memmove>:
 800f6d0:	4288      	cmp	r0, r1
 800f6d2:	b510      	push	{r4, lr}
 800f6d4:	eb01 0402 	add.w	r4, r1, r2
 800f6d8:	d902      	bls.n	800f6e0 <memmove+0x10>
 800f6da:	4284      	cmp	r4, r0
 800f6dc:	4623      	mov	r3, r4
 800f6de:	d807      	bhi.n	800f6f0 <memmove+0x20>
 800f6e0:	1e43      	subs	r3, r0, #1
 800f6e2:	42a1      	cmp	r1, r4
 800f6e4:	d008      	beq.n	800f6f8 <memmove+0x28>
 800f6e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f6ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f6ee:	e7f8      	b.n	800f6e2 <memmove+0x12>
 800f6f0:	4402      	add	r2, r0
 800f6f2:	4601      	mov	r1, r0
 800f6f4:	428a      	cmp	r2, r1
 800f6f6:	d100      	bne.n	800f6fa <memmove+0x2a>
 800f6f8:	bd10      	pop	{r4, pc}
 800f6fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f6fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f702:	e7f7      	b.n	800f6f4 <memmove+0x24>

0800f704 <_fstat_r>:
 800f704:	b538      	push	{r3, r4, r5, lr}
 800f706:	4d07      	ldr	r5, [pc, #28]	@ (800f724 <_fstat_r+0x20>)
 800f708:	2300      	movs	r3, #0
 800f70a:	4604      	mov	r4, r0
 800f70c:	4608      	mov	r0, r1
 800f70e:	4611      	mov	r1, r2
 800f710:	602b      	str	r3, [r5, #0]
 800f712:	f000 f867 	bl	800f7e4 <_fstat>
 800f716:	1c43      	adds	r3, r0, #1
 800f718:	d102      	bne.n	800f720 <_fstat_r+0x1c>
 800f71a:	682b      	ldr	r3, [r5, #0]
 800f71c:	b103      	cbz	r3, 800f720 <_fstat_r+0x1c>
 800f71e:	6023      	str	r3, [r4, #0]
 800f720:	bd38      	pop	{r3, r4, r5, pc}
 800f722:	bf00      	nop
 800f724:	200023c4 	.word	0x200023c4

0800f728 <_isatty_r>:
 800f728:	b538      	push	{r3, r4, r5, lr}
 800f72a:	4d06      	ldr	r5, [pc, #24]	@ (800f744 <_isatty_r+0x1c>)
 800f72c:	2300      	movs	r3, #0
 800f72e:	4604      	mov	r4, r0
 800f730:	4608      	mov	r0, r1
 800f732:	602b      	str	r3, [r5, #0]
 800f734:	f000 f85e 	bl	800f7f4 <_isatty>
 800f738:	1c43      	adds	r3, r0, #1
 800f73a:	d102      	bne.n	800f742 <_isatty_r+0x1a>
 800f73c:	682b      	ldr	r3, [r5, #0]
 800f73e:	b103      	cbz	r3, 800f742 <_isatty_r+0x1a>
 800f740:	6023      	str	r3, [r4, #0]
 800f742:	bd38      	pop	{r3, r4, r5, pc}
 800f744:	200023c4 	.word	0x200023c4

0800f748 <_sbrk_r>:
 800f748:	b538      	push	{r3, r4, r5, lr}
 800f74a:	4d06      	ldr	r5, [pc, #24]	@ (800f764 <_sbrk_r+0x1c>)
 800f74c:	2300      	movs	r3, #0
 800f74e:	4604      	mov	r4, r0
 800f750:	4608      	mov	r0, r1
 800f752:	602b      	str	r3, [r5, #0]
 800f754:	f000 f866 	bl	800f824 <_sbrk>
 800f758:	1c43      	adds	r3, r0, #1
 800f75a:	d102      	bne.n	800f762 <_sbrk_r+0x1a>
 800f75c:	682b      	ldr	r3, [r5, #0]
 800f75e:	b103      	cbz	r3, 800f762 <_sbrk_r+0x1a>
 800f760:	6023      	str	r3, [r4, #0]
 800f762:	bd38      	pop	{r3, r4, r5, pc}
 800f764:	200023c4 	.word	0x200023c4

0800f768 <_realloc_r>:
 800f768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f76c:	4680      	mov	r8, r0
 800f76e:	4615      	mov	r5, r2
 800f770:	460c      	mov	r4, r1
 800f772:	b921      	cbnz	r1, 800f77e <_realloc_r+0x16>
 800f774:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f778:	4611      	mov	r1, r2
 800f77a:	f7ff b9b3 	b.w	800eae4 <_malloc_r>
 800f77e:	b92a      	cbnz	r2, 800f78c <_realloc_r+0x24>
 800f780:	f7ff f944 	bl	800ea0c <_free_r>
 800f784:	2400      	movs	r4, #0
 800f786:	4620      	mov	r0, r4
 800f788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f78c:	f000 f81a 	bl	800f7c4 <_malloc_usable_size_r>
 800f790:	4285      	cmp	r5, r0
 800f792:	4606      	mov	r6, r0
 800f794:	d802      	bhi.n	800f79c <_realloc_r+0x34>
 800f796:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f79a:	d8f4      	bhi.n	800f786 <_realloc_r+0x1e>
 800f79c:	4629      	mov	r1, r5
 800f79e:	4640      	mov	r0, r8
 800f7a0:	f7ff f9a0 	bl	800eae4 <_malloc_r>
 800f7a4:	4607      	mov	r7, r0
 800f7a6:	2800      	cmp	r0, #0
 800f7a8:	d0ec      	beq.n	800f784 <_realloc_r+0x1c>
 800f7aa:	42b5      	cmp	r5, r6
 800f7ac:	462a      	mov	r2, r5
 800f7ae:	4621      	mov	r1, r4
 800f7b0:	bf28      	it	cs
 800f7b2:	4632      	movcs	r2, r6
 800f7b4:	f7ff f91b 	bl	800e9ee <memcpy>
 800f7b8:	4621      	mov	r1, r4
 800f7ba:	4640      	mov	r0, r8
 800f7bc:	f7ff f926 	bl	800ea0c <_free_r>
 800f7c0:	463c      	mov	r4, r7
 800f7c2:	e7e0      	b.n	800f786 <_realloc_r+0x1e>

0800f7c4 <_malloc_usable_size_r>:
 800f7c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7c8:	1f18      	subs	r0, r3, #4
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	bfbc      	itt	lt
 800f7ce:	580b      	ldrlt	r3, [r1, r0]
 800f7d0:	18c0      	addlt	r0, r0, r3
 800f7d2:	4770      	bx	lr

0800f7d4 <_close>:
 800f7d4:	4b02      	ldr	r3, [pc, #8]	@ (800f7e0 <_close+0xc>)
 800f7d6:	2258      	movs	r2, #88	@ 0x58
 800f7d8:	601a      	str	r2, [r3, #0]
 800f7da:	f04f 30ff 	mov.w	r0, #4294967295
 800f7de:	4770      	bx	lr
 800f7e0:	200023c4 	.word	0x200023c4

0800f7e4 <_fstat>:
 800f7e4:	4b02      	ldr	r3, [pc, #8]	@ (800f7f0 <_fstat+0xc>)
 800f7e6:	2258      	movs	r2, #88	@ 0x58
 800f7e8:	601a      	str	r2, [r3, #0]
 800f7ea:	f04f 30ff 	mov.w	r0, #4294967295
 800f7ee:	4770      	bx	lr
 800f7f0:	200023c4 	.word	0x200023c4

0800f7f4 <_isatty>:
 800f7f4:	4b02      	ldr	r3, [pc, #8]	@ (800f800 <_isatty+0xc>)
 800f7f6:	2258      	movs	r2, #88	@ 0x58
 800f7f8:	601a      	str	r2, [r3, #0]
 800f7fa:	2000      	movs	r0, #0
 800f7fc:	4770      	bx	lr
 800f7fe:	bf00      	nop
 800f800:	200023c4 	.word	0x200023c4

0800f804 <_lseek>:
 800f804:	4b02      	ldr	r3, [pc, #8]	@ (800f810 <_lseek+0xc>)
 800f806:	2258      	movs	r2, #88	@ 0x58
 800f808:	601a      	str	r2, [r3, #0]
 800f80a:	f04f 30ff 	mov.w	r0, #4294967295
 800f80e:	4770      	bx	lr
 800f810:	200023c4 	.word	0x200023c4

0800f814 <_read>:
 800f814:	4b02      	ldr	r3, [pc, #8]	@ (800f820 <_read+0xc>)
 800f816:	2258      	movs	r2, #88	@ 0x58
 800f818:	601a      	str	r2, [r3, #0]
 800f81a:	f04f 30ff 	mov.w	r0, #4294967295
 800f81e:	4770      	bx	lr
 800f820:	200023c4 	.word	0x200023c4

0800f824 <_sbrk>:
 800f824:	4a04      	ldr	r2, [pc, #16]	@ (800f838 <_sbrk+0x14>)
 800f826:	6811      	ldr	r1, [r2, #0]
 800f828:	4603      	mov	r3, r0
 800f82a:	b909      	cbnz	r1, 800f830 <_sbrk+0xc>
 800f82c:	4903      	ldr	r1, [pc, #12]	@ (800f83c <_sbrk+0x18>)
 800f82e:	6011      	str	r1, [r2, #0]
 800f830:	6810      	ldr	r0, [r2, #0]
 800f832:	4403      	add	r3, r0
 800f834:	6013      	str	r3, [r2, #0]
 800f836:	4770      	bx	lr
 800f838:	200023d4 	.word	0x200023d4
 800f83c:	200023d8 	.word	0x200023d8

0800f840 <_init>:
 800f840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f842:	bf00      	nop
 800f844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f846:	bc08      	pop	{r3}
 800f848:	469e      	mov	lr, r3
 800f84a:	4770      	bx	lr

0800f84c <_fini>:
 800f84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f84e:	bf00      	nop
 800f850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f852:	bc08      	pop	{r3}
 800f854:	469e      	mov	lr, r3
 800f856:	4770      	bx	lr
