{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494437826933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494437826962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 00:37:06 2017 " "Processing started: Thu May 11 00:37:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494437826962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437826962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment_2 -c Assignment_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment_2 -c Assignment_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437826962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1494437827671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(23) " "Verilog HDL warning at ALU_CONTROL.v(23): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862904 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(61) " "Verilog HDL warning at ALU_CONTROL.v(61): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862904 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(63) " "Verilog HDL warning at ALU_CONTROL.v(63): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(121) " "Verilog HDL warning at ALU.v(121): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862914 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(126) " "Verilog HDL warning at ALU.v(126): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862915 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(136) " "Verilog HDL warning at ALU.v(136): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862915 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(166) " "Verilog HDL warning at ALU.v(166): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_RAM " "Found entity 1: IMEM_RAM" {  } { { "IMEM_RAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862966 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1494437862971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862971 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMEM.v(20) " "Verilog HDL warning at DMEM.v(20): extended using \"x\" or \"z\"" {  } { { "DMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/DMEM.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CONTROL.v(146) " "Verilog HDL warning at CONTROL.v(146): extended using \"x\" or \"z\"" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437862983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437862998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437862998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTEND " "Found entity 1: SIGN_EXTEND" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SIGN_EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SHIFT_LEFT_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_JUMP " "Found entity 1: ADDER_JUMP" {  } { { "ADDER_JUMP.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ADDER_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_IF_ID " "Found entity 1: REG_IF_ID" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863023 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "REG_ID_EXE REG_ID_EXE.v(25) " "Verilog Module Declaration warning at REG_ID_EXE.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"REG_ID_EXE\"" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437863044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ID_EXE " "Found entity 1: REG_ID_EXE" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_EXE_MEM " "Found entity 1: REG_EXE_MEM" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MEM_WB " "Found entity 1: REG_MEM_WB" {  } { { "REG_MEM_WB.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXCEPTION_HANDLE " "Found entity 1: EXCEPTION_HANDLE" {  } { { "EXCEPTION_HANDLE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/EXCEPTION_HANDLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM " "Found entity 1: SYSTEM" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_BRAM " "Found entity 1: IMEM_BRAM" {  } { { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_system.v 1 1 " "Found 1 design units, including 1 entities, in source file t_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_SYSTEM " "Found entity 1: t_SYSTEM" {  } { { "t_SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/t_SYSTEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file t_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_IMEM " "Found entity 1: t_IMEM" {  } { { "t_IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/t_IMEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(10) " "Verilog HDL warning at PC.v(10): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494437863136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437863137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_inst_address_mem SYSTEM.v(208) " "Verilog HDL Implicit Net warning at SYSTEM.v(208): created implicit net for \"w_inst_address_mem\"" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437863137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_control_wb_out SYSTEM.v(222) " "Verilog HDL Implicit Net warning at SYSTEM.v(222): created implicit net for \"w_control_wb_out\"" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437863150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SYSTEM " "Elaborating entity \"SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494437863820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SYSTEM.v(286) " "Verilog HDL assignment warning at SYSTEM.v(286): truncated value with size 32 to match size of target (27)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437863852 "|SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SYSTEM.v(287) " "Verilog HDL assignment warning at SYSTEM.v(287): truncated value with size 32 to match size of target (27)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437863852 "|SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SYSTEM.v(288) " "Verilog HDL assignment warning at SYSTEM.v(288): truncated value with size 32 to match size of target (27)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437863852 "|SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SYSTEM.v(289) " "Verilog HDL assignment warning at SYSTEM.v(289): truncated value with size 32 to match size of target (27)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437863852 "|SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SYSTEM.v(290) " "Verilog HDL assignment warning at SYSTEM.v(290): truncated value with size 32 to match size of target (27)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437863854 "|SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SYSTEM.v(284) " "Verilog HDL Case Statement warning at SYSTEM.v(284): incomplete case statement has no default case item" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SYS_leds SYSTEM.v(284) " "Verilog HDL Always Construct warning at SYSTEM.v(284): inferring latch(es) for variable \"SYS_leds\", which holds its previous value in one or more paths through the always construct" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[0\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[0\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[1\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[1\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[2\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[2\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[3\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[3\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[4\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[4\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[5\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[5\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863855 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[6\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[6\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863866 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[7\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[7\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863866 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[8\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[8\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863866 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[9\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[9\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863869 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[10\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[10\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863869 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[11\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[11\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863869 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[12\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[12\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863870 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[13\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[13\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863870 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[14\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[14\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863870 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[15\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[15\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863870 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[16\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[16\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863870 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[17\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[17\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863870 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[18\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[18\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863871 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[19\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[19\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863871 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[20\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[20\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863871 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[21\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[21\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863872 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[22\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[22\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863872 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[23\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[23\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863872 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[24\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[24\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863872 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[25\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[25\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863872 "|SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYS_leds\[26\] SYSTEM.v(284) " "Inferred latch for \"SYS_leds\[26\]\" at SYSTEM.v(284)" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437863872 "|SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "SYSTEM.v" "PC" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437863875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:IMEM " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:IMEM\"" {  } { { "SYSTEM.v" "IMEM" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437864046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_BRAM IMEM:IMEM\|IMEM_BRAM:RAM1 " "Elaborating entity \"IMEM_BRAM\" for hierarchy \"IMEM:IMEM\|IMEM_BRAM:RAM1\"" {  } { { "IMEM.v" "RAM1" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437864077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "IMEM_BRAM.v" "altsyncram_component" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437864388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437864397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.hex " "Parameter \"init_file\" = \"mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437864400 ""}  } { { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494437864400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vbh1 " "Found entity 1: altsyncram_vbh1" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437864695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437864695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vbh1 IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated " "Elaborating entity \"altsyncram_vbh1\" for hierarchy \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437864696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:REG " "Elaborating entity \"REG\" for hierarchy \"REG:REG\"" {  } { { "SYSTEM.v" "REG" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865088 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG.v(28) " "Verilog HDL warning at REG.v(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG.v" 28 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865182 "|SYSTEM|REG:REG"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG.v(29) " "Verilog HDL warning at REG.v(29): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG.v" 29 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865182 "|SYSTEM|REG:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:DMEM " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:DMEM\"" {  } { { "SYSTEM.v" "DMEM" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL\"" {  } { { "SYSTEM.v" "CONTROL" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Exception CONTROL.v(17) " "Verilog HDL or VHDL warning at CONTROL.v(17): object \"Exception\" assigned a value but never read" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494437865191 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump CONTROL.v(17) " "Verilog HDL or VHDL warning at CONTROL.v(17): object \"Jump\" assigned a value but never read" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494437865191 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 CONTROL.v(146) " "Verilog HDL assignment warning at CONTROL.v(146): truncated value with size 2 to match size of target (1)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437865191 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "CONTROL.v(166) " "Verilog HDL Case Statement warning at CONTROL.v(166): case item expression covers a value already covered by a previous case item" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 166 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mem2Reg CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"Mem2Reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch CONTROL.v(33) " "Verilog HDL Always Construct warning at CONTROL.v(33): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865192 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control_jump CONTROL.v(15) " "Output port \"control_jump\" at CONTROL.v(15) has no driver" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control_exception CONTROL.v(15) " "Output port \"control_exception\" at CONTROL.v(15) has no driver" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch CONTROL.v(33) " "Inferred latch for \"Branch\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead CONTROL.v(33) " "Inferred latch for \"MemRead\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite CONTROL.v(33) " "Inferred latch for \"MemWrite\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg CONTROL.v(33) " "Inferred latch for \"Mem2Reg\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] CONTROL.v(33) " "Inferred latch for \"ALUop\[0\]\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] CONTROL.v(33) " "Inferred latch for \"ALUop\[1\]\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc CONTROL.v(33) " "Inferred latch for \"ALUsrc\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite CONTROL.v(33) " "Inferred latch for \"RegWrite\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst CONTROL.v(33) " "Inferred latch for \"RegDst\" at CONTROL.v(33)" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865193 "|SYSTEM|CONTROL:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EXTEND SIGN_EXTEND:SIGN_EXTEND " "Elaborating entity \"SIGN_EXTEND\" for hierarchy \"SIGN_EXTEND:SIGN_EXTEND\"" {  } { { "SYSTEM.v" "SIGN_EXTEND" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "SYSTEM.v" "ALU" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865200 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_carry ALU.v(19) " "Verilog HDL or VHDL warning at ALU.v(19): object \"check_carry\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_addsub ALU.v(20) " "Verilog HDL or VHDL warning at ALU.v(20): object \"check_addsub\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ALU.v(120) " "Verilog HDL assignment warning at ALU.v(120): truncated value with size 33 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ALU.v(125) " "Verilog HDL assignment warning at ALU.v(125): truncated value with size 33 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_result ALU.v(118) " "Verilog HDL Always Construct warning at ALU.v(118): inferring latch(es) for variable \"ALU_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALU_status\[1..0\] ALU.v(13) " "Output port \"ALU_status\[1..0\]\" at ALU.v(13) has no driver" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[0\] ALU.v(123) " "Inferred latch for \"ALU_result\[0\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[1\] ALU.v(123) " "Inferred latch for \"ALU_result\[1\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[2\] ALU.v(123) " "Inferred latch for \"ALU_result\[2\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[3\] ALU.v(123) " "Inferred latch for \"ALU_result\[3\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865207 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[4\] ALU.v(123) " "Inferred latch for \"ALU_result\[4\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[5\] ALU.v(123) " "Inferred latch for \"ALU_result\[5\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[6\] ALU.v(123) " "Inferred latch for \"ALU_result\[6\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[7\] ALU.v(123) " "Inferred latch for \"ALU_result\[7\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[8\] ALU.v(123) " "Inferred latch for \"ALU_result\[8\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[9\] ALU.v(123) " "Inferred latch for \"ALU_result\[9\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[10\] ALU.v(123) " "Inferred latch for \"ALU_result\[10\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[11\] ALU.v(123) " "Inferred latch for \"ALU_result\[11\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[12\] ALU.v(123) " "Inferred latch for \"ALU_result\[12\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[13\] ALU.v(123) " "Inferred latch for \"ALU_result\[13\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[14\] ALU.v(123) " "Inferred latch for \"ALU_result\[14\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[15\] ALU.v(123) " "Inferred latch for \"ALU_result\[15\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[16\] ALU.v(123) " "Inferred latch for \"ALU_result\[16\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[17\] ALU.v(123) " "Inferred latch for \"ALU_result\[17\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[18\] ALU.v(123) " "Inferred latch for \"ALU_result\[18\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865208 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[19\] ALU.v(123) " "Inferred latch for \"ALU_result\[19\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[20\] ALU.v(123) " "Inferred latch for \"ALU_result\[20\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[21\] ALU.v(123) " "Inferred latch for \"ALU_result\[21\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[22\] ALU.v(123) " "Inferred latch for \"ALU_result\[22\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[23\] ALU.v(123) " "Inferred latch for \"ALU_result\[23\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[24\] ALU.v(123) " "Inferred latch for \"ALU_result\[24\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[25\] ALU.v(123) " "Inferred latch for \"ALU_result\[25\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[26\] ALU.v(123) " "Inferred latch for \"ALU_result\[26\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[27\] ALU.v(123) " "Inferred latch for \"ALU_result\[27\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[28\] ALU.v(123) " "Inferred latch for \"ALU_result\[28\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[29\] ALU.v(123) " "Inferred latch for \"ALU_result\[29\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[30\] ALU.v(123) " "Inferred latch for \"ALU_result\[30\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_result\[31\] ALU.v(123) " "Inferred latch for \"ALU_result\[31\]\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437865209 "|SYSTEM|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL ALU_CONTROL:ALU_CONTROL " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"ALU_CONTROL:ALU_CONTROL\"" {  } { { "SYSTEM.v" "ALU_CONTROL" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_IF_ID REG_IF_ID:REG_IF_ID " "Elaborating entity \"REG_IF_ID\" for hierarchy \"REG_IF_ID:REG_IF_ID\"" {  } { { "SYSTEM.v" "REG_IF_ID" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ID_EXE REG_ID_EXE:REG_ID_EXE " "Elaborating entity \"REG_ID_EXE\" for hierarchy \"REG_ID_EXE:REG_ID_EXE\"" {  } { { "SYSTEM.v" "REG_ID_EXE" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_EXE_MEM REG_EXE_MEM:REG_EXE_MEM " "Elaborating entity \"REG_EXE_MEM\" for hierarchy \"REG_EXE_MEM:REG_EXE_MEM\"" {  } { { "SYSTEM.v" "REG_EXE_MEM" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865234 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(48) " "Verilog HDL warning at REG_EXE_MEM.v(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 48 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865236 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(49) " "Verilog HDL warning at REG_EXE_MEM.v(49): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 49 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865237 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(50) " "Verilog HDL warning at REG_EXE_MEM.v(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 50 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865237 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(51) " "Verilog HDL warning at REG_EXE_MEM.v(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 51 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865237 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(52) " "Verilog HDL warning at REG_EXE_MEM.v(52): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 52 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865237 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(53) " "Verilog HDL warning at REG_EXE_MEM.v(53): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 53 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865237 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(54) " "Verilog HDL warning at REG_EXE_MEM.v(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 54 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865237 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(56) " "Verilog HDL warning at REG_EXE_MEM.v(56): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 56 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865239 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(57) " "Verilog HDL warning at REG_EXE_MEM.v(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 57 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865274 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(58) " "Verilog HDL warning at REG_EXE_MEM.v(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865274 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(59) " "Verilog HDL warning at REG_EXE_MEM.v(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 59 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865289 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REG_EXE_MEM.v(60) " "Verilog HDL warning at REG_EXE_MEM.v(60): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 60 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1494437865289 "|SYSTEM|REG_EXE_MEM:REG_EXE_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MEM_WB REG_MEM_WB:REG_MEM_WB " "Elaborating entity \"REG_MEM_WB\" for hierarchy \"REG_MEM_WB:REG_MEM_WB\"" {  } { { "SYSTEM.v" "REG_MEM_WB" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX_0 " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX_0\"" {  } { { "SYSTEM.v" "MUX_0" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_LEFT_2 SHIFT_LEFT_2:SL_0 " "Elaborating entity \"SHIFT_LEFT_2\" for hierarchy \"SHIFT_LEFT_2:SL_0\"" {  } { { "SYSTEM.v" "SL_0" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:ADDER_0 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:ADDER_0\"" {  } { { "SYSTEM.v" "ADDER_0" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADDER.v(10) " "Verilog HDL assignment warning at ADDER.v(10): truncated value with size 8 to match size of target (1)" {  } { { "ADDER.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ADDER.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494437865324 "|SYSTEM|ADDER:ADDER_0"}
{ "Warning" "WSGN_SEARCH_FILE" "and_branch.v 1 1 " "Using design file and_branch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AND_BRANCH " "Found entity 1: AND_BRANCH" {  } { { "and_branch.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/and_branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437865339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1494437865339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_BRANCH AND_BRANCH:AND_BRANCH " "Elaborating entity \"AND_BRANCH\" for hierarchy \"AND_BRANCH:AND_BRANCH\"" {  } { { "SYSTEM.v" "AND_BRANCH" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437865340 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437865996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437865996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437865996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437865996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437865996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437865996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437865996 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437865996 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866001 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866001 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866004 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866010 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866010 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866013 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866013 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866015 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866015 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866019 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866019 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866022 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866022 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866026 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866026 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866039 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866039 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[7\] " "Net \"w_inst_adder0\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[6\] " "Net \"w_inst_adder0\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[5\] " "Net \"w_inst_adder0\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[4\] " "Net \"w_inst_adder0\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[3\] " "Net \"w_inst_adder0\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[2\] " "Net \"w_inst_adder0\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder0\[1\] " "Net \"w_inst_adder0\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder0\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[7\] " "Net \"w_inst_adder1\[7\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[7\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[6\] " "Net \"w_inst_adder1\[6\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[6\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[5\] " "Net \"w_inst_adder1\[5\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[5\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[4\] " "Net \"w_inst_adder1\[4\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[4\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[3\] " "Net \"w_inst_adder1\[3\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[3\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[2\] " "Net \"w_inst_adder1\[2\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[2\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_inst_adder1\[1\] " "Net \"w_inst_adder1\[1\]\" is missing source, defaulting to GND" {  } { { "SYSTEM.v" "w_inst_adder1\[1\]" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494437866041 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494437866041 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 10 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM3\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 9 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM2\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 8 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\] " "Synthesized away node \"IMEM:IMEM\|IMEM_BRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_vbh1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IMEM_BRAM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 86 0 0 } } { "IMEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/IMEM.v" 7 0 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437866359 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1494437866359 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1494437866359 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DMEM:DMEM\|memory " "RAM logic \"DMEM:DMEM\|memory\" is uninferred due to asynchronous read logic" {  } { { "DMEM.v" "memory" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/DMEM.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1494437867792 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1494437867792 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DMEM:DMEM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DMEM:DMEM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494437874661 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494437874661 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494437874661 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437874671 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437874671 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494437874671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM:DMEM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"DMEM:DMEM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437874732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM:DMEM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"DMEM:DMEM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494437874732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_lh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437874833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437874833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437874889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437874890 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494437874890 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:ALU\|lpm_mult:Mult0\|multcore:mult_core ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437874946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:ALU\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } } { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437875001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t9h " "Found entity 1: add_sub_t9h" {  } { { "db/add_sub_t9h.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/add_sub_t9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437875085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437875085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:ALU\|lpm_mult:Mult0\|altshift:external_latency_ffs ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437875114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437875156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437875156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437875156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437875156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437875156 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494437875156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bom.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bom " "Found entity 1: lpm_divide_bom" {  } { { "db/lpm_divide_bom.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/lpm_divide_bom.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437875246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437875246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437875263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437875263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ef " "Found entity 1: alt_u_div_0ef" {  } { { "db/alt_u_div_0ef.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/alt_u_div_0ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437875441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437875441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437875584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437875584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494437875673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437875673 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a27 " "Synthesized away node \"DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_lh81.tdf" 604 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437876211 "|SYSTEM|DMEM:DMEM|altsyncram:memory_rtl_0|altsyncram_lh81:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a28 " "Synthesized away node \"DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_lh81.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437876211 "|SYSTEM|DMEM:DMEM|altsyncram:memory_rtl_0|altsyncram_lh81:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a29 " "Synthesized away node \"DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_lh81.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437876211 "|SYSTEM|DMEM:DMEM|altsyncram:memory_rtl_0|altsyncram_lh81:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a30 " "Synthesized away node \"DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_lh81.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437876211 "|SYSTEM|DMEM:DMEM|altsyncram:memory_rtl_0|altsyncram_lh81:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a31 " "Synthesized away node \"DMEM:DMEM\|altsyncram:memory_rtl_0\|altsyncram_lh81:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/db/altsyncram_lh81.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437876211 "|SYSTEM|DMEM:DMEM|altsyncram:memory_rtl_0|altsyncram_lh81:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1494437876211 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1494437876211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494437878881 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL:CONTROL\|Branch CONTROL:CONTROL\|ALUop\[0\] " "Duplicate LATCH primitive \"CONTROL:CONTROL\|Branch\" merged with LATCH primitive \"CONTROL:CONTROL\|ALUop\[0\]\"" {  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1494437879319 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1494437879319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[0\]\$latch " "Latch SYS_leds\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879352 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[1\]\$latch " "Latch SYS_leds\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879352 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[2\]\$latch " "Latch SYS_leds\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879353 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[3\]\$latch " "Latch SYS_leds\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879353 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[4\]\$latch " "Latch SYS_leds\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879353 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[5\]\$latch " "Latch SYS_leds\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879353 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[6\]\$latch " "Latch SYS_leds\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879353 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[7\]\$latch " "Latch SYS_leds\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879353 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[8\]\$latch " "Latch SYS_leds\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879354 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[9\]\$latch " "Latch SYS_leds\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879354 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[10\]\$latch " "Latch SYS_leds\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879354 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[11\]\$latch " "Latch SYS_leds\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879354 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[12\]\$latch " "Latch SYS_leds\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879354 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[13\]\$latch " "Latch SYS_leds\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879354 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[14\]\$latch " "Latch SYS_leds\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879355 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[15\]\$latch " "Latch SYS_leds\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879355 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[16\]\$latch " "Latch SYS_leds\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879355 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[17\]\$latch " "Latch SYS_leds\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879355 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[18\]\$latch " "Latch SYS_leds\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879355 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[19\]\$latch " "Latch SYS_leds\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879355 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[20\]\$latch " "Latch SYS_leds\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879355 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[21\]\$latch " "Latch SYS_leds\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879356 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[22\]\$latch " "Latch SYS_leds\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879356 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[23\]\$latch " "Latch SYS_leds\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879356 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[24\]\$latch " "Latch SYS_leds\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879356 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[25\]\$latch " "Latch SYS_leds\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[1\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879356 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYS_leds\[26\]\$latch " "Latch SYS_leds\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYS_output_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal SYS_output_sel\[0\]" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879356 ""}  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 284 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|RegDst " "Latch CONTROL:CONTROL\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[26\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[26\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879357 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|ALUsrc " "Latch CONTROL:CONTROL\|ALUsrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[26\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[26\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879357 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|ALUop\[0\] " "Latch CONTROL:CONTROL\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[27\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[27\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879357 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|ALUop\[1\] " "Latch CONTROL:CONTROL\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[30\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[30\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879357 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|MemRead " "Latch CONTROL:CONTROL\|MemRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[30\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[30\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879357 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|MemWrite " "Latch CONTROL:CONTROL\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[30\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[30\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879358 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|RegWrite " "Latch CONTROL:CONTROL\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[30\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[30\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879358 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL\|Mem2Reg " "Latch CONTROL:CONTROL\|Mem2Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_IF_ID:REG_IF_ID\|instruction_out\[30\] " "Ports D and ENA on the latch are fed by the same signal REG_IF_ID:REG_IF_ID\|instruction_out\[30\]" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879358 ""}  } { { "CONTROL.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/CONTROL.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[0\] " "Latch ALU:ALU\|ALU_result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|control_exe_out\[3\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|control_exe_out\[3\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879359 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[1\] " "Latch ALU:ALU\|ALU_result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879359 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[2\] " "Latch ALU:ALU\|ALU_result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879359 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[3\] " "Latch ALU:ALU\|ALU_result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879359 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[4\] " "Latch ALU:ALU\|ALU_result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879359 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[5\] " "Latch ALU:ALU\|ALU_result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879360 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[6\] " "Latch ALU:ALU\|ALU_result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879360 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[7\] " "Latch ALU:ALU\|ALU_result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879360 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[8\] " "Latch ALU:ALU\|ALU_result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879360 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[9\] " "Latch ALU:ALU\|ALU_result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879367 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[10\] " "Latch ALU:ALU\|ALU_result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879368 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[11\] " "Latch ALU:ALU\|ALU_result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879368 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[12\] " "Latch ALU:ALU\|ALU_result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879368 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[13\] " "Latch ALU:ALU\|ALU_result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879368 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[14\] " "Latch ALU:ALU\|ALU_result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879369 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[15\] " "Latch ALU:ALU\|ALU_result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879369 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[16\] " "Latch ALU:ALU\|ALU_result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879369 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[17\] " "Latch ALU:ALU\|ALU_result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879369 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[18\] " "Latch ALU:ALU\|ALU_result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879369 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[19\] " "Latch ALU:ALU\|ALU_result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879369 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[20\] " "Latch ALU:ALU\|ALU_result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879370 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[21\] " "Latch ALU:ALU\|ALU_result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879370 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[22\] " "Latch ALU:ALU\|ALU_result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879370 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[23\] " "Latch ALU:ALU\|ALU_result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879370 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[24\] " "Latch ALU:ALU\|ALU_result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879370 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[25\] " "Latch ALU:ALU\|ALU_result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879371 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[26\] " "Latch ALU:ALU\|ALU_result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879371 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[27\] " "Latch ALU:ALU\|ALU_result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879371 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[28\] " "Latch ALU:ALU\|ALU_result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879372 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[29\] " "Latch ALU:ALU\|ALU_result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879372 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[30\] " "Latch ALU:ALU\|ALU_result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879372 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|ALU_result\[31\] " "Latch ALU:ALU\|ALU_result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_ID_EXE:REG_ID_EXE\|read_data_1_out\[0\]" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494437879372 ""}  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494437879372 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[0\] PC:PC\|PC\[0\]~_emulated PC:PC\|PC\[0\]~1 " "Register \"PC:PC\|PC\[0\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[0\]~_emulated\" and latch \"PC:PC\|PC\[0\]~1\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[1\] PC:PC\|PC\[1\]~_emulated PC:PC\|PC\[1\]~5 " "Register \"PC:PC\|PC\[1\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[1\]~_emulated\" and latch \"PC:PC\|PC\[1\]~5\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[2\] PC:PC\|PC\[2\]~_emulated PC:PC\|PC\[2\]~9 " "Register \"PC:PC\|PC\[2\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[2\]~_emulated\" and latch \"PC:PC\|PC\[2\]~9\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[3\] PC:PC\|PC\[3\]~_emulated PC:PC\|PC\[3\]~13 " "Register \"PC:PC\|PC\[3\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[3\]~_emulated\" and latch \"PC:PC\|PC\[3\]~13\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[4\] PC:PC\|PC\[4\]~_emulated PC:PC\|PC\[4\]~17 " "Register \"PC:PC\|PC\[4\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[4\]~_emulated\" and latch \"PC:PC\|PC\[4\]~17\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[5\] PC:PC\|PC\[5\]~_emulated PC:PC\|PC\[5\]~21 " "Register \"PC:PC\|PC\[5\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[5\]~_emulated\" and latch \"PC:PC\|PC\[5\]~21\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[6\] PC:PC\|PC\[6\]~_emulated PC:PC\|PC\[6\]~25 " "Register \"PC:PC\|PC\[6\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[6\]~_emulated\" and latch \"PC:PC\|PC\[6\]~25\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:PC\|PC\[7\] PC:PC\|PC\[7\]~_emulated PC:PC\|PC\[7\]~29 " "Register \"PC:PC\|PC\[7\]\" is converted into an equivalent circuit using register \"PC:PC\|PC\[7\]~_emulated\" and latch \"PC:PC\|PC\[7\]~29\"" {  } { { "PC.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/PC.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1494437879665 "|SYSTEM|PC:PC|PC[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1494437879665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w_alu_status\[0\] GND " "Pin \"w_alu_status\[0\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_alu_status[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_alu_status\[1\] GND " "Pin \"w_alu_status\[1\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_alu_status[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[0\] GND " "Pin \"w_mux0\[0\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[1\] GND " "Pin \"w_mux0\[1\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[2\] GND " "Pin \"w_mux0\[2\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[3\] GND " "Pin \"w_mux0\[3\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[4\] GND " "Pin \"w_mux0\[4\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[5\] GND " "Pin \"w_mux0\[5\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[6\] GND " "Pin \"w_mux0\[6\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[7\] GND " "Pin \"w_mux0\[7\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[8\] GND " "Pin \"w_mux0\[8\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[9\] GND " "Pin \"w_mux0\[9\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[10\] GND " "Pin \"w_mux0\[10\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[11\] GND " "Pin \"w_mux0\[11\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[12\] GND " "Pin \"w_mux0\[12\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[13\] GND " "Pin \"w_mux0\[13\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[14\] GND " "Pin \"w_mux0\[14\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[15\] GND " "Pin \"w_mux0\[15\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[16\] GND " "Pin \"w_mux0\[16\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[17\] GND " "Pin \"w_mux0\[17\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[18\] GND " "Pin \"w_mux0\[18\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[19\] GND " "Pin \"w_mux0\[19\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[20\] GND " "Pin \"w_mux0\[20\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[21\] GND " "Pin \"w_mux0\[21\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[22\] GND " "Pin \"w_mux0\[22\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[23\] GND " "Pin \"w_mux0\[23\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[24\] GND " "Pin \"w_mux0\[24\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[25\] GND " "Pin \"w_mux0\[25\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[26\] GND " "Pin \"w_mux0\[26\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[27\] GND " "Pin \"w_mux0\[27\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[28\] GND " "Pin \"w_mux0\[28\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[29\] GND " "Pin \"w_mux0\[29\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[30\] GND " "Pin \"w_mux0\[30\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_mux0\[31\] GND " "Pin \"w_mux0\[31\]\" is stuck at GND" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494437888989 "|SYSTEM|w_mux0[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494437888989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494437890761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[0\] " "LATCH primitive \"ALU:ALU\|ALU_result\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[1\] " "LATCH primitive \"ALU:ALU\|ALU_result\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[2\] " "LATCH primitive \"ALU:ALU\|ALU_result\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[3\] " "LATCH primitive \"ALU:ALU\|ALU_result\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[4\] " "LATCH primitive \"ALU:ALU\|ALU_result\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[5\] " "LATCH primitive \"ALU:ALU\|ALU_result\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[6\] " "LATCH primitive \"ALU:ALU\|ALU_result\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[7\] " "LATCH primitive \"ALU:ALU\|ALU_result\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[8\] " "LATCH primitive \"ALU:ALU\|ALU_result\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[9\] " "LATCH primitive \"ALU:ALU\|ALU_result\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[10\] " "LATCH primitive \"ALU:ALU\|ALU_result\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[11\] " "LATCH primitive \"ALU:ALU\|ALU_result\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[12\] " "LATCH primitive \"ALU:ALU\|ALU_result\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[13\] " "LATCH primitive \"ALU:ALU\|ALU_result\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[14\] " "LATCH primitive \"ALU:ALU\|ALU_result\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[15\] " "LATCH primitive \"ALU:ALU\|ALU_result\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[16\] " "LATCH primitive \"ALU:ALU\|ALU_result\[16\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[17\] " "LATCH primitive \"ALU:ALU\|ALU_result\[17\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[18\] " "LATCH primitive \"ALU:ALU\|ALU_result\[18\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[19\] " "LATCH primitive \"ALU:ALU\|ALU_result\[19\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[20\] " "LATCH primitive \"ALU:ALU\|ALU_result\[20\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[21\] " "LATCH primitive \"ALU:ALU\|ALU_result\[21\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[22\] " "LATCH primitive \"ALU:ALU\|ALU_result\[22\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[23\] " "LATCH primitive \"ALU:ALU\|ALU_result\[23\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[24\] " "LATCH primitive \"ALU:ALU\|ALU_result\[24\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[25\] " "LATCH primitive \"ALU:ALU\|ALU_result\[25\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[26\] " "LATCH primitive \"ALU:ALU\|ALU_result\[26\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[27\] " "LATCH primitive \"ALU:ALU\|ALU_result\[27\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[28\] " "LATCH primitive \"ALU:ALU\|ALU_result\[28\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[29\] " "LATCH primitive \"ALU:ALU\|ALU_result\[29\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[30\] " "LATCH primitive \"ALU:ALU\|ALU_result\[30\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU\|ALU_result\[31\] " "LATCH primitive \"ALU:ALU\|ALU_result\[31\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/ALU.v" 123 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1494437902041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1413 " "1413 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494437908537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luong/Desktop/ktmt/Assignment_2/output_files/Assignment_2.map.smsg " "Generated suppressed messages file C:/Users/luong/Desktop/ktmt/Assignment_2/output_files/Assignment_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437909561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494437911201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494437911201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_load " "No output dependent on input pin \"SYS_load\"" {  } { { "SYSTEM.v" "" { Text "C:/Users/luong/Desktop/ktmt/Assignment_2/SYSTEM.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494437913190 "|SYSTEM|SYS_load"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494437913190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14236 " "Implemented 14236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494437913191 ""} { "Info" "ICUT_CUT_TM_OPINS" "433 " "Implemented 433 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494437913191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13725 " "Implemented 13725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494437913191 ""} { "Info" "ICUT_CUT_TM_RAMS" "59 " "Implemented 59 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494437913191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494437913191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 517 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 517 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494437913402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 00:38:33 2017 " "Processing ended: Thu May 11 00:38:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494437913402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494437913402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494437913402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494437913402 ""}
