30dee753ca0a ("drm/i915/psr: LunarLake PSR2_CTL[IO Wake Lines] is 6 bits wide")
1d9582dc2b5f ("drm/i915/psr: Clean up PSR register defininitions")
