Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:40:33 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square15/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (225)
5. checking no_input_delay (15)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (225)
--------------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  245          inf        0.000                      0                  245           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           245 Endpoints
Min Delay           245 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.824ns  (logic 5.420ns (55.168%)  route 4.404ns (44.832%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.883 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.883    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.106 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[1]
                         net (fo=1, routed)           1.313     7.418    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406     9.824 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.824    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 5.355ns (54.726%)  route 4.430ns (45.274%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.883 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.883    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.040 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[0]
                         net (fo=1, routed)           1.339     7.378    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407     9.786 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.786    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 5.346ns (54.699%)  route 4.428ns (45.301%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.028 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[3]
                         net (fo=1, routed)           1.336     7.364    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.410     9.774 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.774    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.772ns  (logic 5.386ns (55.112%)  route 4.387ns (44.888%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.883 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.883    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.063 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[2]
                         net (fo=1, routed)           1.295     7.358    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.415     9.772 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.772    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 5.312ns (54.523%)  route 4.430ns (45.477%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.014 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[1]
                         net (fo=1, routed)           1.339     7.352    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390     9.742 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.742    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 5.268ns (54.240%)  route 4.444ns (45.760%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.971 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[2]
                         net (fo=1, routed)           1.353     7.323    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.389     9.712 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.712    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.680ns  (logic 5.241ns (54.143%)  route 4.439ns (45.857%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.948 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[0]
                         net (fo=1, routed)           1.348     7.295    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.385     9.680 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.680    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.670ns  (logic 5.054ns (52.260%)  route 4.617ns (47.740%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.669     3.865    compressor/comp/gpc121/lut6_2_inst0/I3
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut6_2_inst0/LUT6/I3
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.230     4.095 r  compressor/comp/gpc121/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.095    compressor/comp/gpc121/lut6_2_inst0_n_1
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[0]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.282 r  compressor/comp/gpc121/carry4_inst0/O[0]
                         net (fo=2, routed)           0.785     5.067    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[0]
    SLICE_X2Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop5/I0
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.224     5.291 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.291    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[5]
    SLICE_X2Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.693 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.693    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.930 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/O[3]
                         net (fo=1, routed)           1.345     7.276    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.395     9.670 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.670    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 5.012ns (51.842%)  route 4.656ns (48.158%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.669     3.865    compressor/comp/gpc121/lut6_2_inst0/I3
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut6_2_inst0/LUT6/I3
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.230     4.095 r  compressor/comp/gpc121/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     4.095    compressor/comp/gpc121/lut6_2_inst0_n_1
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[0]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.282 r  compressor/comp/gpc121/carry4_inst0/O[0]
                         net (fo=2, routed)           0.785     5.067    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[0]
    SLICE_X2Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop5/I0
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.224     5.291 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.291    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[5]
    SLICE_X2Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.693 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.693    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.916 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/O[1]
                         net (fo=1, routed)           1.384     7.301    dst9_OBUF[0]
    T16                                                               r  dst9_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.367     9.667 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.667    dst9[0]
    T16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.653ns  (logic 5.372ns (55.654%)  route 4.281ns (44.346%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.182     1.523    compressor/comp/gpc0/src1[0]
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/lut4_prop1/I3
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.097     1.620 r  compressor/comp/gpc0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.620    compressor/comp/gpc0/lut4_prop1_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.032 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.635     2.667    compressor/comp/gpc87/src1[0]
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/lut4_prop1/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.097     2.764 r  compressor/comp/gpc87/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc87/lut4_prop1_n_0
    SLICE_X3Y56                                                       r  compressor/comp/gpc87/carry4_inst0/S[1]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.196 r  compressor/comp/gpc87/carry4_inst0/O[2]
                         net (fo=4, routed)           0.671     3.867    compressor/comp/gpc121/src0[4]
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/lut5_prop1/I3
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.230     4.097 r  compressor/comp/gpc121/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.097    compressor/comp/gpc121/lut5_prop1_n_0
    SLICE_X3Y58                                                       r  compressor/comp/gpc121/carry4_inst0/S[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.574 r  compressor/comp/gpc121/carry4_inst0/O[3]
                         net (fo=2, routed)           0.603     5.178    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene9_0[3]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/I1
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.234     5.412 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.412    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[8]
    SLICE_X2Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.791 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.791    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.883 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.883    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.057 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CO[2]
                         net (fo=1, routed)           1.189     7.246    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.407     9.653 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.653    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.508%)  route 0.080ns (38.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.080     0.208    src14[9]
    SLICE_X0Y65          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.128ns (60.499%)  route 0.084ns (39.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  src1_reg[9]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[9]/Q
                         net (fo=5, routed)           0.084     0.212    src1[9]
    SLICE_X0Y55          FDRE                                         r  src1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.235%)  route 0.108ns (45.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[3]/Q
                         net (fo=5, routed)           0.108     0.236    src5[3]
    SLICE_X7Y55          FDRE                                         r  src5_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.718%)  route 0.115ns (47.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  src2_reg[1]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[1]/Q
                         net (fo=5, routed)           0.115     0.243    src2[1]
    SLICE_X2Y58          FDRE                                         r  src2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.523%)  route 0.116ns (47.477%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.116     0.244    src9[2]
    SLICE_X7Y58          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.462%)  route 0.116ns (47.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  src8_reg[10]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[10]/Q
                         net (fo=2, routed)           0.116     0.244    src8[10]
    SLICE_X7Y60          FDRE                                         r  src8_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.163%)  route 0.117ns (47.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  src2_reg[13]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[13]/Q
                         net (fo=5, routed)           0.117     0.245    src2[13]
    SLICE_X2Y55          FDRE                                         r  src2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.395%)  route 0.105ns (42.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[9]/Q
                         net (fo=5, routed)           0.105     0.246    src9[9]
    SLICE_X7Y60          FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.590%)  route 0.120ns (48.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[5]/Q
                         net (fo=2, routed)           0.120     0.248    src1[5]
    SLICE_X0Y55          FDRE                                         r  src1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE                         0.000     0.000 r  src11_reg[10]/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[10]/Q
                         net (fo=3, routed)           0.108     0.249    src11[10]
    SLICE_X7Y64          FDRE                                         r  src11_reg[11]/D
  -------------------------------------------------------------------    -------------------





