Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jul 10 19:17:05 2022
| Host         : MartinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FinalProjectwrapper_timing_summary_routed.rpt -pb FinalProjectwrapper_timing_summary_routed.pb -rpx FinalProjectwrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FinalProjectwrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   281         
DPIR-1     Warning           Asynchronous driver check     16          
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (281)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (577)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (281)
--------------------------
 There are 198 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: SPI_Communication/SPIclkShifted_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SevenSegmentDriver/DispClk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SevenSegmentDriver/OneHzclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (577)
--------------------------------------------------
 There are 577 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  604          inf        0.000                      0                  604           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           604 Endpoints
Min Delay           604 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDriver/bin_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.256ns  (logic 5.203ns (34.102%)  route 10.053ns (65.898%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/bin_reg[9]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SevenSegmentDriver/bin_reg[9]/Q
                         net (fo=11, routed)          1.729     2.148    SevenSegmentDriver/bin_reg_n_0_[9]
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.299     2.447 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.832     3.279    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.403 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52/O
                         net (fo=8, routed)           1.147     4.550    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I4_O)        0.124     4.674 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_45/O
                         net (fo=4, routed)           0.998     5.672    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_45_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.796 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           0.820     6.616    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.740 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.023     7.762    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.221     9.107    SevenSegmentDriver/sel0[3]
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.154     9.261 r  SevenSegmentDriver/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.284    11.545    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.711    15.256 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.256    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/bin_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.748ns  (logic 5.462ns (37.034%)  route 9.286ns (62.966%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/bin_reg[9]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SevenSegmentDriver/bin_reg[9]/Q
                         net (fo=11, routed)          1.729     2.148    SevenSegmentDriver/bin_reg_n_0_[9]
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.299     2.447 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.832     3.279    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.403 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52/O
                         net (fo=8, routed)           0.980     4.383    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.124     4.507 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=8, routed)           0.993     5.500    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.185     6.810    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I2_O)        0.154     6.964 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.834     7.797    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.327     8.124 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     8.963    SevenSegmentDriver/sel0[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.152     9.115 r  SevenSegmentDriver/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.894    11.009    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.739    14.748 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.748    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/bin_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.635ns  (logic 5.183ns (35.419%)  route 9.451ns (64.581%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/bin_reg[9]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SevenSegmentDriver/bin_reg[9]/Q
                         net (fo=11, routed)          1.729     2.148    SevenSegmentDriver/bin_reg_n_0_[9]
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.299     2.447 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.832     3.279    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.403 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52/O
                         net (fo=8, routed)           0.980     4.383    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.124     4.507 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=8, routed)           0.993     5.500    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.185     6.810    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I2_O)        0.154     6.964 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.834     7.797    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.327     8.124 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     8.961    SevenSegmentDriver/sel0[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.085 r  SevenSegmentDriver/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.061    11.146    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    14.635 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.635    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/bin_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.595ns  (logic 4.993ns (34.207%)  route 9.603ns (65.793%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/bin_reg[9]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SevenSegmentDriver/bin_reg[9]/Q
                         net (fo=11, routed)          1.729     2.148    SevenSegmentDriver/bin_reg_n_0_[9]
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.299     2.447 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.832     3.279    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.403 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52/O
                         net (fo=8, routed)           1.147     4.550    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I4_O)        0.124     4.674 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_45/O
                         net (fo=4, routed)           0.998     5.672    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_45_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.796 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           0.820     6.616    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.740 f  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.023     7.762    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.886 f  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.221     9.107    SevenSegmentDriver/sel0[3]
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.231 r  SevenSegmentDriver/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.833    11.065    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    14.595 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.595    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/bin_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.514ns  (logic 5.450ns (37.548%)  route 9.064ns (62.452%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/bin_reg[9]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SevenSegmentDriver/bin_reg[9]/Q
                         net (fo=11, routed)          1.729     2.148    SevenSegmentDriver/bin_reg_n_0_[9]
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.299     2.447 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.832     3.279    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.403 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52/O
                         net (fo=8, routed)           0.980     4.383    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.124     4.507 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=8, routed)           0.993     5.500    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.185     6.810    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I2_O)        0.154     6.964 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.834     7.797    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.327     8.124 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     8.961    SevenSegmentDriver/sel0[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.152     9.113 r  SevenSegmentDriver/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674    10.787    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.727    14.514 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.514    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/bin_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.361ns  (logic 5.239ns (36.481%)  route 9.122ns (63.519%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/bin_reg[9]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SevenSegmentDriver/bin_reg[9]/Q
                         net (fo=11, routed)          1.729     2.148    SevenSegmentDriver/bin_reg_n_0_[9]
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.299     2.447 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.832     3.279    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.403 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52/O
                         net (fo=8, routed)           0.980     4.383    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.124     4.507 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=8, routed)           0.993     5.500    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.185     6.810    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I2_O)        0.154     6.964 f  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.834     7.797    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.327     8.124 f  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     8.963    SevenSegmentDriver/sel0[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.087 r  SevenSegmentDriver/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.730    10.817    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544    14.361 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.361    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/bin_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.239ns  (logic 5.215ns (36.627%)  route 9.024ns (63.373%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/bin_reg[9]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SevenSegmentDriver/bin_reg[9]/Q
                         net (fo=11, routed)          1.729     2.148    SevenSegmentDriver/bin_reg_n_0_[9]
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.299     2.447 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.832     3.279    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.403 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52/O
                         net (fo=8, routed)           0.980     4.383    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_52_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.124     4.507 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=8, routed)           0.993     5.500    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.185     6.810    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I2_O)        0.154     6.964 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.834     7.797    SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.327     8.124 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667     8.791    SevenSegmentDriver/sel0[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.915 r  SevenSegmentDriver/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804    10.719    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    14.239 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.239    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Communication/SampleClock_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 4.128ns (46.912%)  route 4.671ns (53.088%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE                         0.000     0.000 r  SPI_Communication/SampleClock_reg/C
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SPI_Communication/SampleClock_reg/Q
                         net (fo=2, routed)           1.588     2.044    SPI_Communication/SampleClock
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     2.168 r  SPI_Communication/CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.083     5.251    CS_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.548     8.799 r  CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.799    CS
    A14                                                               r  CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2P/PWM_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 4.006ns (50.306%)  route 3.957ns (49.694%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDCE                         0.000     0.000 r  D2P/PWM_reg/C
    SLICE_X53Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  D2P/PWM_reg/Q
                         net (fo=1, routed)           3.957     4.413    PWM_OBUF
    B13                  OBUF (Prop_obuf_I_O)         3.550     7.964 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.964    PWM
    B13                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rT/OneHzclkCounter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rT/OneHzclkCounter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 2.530ns (31.840%)  route 5.416ns (68.160%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE                         0.000     0.000 r  rT/OneHzclkCounter_reg[27]/C
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  rT/OneHzclkCounter_reg[27]/Q
                         net (fo=19, routed)          1.235     1.691    rT/OneHzclkCounter_reg[27]
    SLICE_X57Y73         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  rT/RPMcounter[15]_i_8/O
                         net (fo=9, routed)           1.287     3.102    rT/RPMcounter[15]_i_8_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124     3.226 r  rT/OneHzclkCounter[0]_i_11/O
                         net (fo=2, routed)           0.740     3.966    rT/OneHzclkCounter[0]_i_11_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124     4.090 r  rT/OneHzclkCounter[0]_i_8/O
                         net (fo=4, routed)           0.988     5.078    rT/OneHzclkCounter[0]_i_8_n_0
    SLICE_X56Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.202 r  rT/OneHzclkCounter[0]_i_7/O
                         net (fo=9, routed)           1.157     6.359    rT/OneHzclkCounter[0]_i_7_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.483 r  rT/OneHzclkCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.483    rT/OneHzclkCounter[0]_i_5_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.033 r  rT/OneHzclkCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    rT/OneHzclkCounter_reg[0]_i_1_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  rT/OneHzclkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    rT/OneHzclkCounter_reg[4]_i_1_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  rT/OneHzclkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    rT/OneHzclkCounter_reg[8]_i_1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  rT/OneHzclkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    rT/OneHzclkCounter_reg[12]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  rT/OneHzclkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    rT/OneHzclkCounter_reg[16]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  rT/OneHzclkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.612    rT/OneHzclkCounter_reg[20]_i_1_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.946 r  rT/OneHzclkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.946    rT/OneHzclkCounter_reg[24]_i_1_n_6
    SLICE_X55Y75         FDCE                                         r  rT/OneHzclkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_Communication/ADCraw_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI_Communication/ADCrawout_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE                         0.000     0.000 r  SPI_Communication/ADCraw_reg[7]/C
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI_Communication/ADCraw_reg[7]/Q
                         net (fo=2, routed)           0.122     0.263    SPI_Communication/ADCraw_reg_n_0_[7]
    SLICE_X59Y66         FDRE                                         r  SPI_Communication/ADCrawout_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Communication/ADCraw_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI_Communication/ADCrawout_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.917%)  route 0.125ns (47.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  SPI_Communication/ADCraw_reg[3]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI_Communication/ADCraw_reg[3]/Q
                         net (fo=2, routed)           0.125     0.266    SPI_Communication/ADCraw_reg_n_0_[3]
    SLICE_X63Y68         FDRE                                         r  SPI_Communication/ADCrawout_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Communication/ADCraw_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI_Communication/ADCrawout_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE                         0.000     0.000 r  SPI_Communication/ADCraw_reg[5]/C
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI_Communication/ADCraw_reg[5]/Q
                         net (fo=2, routed)           0.174     0.315    SPI_Communication/ADCraw_reg_n_0_[5]
    SLICE_X59Y69         FDRE                                         r  SPI_Communication/ADCrawout_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Communication/ADCraw_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI_Communication/ADCrawout_reg[8]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.514%)  route 0.176ns (55.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE                         0.000     0.000 r  SPI_Communication/ADCraw_reg[5]/C
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI_Communication/ADCraw_reg[5]/Q
                         net (fo=2, routed)           0.176     0.317    SPI_Communication/ADCraw_reg_n_0_[5]
    SLICE_X59Y69         FDRE                                         r  SPI_Communication/ADCrawout_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Communication/ADCraw_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI_Communication/ADCrawout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE                         0.000     0.000 r  SPI_Communication/ADCraw_reg[11]/C
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPI_Communication/ADCraw_reg[11]/Q
                         net (fo=2, routed)           0.153     0.317    SPI_Communication/ADCraw_reg_n_0_[11]
    SLICE_X59Y65         FDRE                                         r  SPI_Communication/ADCrawout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Communication/ADCraw_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI_Communication/ADCrawout_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.286%)  route 0.177ns (55.714%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE                         0.000     0.000 r  SPI_Communication/ADCraw_reg[4]/C
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI_Communication/ADCraw_reg[4]/Q
                         net (fo=2, routed)           0.177     0.318    SPI_Communication/ADCraw_reg_n_0_[4]
    SLICE_X59Y66         FDRE                                         r  SPI_Communication/ADCrawout_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/dispval_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SevenSegmentDriver/bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/dispval_reg/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SevenSegmentDriver/dispval_reg/Q
                         net (fo=15, routed)          0.134     0.275    rT/dispval
    SLICE_X56Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.320 r  rT/bin[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    SevenSegmentDriver/D[0]
    SLICE_X56Y71         FDRE                                         r  SevenSegmentDriver/bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Communication/ADCraw_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI_Communication/ADCrawout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE                         0.000     0.000 r  SPI_Communication/ADCraw_reg[10]/C
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SPI_Communication/ADCraw_reg[10]/Q
                         net (fo=2, routed)           0.157     0.321    SPI_Communication/ADCraw_reg_n_0_[10]
    SLICE_X59Y65         FDRE                                         r  SPI_Communication/ADCrawout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/dispval_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SevenSegmentDriver/bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/dispval_reg/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SevenSegmentDriver/dispval_reg/Q
                         net (fo=15, routed)          0.134     0.275    rT/dispval
    SLICE_X56Y71         LUT3 (Prop_lut3_I1_O)        0.048     0.323 r  rT/bin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.323    SevenSegmentDriver/D[1]
    SLICE_X56Y71         FDRE                                         r  SevenSegmentDriver/bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDriver/dispval_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SevenSegmentDriver/bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  SevenSegmentDriver/dispval_reg/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SevenSegmentDriver/dispval_reg/Q
                         net (fo=15, routed)          0.138     0.279    rT/dispval
    SLICE_X56Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.324 r  rT/bin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.324    SevenSegmentDriver/D[4]
    SLICE_X56Y71         FDRE                                         r  SevenSegmentDriver/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------





