GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jt2413.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl2.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_acc.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_csr.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_div.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_cnt.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_comb.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_ctrl.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_final.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_pure.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_step.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_exprom.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_lfo.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_logsin.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_mmr.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_noise.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_op.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_comb.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_inc.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_rhy.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_sum.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pm.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_reg.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_reg_ch.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh_rst.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_single_acc.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_slot_cnt.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_timers.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopll_mmr.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopll_reg.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopll_reg_ch.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/bios_msx2p.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/gowin/clk_108p.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/impulse.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/logo.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/logo_fm.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/megaram.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/memory.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/pinfilter.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/rtc.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/subrom_msx2p.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/gowin/clk_135.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_info_frame.sv'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_sample_packet.sv'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/auxiliary_video_information_info_frame.sv'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/hdmi.sv'
WARN  (EX3628) : Redeclaration of ANSI port 'tmds_internal' is not allowed("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/hdmi.sv":363)
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/hdmi.sv":82)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/hdmi.sv":83)
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_assembler.sv":11)
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/serializer.sv":6)
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/source_product_description_info_frame.sv'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/tmds_channel.sv":16)
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/memory_controller.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/sdram.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v'
Undeclared symbol 'clk_108m', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":68)
Undeclared symbol 'clk_108m_n', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":69)
Undeclared symbol 'rst_n', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":135)
Undeclared symbol 'clk_135', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":140)
Undeclared symbol 'cpuclk_w', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":394)
Undeclared symbol 'clk_audio_w', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":461)
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/osd/osd.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/fake_ppi.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v'
Undeclared symbol 'config_reset', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":132)
Undeclared symbol 'reset4_n_ff', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":132)
Undeclared symbol 'bus_int_n', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":149)
Undeclared symbol 'OSD', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":177)
Undeclared symbol 'SCANLINES', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":178)
Undeclared symbol 'ppi_port_b', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":179)
Undeclared symbol 'ppi_port_c', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":180)
Undeclared symbol 'SHIFT_UP', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":181)
Undeclared symbol 'bus_disable', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":378)
Undeclared symbol 'vdp_int', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":473)
Undeclared symbol 'bus_wr_n', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":480)
WARN  (EX3638) : 'ppi_port_b' is already implicitly declared on line 179("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":494)
WARN  (EX3638) : 'ppi_port_c' is already implicitly declared on line 180("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":495)
Undeclared symbol 'ppi_req_r_port_a', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":511)
Undeclared symbol 'ppi_req_w_port_a', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":512)
Undeclared symbol 'ppi_req_r_port_b', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":513)
Undeclared symbol 'ppi_req_w_port_b', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":514)
Undeclared symbol 'ppi_req_r_port_c', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":515)
Undeclared symbol 'ppi_req_w_port_c', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":516)
WARN  (EX3638) : 'vdp_int' is already implicitly declared on line 473("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":691)
WARN  (EX3638) : 'SCANLINES' is already implicitly declared on line 178("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":700)
WARN  (EX3638) : 'OSD' is already implicitly declared on line 177("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":701)
Undeclared symbol 'audio_sample', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":720)
WARN  (EX2830) : Data object 'mapper_read' is already declared("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":759)
Previous declaration of 'mapper_read' is from here("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":753)
WARN  (EX3671) : Second declaration of 'mapper_read' is ignored("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":759)
WARN  (EX2830) : Data object 'mapper_write' is already declared("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":760)
Previous declaration of 'mapper_write' is from here("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":754)
WARN  (EX3671) : Second declaration of 'mapper_write' is ignored("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":760)
Undeclared symbol 'sdram_fail', assumed default net type 'wire'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":841)
WARN  (EX2830) : Data object 'psgPB' is already declared("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":871)
Previous declaration of 'psgPB' is from here("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":864)
WARN  (EX3671) : Second declaration of 'psgPB' is ignored("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":871)
WARN  (EX3796) : 'psgPB' was previously declared with a range("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":871)
WARN  (EX3638) : 'audio_sample' is already implicitly declared on line 720("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":1085)
WARN  (EX3638) : 'config_reset' is already implicitly declared on line 132("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":1118)
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/uart/uart_rx.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/uart/uart_tx.v'
Analyzing Verilog file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/uart/uart.v'
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_8.vhd'
Analyzing entity 'denoise_8'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_8.vhd":4)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_8.vhd":14)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_low.vhd'
Analyzing entity 'denoise_low'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_low.vhd":5)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_low.vhd":15)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_low8.vhd'
Analyzing entity 'denoise_low8'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_low8.vhd":4)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise_low8.vhd":14)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise.vhd'
Analyzing entity 'denoise'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise.vhd":5)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise.vhd":15)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/monostable/monostable.vhd'
Analyzing entity 'monostable'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/monostable/monostable.vhd":7)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/monostable/monostable.vhd":18)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_pack.vhd'
Analyzing package 't80_pack'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_pack.vhd":58)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/T80s.vhd'
Analyzing entity 't80s'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/T80s.vhd":73)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/T80s.vhd":102)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/g80a.vhd'
Analyzing entity 'g80a'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/g80a.vhd":69)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/g80a.vhd":99)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80.vhd'
Analyzing entity 't80'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80.vhd":73)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80.vhd":114)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_alu.vhd'
Analyzing entity 't80_alu'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_alu.vhd":65)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_alu.vhd":92)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_mcode.vhd'
Analyzing entity 't80_mcode'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_mcode.vhd":71)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_mcode.vhd":143)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_reg.vhd'
Analyzing entity 't80_reg'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_reg.vhd":61)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_reg.vhd":81)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/megaram.vhd'
Analyzing entity 'megaram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/megaram.vhd":41)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/megaram.vhd":66)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd'
Analyzing entity 'scc_wave_mul'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":39)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":47)
Analyzing entity 'scc_mix_mul'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":59)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":67)
Analyzing entity 'scc_wave'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":79)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":94)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl'
Analyzing entity 'ym2149'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":62)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":94)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/gowin_clkdiv2/gowin_clkdiv2.vhd'
Analyzing entity 'gowin_clkdiv2'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/gowin_clkdiv2/gowin_clkdiv2.vhd":13)
Analyzing architecture 'behavioral'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/gowin_clkdiv2/gowin_clkdiv2.vhd":21)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd'
Analyzing entity 'ram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":37)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":47)
Analyzing entity 'palette_rb'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":73)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":83)
Analyzing entity 'palette_g'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":128)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":138)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_package.vhd'
Analyzing package 'vdp_package'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_package.vhd":82)
WARN  (EX4319) : Shared variables must be of a protected type("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_package.vhd":116)
WARN  (EX4319) : Shared variables must be of a protected type("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_package.vhd":117)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp.vhd'
Analyzing entity 'vdp'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp.vhd":254)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp.vhd":312)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_colordec.vhd'
Analyzing entity 'vdp_colordec'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_colordec.vhd":68)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_colordec.vhd":114)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_command.vhd'
Analyzing entity 'vdp_command'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_command.vhd":67)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_command.vhd":105)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd'
Analyzing entity 'vdp_doublebuf'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd":80)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd":96)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic123m.vhd'
Analyzing entity 'vdp_graphic123m'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic123m.vhd":86)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic123m.vhd":117)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd'
Analyzing entity 'vdp_graphic4567'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd":97)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd":137)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_hvcounter.vhd'
Analyzing entity 'vdp_hvcounter'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_hvcounter.vhd":67)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_hvcounter.vhd":90)
WARN  (EX4967) : Cannot read from 'out' object 'hdmi_reset', use 'buffer' or 'inout' instead("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_hvcounter.vhd":160)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_interrupt.vhd'
Analyzing entity 'vdp_interrupt'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_interrupt.vhd":65)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_interrupt.vhd":82)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_linebuf.vhd'
Analyzing entity 'vdp_linebuf'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_linebuf.vhd":89)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_linebuf.vhd":99)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ntsc_pal.vhd'
Analyzing entity 'vdp_ntsc_pal'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ntsc_pal.vhd":96)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ntsc_pal.vhd":119)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd'
Analyzing entity 'vdp_register'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd":89)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd":205)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_spinforam.vhd'
Analyzing entity 'vdp_spinforam'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_spinforam.vhd":88)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_spinforam.vhd":98)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd'
Analyzing entity 'vdp_sprite'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd":183)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd":233)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ssg.vhd'
Analyzing entity 'vdp_ssg'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ssg.vhd":69)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ssg.vhd":111)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_text12.vhd'
Analyzing entity 'vdp_text12'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_text12.vhd":104)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_text12.vhd":137)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_vga.vhd'
Analyzing entity 'vdp_vga'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_vga.vhd":102)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_vga.vhd":131)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_wait_control.vhd'
Analyzing entity 'vdp_wait_control'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_wait_control.vhd":59)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_wait_control.vhd":78)
Analyzing VHDL file '/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vencode.vhd'
Analyzing entity 'vencode'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vencode.vhd":37)
Analyzing architecture 'rtl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vencode.vhd":57)
Compiling module 'top'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":6)
Compiling module 'CLK_108P'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/gowin/clk_108p.v":10)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'reset'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":71)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":79)
Compiling module 'PINFILTER'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/pinfilter.v":1)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'reset_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":105)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'reset_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":122)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'reset_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":130)
Switching to VHDL mode to elaborate design unit 'denoise'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":150)
Processing 'denoise(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/denoise/denoise.vhd":5)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":150)
Compiling module 'uart'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/uart/uart.v":1)
Compiling module 'uart_rx(CLK_FRE=27)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/uart/uart_rx.v":1)
Compiling module 'uart_tx(CLK_FRE=27)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/uart/uart_tx.v":1)
Compiling module 'fake_ppi'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/fake_ppi.v":2)
WARN  (EX2420) : Latch inferred for net 'row[0][7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/fake_ppi.v":52)
WARN  (EX3101) : 'row[0]' inside always_comb block does not represent combinational logic("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/fake_ppi.v":52)
WARN  (EX1998) : Net 'tx_str[7]' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/uart/uart.v":21)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'ppi_port_c'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":180)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":205)
Switching to VHDL mode to elaborate design unit 'G80a'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":489)
Processing 'G80a(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/g80a.vhd":69)
Processing 'T80(iowait=1)(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80.vhd":73)
Processing 'T80_MCode(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_mcode.vhd":71)
Processing 'T80_ALU(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_alu.vhd":65)
Processing 'T80_Reg(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_reg.vhd":61)
Extracting RAM for identifier 'RegsH'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_reg.vhd":84)
Extracting RAM for identifier 'RegsL'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/G80A/t80_reg.vhd":85)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'NMI_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":474)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'BUSRQ_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":475)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":489)
Compiling module 'bios_msx2p'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/bios_msx2p.v":1)
Extracting RAM for identifier 'mem_r'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/bios_msx2p.v":9)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wren'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":625)
Compiling module 'subrom_msx2p'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/subrom_msx2p.v":1)
Extracting RAM for identifier 'mem_r'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/subrom_msx2p.v":9)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wren'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":648)
Compiling module 'logo_fm'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/logo_fm.v":1)
Extracting RAM for identifier 'mem_r'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/logo_fm.v":9)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wren'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":662)
Compiling module 'rtc'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/rtc.v":53)
Switching to VHDL mode to elaborate design unit 'ram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/rtc.v":287)
Processing 'ram(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":37)
Extracting RAM for identifier 'blkram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":49)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/rtc.v":287)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'reset'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":677)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'clkena'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":678)
WARN  (EX3073) : Port 'frame_width' remains unconnected for this instance("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":503)
WARN  (EX3073) : Port 'frame_width' remains unconnected for this instance("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":529)
WARN  (EX3073) : Port 'tmds_clock' remains unconnected for this instance("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":540)
Compiling module 'v9958_top'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":3)
Compiling module 'CLK_135'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/gowin/clk_135.v":10)
Switching to VHDL mode to elaborate design unit 'VDP'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":335)
Processing 'VDP(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp.vhd":254)
Processing 'VDP_NTSC_PAL(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ntsc_pal.vhd":96)
Processing 'VDP_VGA(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_vga.vhd":102)
Processing 'VDP_DOUBLEBUF(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd":80)
Processing 'VDP_LINEBUF(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_linebuf.vhd":89)
Extracting RAM for identifier 'IMEM'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_linebuf.vhd":101)
Processing 'VDP_INTERRUPT(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_interrupt.vhd":65)
Processing 'VDP_SSG(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ssg.vhd":69)
Processing 'VDP_HVCOUNTER(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_hvcounter.vhd":67)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_ssg.vhd":248)
Processing 'VDP_COLORDEC(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_colordec.vhd":68)
Processing 'VDP_TEXT12(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_text12.vhd":104)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_text12.vhd":344)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_text12.vhd":402)
Processing 'VDP_GRAPHIC123M(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic123m.vhd":86)
Processing 'VDP_GRAPHIC4567(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd":97)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd":298)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd":331)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd":373)
Processing 'VDP_SPRITE(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd":183)
Processing 'VDP_SPINFORAM(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_spinforam.vhd":88)
Extracting RAM for identifier 'IMEM'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_spinforam.vhd":100)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd":462)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd":534)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd":972)
Processing 'VDP_REGISTER(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd":89)
Processing 'palette_rb(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":73)
Extracting RAM for identifier 'blkram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":85)
Processing 'palette_g(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":128)
Extracting RAM for identifier 'blkram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/ram.vhd":140)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd":617)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd":647)
Processing 'VDP_COMMAND(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_command.vhd":67)
WARN  (EX4160) : Latch inferred for net 'NXCOUNT[9]'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_command.vhd":783)
Processing 'VDP_WAIT_CONTROL(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_wait_control.vhd":59)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":335)
Compiling module 'osd'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/osd/osd.v":1)
Extracting RAM for identifier 'char_buf'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/osd/osd.v":16)
WARN  (EX3780) : Using initial value of 'buffer' since it is never assigned("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/osd/osd.v":27)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 9 for port 'osd_cx'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":373)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'osd_cy'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":374)
Compiling module 'CLOCK_DIV(CLK_SRC=125.0,CLK_DIV=3.57954545454545)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":24)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":35)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":36)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":38)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":54)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":57)
Compiling module 'CLOCK_DIV(CLK_SRC=27,CLK_DIV=0.0441)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":24)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":35)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":36)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":38)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":54)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/clockdiv.v":57)
Compiling module 'hdmi(VIDEO_ID_CODE=2,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,START_Y=480)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=2,VIDEO_RATE=27000000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=44100,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=27000000.0,AUDIO_RATE=44100)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(WORD_LENGTH=4'b0010)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000010)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/source_product_description_info_frame.sv":5)
Compiling module 'audio_info_frame'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/audio_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":30)
Compiling module 'packet_assembler'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_assembler.sv":4)
Compiling module 'tmds_channel'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/tmds_channel.sv":4)
Compiling module 'hdmi(VIDEO_ID_CODE=17,IT_CONTENT=1'b0,VIDEO_REFRESH_RATE=50,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,START_Y=565)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=17,VIDEO_RATE=27000000.0,AUDIO_BIT_WIDTH=16,AUDIO_RATE=44100,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":80)
Compiling module 'auxiliary_video_information_info_frame(VIDEO_ID_CODE=32'sb00000000000000000000000000010001)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/auxiliary_video_information_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":30)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 12 for port 'cx'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":526)
Compiling module 'serializer(VIDEO_RATE=0)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/serializer.sv":3)
WARN  (EX1998) : Net 'clk_sdram_w' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":107)
WARN  (EX1998) : Net 'clk_sdramp_w' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":108)
WARN  (EX1998) : Net 'char_data[5]' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":350)
WARN  (EX1998) : Net 'char_we' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":351)
WARN  (EX1998) : Net 'char_addr[6]' does not have a driver("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":352)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 's1'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":705)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'clk_50'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":706)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'clk_125'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":707)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'adc_miso'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":725)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'maxspr_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":727)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'gromclk_ena_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":734)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'cpuclk_ena_n'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":735)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":818)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":822)
Compiling module 'memory'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/memory.v":1)
Compiling module 'impulse'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/impulse.v":1)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/memory.v":94)
WARN  (EX2420) : Latch inferred for net 'vdp_dout_ff[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/memory.v":235)
WARN  (EX3073) : Port 'dout32' remains unconnected for this instance("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/memory_controller.v":60)
Compiling module 'memory_controller(FREQ=108000000)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/memory_controller.v":1)
Compiling module 'sdram(FREQ=108000000)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/sdram.v":27)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/sdram.v":283)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/memory_controller.v":86)
Switching to VHDL mode to elaborate design unit 'YM2149'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":905)
Processing 'YM2149(RTL)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":62)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":169)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":225)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":305)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":529)
'others' clause is never selected("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":589)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'I_A9_L'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":886)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'I_A8'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":887)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'I_BC2'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":889)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'I_SEL_L'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":891)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":905)
Compiling module 'jt2413'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jt2413.v":22)
Compiling module 'jtopll_mmr(OPL_TYPE=11)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopll_mmr.v":21)
Compiling module 'jtopl_div(OPL_TYPE=11)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_div.v":22)
Compiling module 'jtopll_reg'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopll_reg.v":22)
Compiling module 'jtopl_slot_cnt'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_slot_cnt.v":22)
Compiling module 'jtopl_sh_rst(width=9,stages=3)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh_rst.v":22)
Compiling module 'jtopll_reg_ch'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopll_reg_ch.v":22)
Compiling module 'jtopl_lfo'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_lfo.v":27)
Compiling module 'jtopl_pg'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg.v":22)
Compiling module 'jtopl_noise'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_noise.v":27)
Compiling module 'jtopl_pg_comb'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_comb.v":22)
Compiling module 'jtopl_pm'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pm.v":23)
Compiling module 'jtopl_pg_inc'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_inc.v":22)
Compiling module 'jtopl_pg_sum'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_sum.v":26)
Extracting RAM for identifier 'factor'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_sum.v":37)
Compiling module 'jtopl_pg_rhy'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_pg_rhy.v":22)
Compiling module 'jtopl_sh_rst(width=19)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh_rst.v":22)
Compiling module 'jtopl_sh_rst(width=10,stages=2)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh_rst.v":22)
Compiling module 'jtopl_eg'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg.v":22)
Compiling module 'jtopl_eg_cnt'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_cnt.v":22)
Compiling module 'jtopl_eg_comb'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_comb.v":22)
Compiling module 'jtopl_eg_ctrl'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_ctrl.v":22)
Compiling module 'jtopl_eg_step'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_step.v":22)
Compiling module 'jtopl_eg_pure'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_pure.v":22)
Compiling module 'jtopl_eg_final'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_final.v":22)
Extracting RAM for identifier 'ksl_lut'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_eg_final.v":38)
Compiling module 'jtopl_sh(width=1,stages=18)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh.v":22)
Compiling module 'jtopl_sh(width=4,stages=3)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh.v":22)
Compiling module 'jtopl_sh(width=3,stages=3)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh.v":22)
Compiling module 'jtopl_sh_rst(width=10,stages=15,rstval=1'b1)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh_rst.v":22)
Compiling module 'jtopl_sh_rst(width=3,rstval=1'b1)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh_rst.v":22)
Compiling module 'jtopl_sh_rst(width=1)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh_rst.v":22)
Compiling module 'jtopl_op(OPL_TYPE=11)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_op.v":26)
Compiling module 'jtopl_sh(width=9,stages=3)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh.v":22)
Compiling module 'jtopl_sh(width=2,stages=3)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh.v":22)
Compiling module 'jtopl_sh(width=26,stages=3)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_sh.v":22)
Compiling module 'jtopl_logsin'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_logsin.v":26)
Extracting RAM for identifier 'sinelut'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_logsin.v":33)
Compiling module 'jtopl_exprom'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_exprom.v":33)
Extracting RAM for identifier 'explut_jt51'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_exprom.v":41)
Compiling module 'jtopl_acc'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_acc.v":23)
Compiling module 'jtopl_single_acc'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/jtopl/jtopl_single_acc.v":26)
Switching to VHDL mode to elaborate design unit 'megaram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":960)
Processing 'megaram(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/megaram.vhd":41)
Processing 'scc_wave(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":79)
Processing 'scc_wave_mul(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":39)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":960)
Switching to VHDL mode to elaborate design unit 'megaram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":992)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":992)
Compiling module 'megaramSCC(OFFSET_ADDR=23'h600000)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/megaram.v":1)
Switching to VHDL mode to elaborate design unit 'megaram'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/megaram.v":101)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/src/megaram.v":101)
Switching to VHDL mode to elaborate design unit 'monostable'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":1147)
Processing 'monostable(rtl)'("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/monostable/monostable.vhd":7)
Returning to Verilog mode to proceed with elaboration("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":1147)
WARN  (EX2420) : Latch inferred for net 'config_mapper_slot[1]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":1171)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "adc_clk" of module "v9958_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":28)
WARN  (EX0211) : The output port "adc_cs" of module "v9958_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":29)
WARN  (EX0211) : The output port "adc_mosi" of module "v9958_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":30)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input s1 is unused("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":8)
WARN  (CV0016) : Input s2 is unused("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/top.v":9)
Running device independent optimization ...
WARN  (DI0003) : Latch inferred for net 'env_vol[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":511)
WARN  (DI0003) : Latch inferred for net 'env_vol[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":511)
WARN  (DI0003) : Latch inferred for net 'env_vol[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":511)
WARN  (DI0003) : Latch inferred for net 'env_vol[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":511)
WARN  (DI0003) : Latch inferred for net 'env_vol[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":511)
WARN  (DI0003) : Latch inferred for net 'env_inc';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/PSG_YM2149/YM2149.vhdl":511)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "scc_wave_mul" instantiated to "u_mul" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":394)
WARN  (NL0002) : The module "scc_wave_mul" instantiated to "u_mul" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":394)
WARN  (NL0002) : The module "scc_wave_mul" instantiated to "u_mul" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/OCM_3.9/sound/scc/scc_wave.vhd":394)
WARN  (NL0002) : The module "CLOCK_DIV" instantiated to "cpuclkd" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":392)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":140)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv":140)
WARN  (NL0002) : The module "osd" instantiated to "osd0" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/v9958_top.v":379)
WARN  (NL0002) : The module "VDP_NTSC_PAL" instantiated to "U_VDP_NTSC_PAL" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp.vhd":1051)
WARN  (NL0002) : The module "palette_g" instantiated to "U_PALETTEMEMG" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd":394)
WARN  (NL0002) : The module "VDP_LINEBUF" instantiated to "U_BUF_GE" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd":128)
WARN  (NL0002) : The module "VDP_LINEBUF" instantiated to "U_BUF_GO" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd":155)
WARN  (NL0002) : The module "VDP_LINEBUF" instantiated to "U_BUF_RE" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd":119)
WARN  (NL0002) : The module "VDP_LINEBUF" instantiated to "U_BUF_RO" is swept in optimizing("/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd":146)
[95%] Generate netlist file "/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/impl/gwsynthesis/project.vg" completed
WARN  (CK3000) : The clock "clk_27m"'s frequency does not match vdp4/clk_135_inst/rpll_inst's param "FCLKIN = "27""
[100%] Generate report file "/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
