
<html><head><title>xmshell Command</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668925" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="xmshell Command" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Verilog-AMS, Verilog-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668925" />
<meta name="NextFile" content="Inherited_Connections_in_VHDL-AMS.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Importing_a_Verilog-AMS_Module.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- xmshell Command" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Importing_a_Verilog-AMS_Module.html" title="Importing_a_Verilog-AMS_Module">Importing_a_Verilog-AMS_Module</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Inherited_Connections_in_VHDL-AMS.html" title="Inherited_Connections_in_VHDL-AMS">Inherited_Connections_in_VHDL- ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>xmshell Command</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="xmshellCommand-ncshell"></span><span class="confluence-anchor-link" id="xmshellCommand-1031976"></span>The following section describes only those options required to import Verilog-AMS modules (that have explicitly declared analog ports) into VHDL modules. For detailed information about using the<span>&#160;</span><code>xmshell</code>&#160;command, see &quot;Generating a Shell with xmshell&quot; in the &quot;Mixed Verilog/VHDL Simulation&quot; chapter of<span style=""><span>&#160;</span><em>Cadence VHDL Simulation User Guide</em>.</span></p>

<p><span style=""><strong>xmshell</strong><span>&#160;</span><strong>-import</strong><span>&#160;</span><strong>verilog -ams -into</strong><span>&#160;</span><strong>vhdl</strong><span>&#160;</span>[<code><span>&#160;</span>other_options<span>&#160;</span></code>]<em><span>&#160;</span><code>lib</code><span>&#160;</span><strong>.</strong><span>&#160;</span><code>cell</code><span>&#160;</span><strong>:</strong><span>&#160;</span><code>view</code></em></span></p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd" style="text-align: left;">
<p><code>-import verilog</code></p>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Indicates that the imported model is Verilog, Verilog-A, or Verilog-AMS</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>-ams</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Indicates that the imported model is a Verilog-AMS (or Verilog-A) module</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>-into vhdl</code></p>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Indicates that you want to import the model into a VHDL module</p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="4" style="text-align: left;">
<p><code>other_options</code></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Zero or more of the following options or the options described in &quot;xmshell Command Options&quot; in the &quot;Mixed Verilog/VHDL Simulation&quot; chapter of the<span style=""><em><span>&#160;</span>Cadence VHDL Simulation User Guide</em>.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>-package</code><span>&#160;</span><code>name</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Enables you to specify the package name for the VHDL package that<span>&#160;</span><code>xmshell</code><span>&#160;</span>generates.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>-view<span>&#160;</span></code><code>name</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Enables you to specify the cellview name to use for the digital Verilog shell and for the architecture name of the VHDL shell.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>-generic</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>If the imported Verilog-AMS module has parameters, you must use this option to make those parameters available in the shell.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><em><code>lib</code><code>.</code><code>cell</code><code>:</code><code>view</code></em></p>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies the compiled design unit you want to import</p>

<p><span>If you have not compiled the design unit, you can add the -</span><code>analyze</code><span>&#160;</span><span>option to the&#160;</span><code>xmshell</code><span>&#160;</span><span>command.</span></p>
</td>
</tr>
</tbody></table></div>

<p>For example, if<code><span>&#160;</span>comparator<span>&#160;</span></code>is a compiled Verilog-AMS module that uses parameters, you can create a shell for it using the following command:</p>

<p><code>xmshell -import verilog -ams -into vhdl -generic comparator</code></p>

<p>If<span>&#160;</span><code>comparator</code>&#160;is not a compiled Verilog-AMS module, you can use the<span>&#160;</span><code>-analyze</code>&#160;option as follows to specify the source file that contains the<code><span>&#160;</span>comparator<span>&#160;</span></code>module:</p>

<p><code>xmshell -import verilog -ams -into vhdl -generic -analyze comparator.vams comparator</code></p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body"><code>xmshell</code><span>&#160;</span>does not support the Verilog-AMS<span>&#160;</span>wreal<span>&#160;</span>port type.</div>
</div>
<h5 id="xmshellCommand-RelatedTopics">Related Topics</h5><ul><li><a class="message-url" href="../verilogamsref/chap4.html#wreal">wreal</a></li><li><a href="Importing_a_Verilog-AMS_Module.html">Importing a Verilog-AMS Module</a></li><li><a href="Importing_Verilog-AMS_Modules_into_VHDL.html">Importing Verilog-AMS Modules into VHDL</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Importing_a_Verilog-AMS_Module.html" id="prev" title="Importing_a_Verilog-AMS_Module">Importing_a_Verilog-AMS_Module</a></em></b><b><em><a href="Inherited_Connections_in_VHDL-AMS.html" id="nex" title="Inherited_Connections_in_VHDL-AMS">Inherited_Connections_in_VHDL- ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>