`timescale 1ns / 1ps

module regfile32(
	output wire [31:0] busa,   //ï¿½Ä´ï¿½ï¿½ï¿½raï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
	output wire [31:0] busb,   //ï¿½Ä´ï¿½ï¿½ï¿½rbï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
	input clk,
	input [4:0] ra,           //ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ra
	input [4:0] rb,          //ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½rb
	input [4:0] rw,          //Ð´ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½rw
	input [31:0] busw,       //Ð´ï¿½ï¿½ï¿½ï¿½ï¿½Ý¶Ë¿ï¿½
	input we	             //Ð´Ê¹ï¿½Ü¶Ë£ï¿½Îª1Ê±ï¿½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½
);
  (* ram_style="registers" *) reg [31:0] regfiles[31:0];      //ï¿½Ûºï¿½Ê±Ê¹ï¿½Ã¼Ä´ï¿½ï¿½ï¿½Êµï¿½Ö¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½
  	initial
	begin
		regfiles[0]=32'b0;
	end
	assign busa=regfiles[ra]; ////ï¿½ï¿½ï¿½Ë¿ï¿½ra
	assign busb=regfiles[rb];
	
	always@(posedge clk)
	begin
		if(we==1'b1) begin 
			regfiles[rw] <= (rw==5'b00000)? 32'b0:busw; 
			$display("write %h to reg %d", busw, rw);
		end
	end
	
endmodule
