-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv1_Pipeline_LOAD_WEIGHTS_K_L is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_w1_AWVALID : OUT STD_LOGIC;
    m_axi_w1_AWREADY : IN STD_LOGIC;
    m_axi_w1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_w1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_w1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_WVALID : OUT STD_LOGIC;
    m_axi_w1_WREADY : IN STD_LOGIC;
    m_axi_w1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_w1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_WLAST : OUT STD_LOGIC;
    m_axi_w1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_ARVALID : OUT STD_LOGIC;
    m_axi_w1_ARREADY : IN STD_LOGIC;
    m_axi_w1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_w1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_w1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_w1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_w1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_RVALID : IN STD_LOGIC;
    m_axi_w1_RREADY : OUT STD_LOGIC;
    m_axi_w1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_w1_RLAST : IN STD_LOGIC;
    m_axi_w1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_w1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_BVALID : IN STD_LOGIC;
    m_axi_w1_BREADY : OUT STD_LOGIC;
    m_axi_w1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_w1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_w1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln120 : IN STD_LOGIC_VECTOR (61 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_ce1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_we1 : OUT STD_LOGIC;
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_conv1_Pipeline_LOAD_WEIGHTS_K_L is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_288 : STD_LOGIC_VECTOR (9 downto 0) := "1010001000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_51 : STD_LOGIC_VECTOR (7 downto 0) := "01010001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal icmp_ln120_reg_1559 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_reg_1559_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln120_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal w1_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln120_reg_1559_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_reg_1559_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_reg_1559_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_reg_1559_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_fu_1245_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_reg_1563 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_reg_1563_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_reg_1563_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_reg_1563_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_reg_1563_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_reg_1563_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_reg_1563_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln120_1_mid2_v_reg_1567 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln120_1_mid2_v_reg_1567_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln120_1_mid2_v_reg_1567_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln120_1_mid2_v_reg_1567_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln120_1_mid2_v_reg_1567_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln120_1_mid2_v_reg_1567_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln120_1_mid2_v_reg_1567_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln122_fu_1289_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_fu_1297_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_reg_1578 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_reg_1578_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_reg_1578_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_reg_1578_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_reg_1578_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_reg_1578_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_1_reg_1578_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_cast_reg_1582 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast_reg_1582_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast_reg_1582_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast_reg_1582_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast_reg_1582_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast_reg_1582_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast_reg_1582_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal w1_addr_read_reg_1586 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_exit_pp0_iter6_stage0 : STD_LOGIC;
    signal p_cast1_fu_1404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index_i72_fu_212 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_1331_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_loop_index_i72_load : STD_LOGIC_VECTOR (3 downto 0);
    signal k_fu_216 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_k_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_2_fu_1343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (7 downto 0);
    signal bout_fu_224 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln120_1_fu_1237_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_bout_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten10_fu_228 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln120_fu_1202_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten10_load : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_116_fu_1462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln122_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln120_1_fu_1217_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond8375152_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln120_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln120_fu_1229_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln120_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln122_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln122_fu_1277_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1305_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul182_fu_1315_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul182_fu_1315_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul182_fu_1315_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln122_1_fu_1337_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1385_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln120_1_mid2_v_cast_fu_1382_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_113_fu_1392_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1305_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_115_fu_1398_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1305_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul182_fu_1315_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_urem_4ns_3ns_4_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component srcnn_mul_4ns_6ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_4ns_3ns_4_8_1_U1 : component srcnn_urem_4ns_3ns_4_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 4,
        din1_WIDTH => 3,
        dout_WIDTH => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln122_fu_1289_p3,
        din1 => grp_fu_1305_p1,
        ce => grp_fu_1305_ce,
        dout => grp_fu_1305_p2);

    mul_4ns_6ns_9_1_1_U2 : component srcnn_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul182_fu_1315_p0,
        din1 => mul182_fu_1315_p1,
        dout => mul182_fu_1315_p2);

    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter6_stage0)) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    bout_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln120_fu_1196_p2 = ap_const_lv1_0))) then 
                    bout_fu_224 <= select_ln120_1_fu_1237_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    bout_fu_224 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten10_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln120_fu_1196_p2 = ap_const_lv1_0))) then 
                    indvar_flatten10_fu_228 <= add_ln120_fu_1202_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten10_fu_228 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln120_fu_1196_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_220 <= select_ln122_2_fu_1343_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_220 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    k_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln120_fu_1196_p2 = ap_const_lv1_0))) then 
                    k_fu_216 <= select_ln122_1_fu_1297_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_216 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    loop_index_i72_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln120_fu_1196_p2 = ap_const_lv1_0))) then 
                    loop_index_i72_fu_212 <= empty_fu_1331_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    loop_index_i72_fu_212 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln120_reg_1559 <= icmp_ln120_fu_1196_p2;
                icmp_ln120_reg_1559_pp0_iter1_reg <= icmp_ln120_reg_1559;
                p_cast_reg_1582_pp0_iter1_reg <= p_cast_reg_1582;
                select_ln122_1_reg_1578_pp0_iter1_reg <= select_ln122_1_reg_1578;
                trunc_ln120_reg_1563_pp0_iter1_reg <= trunc_ln120_reg_1563;
                zext_ln120_1_mid2_v_reg_1567_pp0_iter1_reg <= zext_ln120_1_mid2_v_reg_1567;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln120_reg_1559_pp0_iter2_reg <= icmp_ln120_reg_1559_pp0_iter1_reg;
                icmp_ln120_reg_1559_pp0_iter3_reg <= icmp_ln120_reg_1559_pp0_iter2_reg;
                icmp_ln120_reg_1559_pp0_iter4_reg <= icmp_ln120_reg_1559_pp0_iter3_reg;
                icmp_ln120_reg_1559_pp0_iter5_reg <= icmp_ln120_reg_1559_pp0_iter4_reg;
                p_cast_reg_1582_pp0_iter2_reg <= p_cast_reg_1582_pp0_iter1_reg;
                p_cast_reg_1582_pp0_iter3_reg <= p_cast_reg_1582_pp0_iter2_reg;
                p_cast_reg_1582_pp0_iter4_reg <= p_cast_reg_1582_pp0_iter3_reg;
                p_cast_reg_1582_pp0_iter5_reg <= p_cast_reg_1582_pp0_iter4_reg;
                p_cast_reg_1582_pp0_iter6_reg <= p_cast_reg_1582_pp0_iter5_reg;
                select_ln122_1_reg_1578_pp0_iter2_reg <= select_ln122_1_reg_1578_pp0_iter1_reg;
                select_ln122_1_reg_1578_pp0_iter3_reg <= select_ln122_1_reg_1578_pp0_iter2_reg;
                select_ln122_1_reg_1578_pp0_iter4_reg <= select_ln122_1_reg_1578_pp0_iter3_reg;
                select_ln122_1_reg_1578_pp0_iter5_reg <= select_ln122_1_reg_1578_pp0_iter4_reg;
                select_ln122_1_reg_1578_pp0_iter6_reg <= select_ln122_1_reg_1578_pp0_iter5_reg;
                trunc_ln120_reg_1563_pp0_iter2_reg <= trunc_ln120_reg_1563_pp0_iter1_reg;
                trunc_ln120_reg_1563_pp0_iter3_reg <= trunc_ln120_reg_1563_pp0_iter2_reg;
                trunc_ln120_reg_1563_pp0_iter4_reg <= trunc_ln120_reg_1563_pp0_iter3_reg;
                trunc_ln120_reg_1563_pp0_iter5_reg <= trunc_ln120_reg_1563_pp0_iter4_reg;
                trunc_ln120_reg_1563_pp0_iter6_reg <= trunc_ln120_reg_1563_pp0_iter5_reg;
                zext_ln120_1_mid2_v_reg_1567_pp0_iter2_reg <= zext_ln120_1_mid2_v_reg_1567_pp0_iter1_reg;
                zext_ln120_1_mid2_v_reg_1567_pp0_iter3_reg <= zext_ln120_1_mid2_v_reg_1567_pp0_iter2_reg;
                zext_ln120_1_mid2_v_reg_1567_pp0_iter4_reg <= zext_ln120_1_mid2_v_reg_1567_pp0_iter3_reg;
                zext_ln120_1_mid2_v_reg_1567_pp0_iter5_reg <= zext_ln120_1_mid2_v_reg_1567_pp0_iter4_reg;
                zext_ln120_1_mid2_v_reg_1567_pp0_iter6_reg <= zext_ln120_1_mid2_v_reg_1567_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln120_fu_1196_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_cast_reg_1582 <= mul182_fu_1315_p2(7 downto 6);
                select_ln122_1_reg_1578 <= select_ln122_1_fu_1297_p3;
                trunc_ln120_reg_1563 <= trunc_ln120_fu_1245_p1;
                zext_ln120_1_mid2_v_reg_1567 <= select_ln120_1_fu_1237_p3(2 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln120_reg_1559_pp0_iter5_reg = ap_const_lv1_0))) then
                w1_addr_read_reg_1586 <= m_axi_w1_RDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln120_1_fu_1217_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_bout_load) + unsigned(ap_const_lv4_1));
    add_ln120_fu_1202_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten10_load) + unsigned(ap_const_lv10_1));
    add_ln122_1_fu_1337_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv8_1));
    add_ln122_fu_1277_p2 <= std_logic_vector(unsigned(select_ln120_fu_1229_p3) + unsigned(ap_const_lv4_1));
    and_ln120_fu_1271_p2 <= (xor_ln120_fu_1259_p2 and exitcond8375152_fu_1265_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter6, m_axi_w1_RVALID, icmp_ln120_reg_1559_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_w1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln120_reg_1559_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, m_axi_w1_RVALID, icmp_ln120_reg_1559_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_w1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln120_reg_1559_pp0_iter5_reg = ap_const_lv1_0));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter6_assign_proc : process(m_axi_w1_RVALID, icmp_ln120_reg_1559_pp0_iter5_reg)
    begin
                ap_block_state7_pp0_stage0_iter6 <= ((m_axi_w1_RVALID = ap_const_logic_0) and (icmp_ln120_reg_1559_pp0_iter5_reg = ap_const_lv1_0));
    end process;

        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln120_fu_1196_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln120_fu_1196_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter6_stage0_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln120_reg_1559_pp0_iter5_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln120_reg_1559_pp0_iter5_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_bout_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, bout_fu_224)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_bout_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_bout_load <= bout_fu_224;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten10_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten10_fu_228)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten10_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten10_load <= indvar_flatten10_fu_228;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_220)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_220;
        end if; 
    end process;


    ap_sig_allocacmp_k_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_fu_216)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_k_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_k_load <= k_fu_216;
        end if; 
    end process;


    ap_sig_allocacmp_loop_index_i72_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, loop_index_i72_fu_212, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_loop_index_i72_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_loop_index_i72_load <= loop_index_i72_fu_212;
        end if; 
    end process;

    empty_113_fu_1392_p2 <= std_logic_vector(unsigned(tmp_s_fu_1385_p3) - unsigned(zext_ln120_1_mid2_v_cast_fu_1382_p1));
    empty_115_fu_1398_p2 <= std_logic_vector(unsigned(empty_113_fu_1392_p2) + unsigned(grp_fu_1305_p2));
    empty_116_fu_1462_p1 <= w1_addr_read_reg_1586;
    empty_fu_1331_p2 <= std_logic_vector(unsigned(select_ln122_fu_1289_p3) + unsigned(ap_const_lv4_1));
    exitcond8375152_fu_1265_p2 <= "1" when (ap_sig_allocacmp_loop_index_i72_load = ap_const_lv4_9) else "0";

    grp_fu_1305_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1305_ce <= ap_const_logic_1;
        else 
            grp_fu_1305_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1305_p1 <= ap_const_lv4_3(3 - 1 downto 0);
    icmp_ln120_fu_1196_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten10_load = ap_const_lv10_288) else "0";
    icmp_ln122_fu_1223_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv8_51) else "0";
    m_axi_w1_ARADDR <= ap_const_lv64_0;
    m_axi_w1_ARBURST <= ap_const_lv2_0;
    m_axi_w1_ARCACHE <= ap_const_lv4_0;
    m_axi_w1_ARID <= ap_const_lv1_0;
    m_axi_w1_ARLEN <= ap_const_lv32_0;
    m_axi_w1_ARLOCK <= ap_const_lv2_0;
    m_axi_w1_ARPROT <= ap_const_lv3_0;
    m_axi_w1_ARQOS <= ap_const_lv4_0;
    m_axi_w1_ARREGION <= ap_const_lv4_0;
    m_axi_w1_ARSIZE <= ap_const_lv3_0;
    m_axi_w1_ARUSER <= ap_const_lv1_0;
    m_axi_w1_ARVALID <= ap_const_logic_0;
    m_axi_w1_AWADDR <= ap_const_lv64_0;
    m_axi_w1_AWBURST <= ap_const_lv2_0;
    m_axi_w1_AWCACHE <= ap_const_lv4_0;
    m_axi_w1_AWID <= ap_const_lv1_0;
    m_axi_w1_AWLEN <= ap_const_lv32_0;
    m_axi_w1_AWLOCK <= ap_const_lv2_0;
    m_axi_w1_AWPROT <= ap_const_lv3_0;
    m_axi_w1_AWQOS <= ap_const_lv4_0;
    m_axi_w1_AWREGION <= ap_const_lv4_0;
    m_axi_w1_AWSIZE <= ap_const_lv3_0;
    m_axi_w1_AWUSER <= ap_const_lv1_0;
    m_axi_w1_AWVALID <= ap_const_logic_0;
    m_axi_w1_BREADY <= ap_const_logic_0;

    m_axi_w1_RREADY_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln120_reg_1559_pp0_iter5_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln120_reg_1559_pp0_iter5_reg = ap_const_lv1_0))) then 
            m_axi_w1_RREADY <= ap_const_logic_1;
        else 
            m_axi_w1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_w1_WDATA <= ap_const_lv32_0;
    m_axi_w1_WID <= ap_const_lv1_0;
    m_axi_w1_WLAST <= ap_const_logic_0;
    m_axi_w1_WSTRB <= ap_const_lv4_0;
    m_axi_w1_WUSER <= ap_const_lv1_0;
    m_axi_w1_WVALID <= ap_const_logic_0;
    mul182_fu_1315_p0 <= mul182_fu_1315_p00(4 - 1 downto 0);
    mul182_fu_1315_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_fu_1289_p3),9));
    mul182_fu_1315_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    or_ln122_fu_1283_p2 <= (icmp_ln122_fu_1223_p2 or and_ln120_fu_1271_p2);
    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7)) and (p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7)) and (p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7)) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if (((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and (select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7)) and (p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7)) and (p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_address1 <= p_cast1_fu_1404_p1(4 - 1 downto 0);

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_d1 <= empty_116_fu_1462_p1;

    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, trunc_ln120_reg_1563_pp0_iter6_reg, select_ln122_1_reg_1578_pp0_iter6_reg, p_cast_reg_1582_pp0_iter6_reg)
    begin
        if ((not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_0)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_2)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_3)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_4)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_5)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_6)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_0)) and not((p_cast_reg_1582_pp0_iter6_reg = ap_const_lv2_1)) and not((select_ln122_1_reg_1578_pp0_iter6_reg = ap_const_lv4_7)) and (trunc_ln120_reg_1563_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast1_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_115_fu_1398_p2),64));
    select_ln120_1_fu_1237_p3 <= 
        add_ln120_1_fu_1217_p2 when (icmp_ln122_fu_1223_p2(0) = '1') else 
        ap_sig_allocacmp_bout_load;
    select_ln120_fu_1229_p3 <= 
        ap_const_lv4_0 when (icmp_ln122_fu_1223_p2(0) = '1') else 
        ap_sig_allocacmp_k_load;
    select_ln122_1_fu_1297_p3 <= 
        add_ln122_fu_1277_p2 when (and_ln120_fu_1271_p2(0) = '1') else 
        select_ln120_fu_1229_p3;
    select_ln122_2_fu_1343_p3 <= 
        ap_const_lv8_1 when (icmp_ln122_fu_1223_p2(0) = '1') else 
        add_ln122_1_fu_1337_p2;
    select_ln122_fu_1289_p3 <= 
        ap_const_lv4_0 when (or_ln122_fu_1283_p2(0) = '1') else 
        ap_sig_allocacmp_loop_index_i72_load;
    tmp_s_fu_1385_p3 <= (zext_ln120_1_mid2_v_reg_1567_pp0_iter6_reg & ap_const_lv2_0);
    trunc_ln120_fu_1245_p1 <= select_ln120_1_fu_1237_p3(1 - 1 downto 0);

    w1_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter6, m_axi_w1_RVALID, icmp_ln120_reg_1559_pp0_iter5_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln120_reg_1559_pp0_iter5_reg = ap_const_lv1_0))) then 
            w1_blk_n_R <= m_axi_w1_RVALID;
        else 
            w1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    xor_ln120_fu_1259_p2 <= (icmp_ln122_fu_1223_p2 xor ap_const_lv1_1);
    zext_ln120_1_mid2_v_cast_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln120_1_mid2_v_reg_1567_pp0_iter6_reg),4));
end behav;
