# VSD RISC-V SoC Tapeout Program 
[![VSD](https://img.shields.io/badge/VSD-RISC--V%20SoC-blue?style=for-the-badge)](https://www.vlsisystemdesign.com/)
[![Linux](https://img.shields.io/badge/OS-Linux%20%7C%20Ubuntu-orange?style=for-the-badge&logo=linux)](www.linux.org)
[![Git](https://img.shields.io/badge/Version%20Control-Git-black?style=for-the-badge&logo=git)](https://github.com/)
[![RISC-V](https://img.shields.io/badge/Architecture-RISC--V-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)


## ğŸ”° Introduction  
This repository documents my **learning journey and weekly submissions** for the **VSD RISC-V SoC Tapeout Program**.  

The program is designed to provide hands-on exposure to:  
- ğŸ› ï¸ Setting up open-source EDA tools  
- âš¡ Understanding RISC-V SoC design flow  
- ğŸ§ Working with Linux & Git  
- ğŸš€ RTL design, synthesis, verification, and tapeout  

ğŸ’¡ The aim is to **learn â†’ implement â†’ verify â†’ document â†’ share**.  

---

## ğŸ“ Tasks Overview  

| Week | Focus Area | Status |
|------|------------|--------|
| **0** | Tool installation, environment setup | âœ… Completed |
| **1** | RISC-V toolchain exploration, basic simulation | - |
| **2** | RTL design & synthesis | - |
| **3** | Physical design & layout | - |



<details>
  <summary>
     Week 0 â€“ Tool Installation & Verification  
  </summary>

# Week 0 â€“ Tool Installation & Verification 

### ğŸ”¹ Step 1: Update & Install Essential Packages  
```bash
sudo apt update
sudo apt upgrade -y
sudo apt install git make gcc g++ vim build-essential -y
```

---

### ğŸ”¹ Step 2: Install Required Tools  

#### âœ… Yosys  
```bash
sudo apt-get update
sudo apt-get install yosys
```
ğŸ“¸ *Yosys:*  
![Yosys Installation](screenshots/icarus.png)  

---

#### âœ… Icarus Verilog (Iverilog)  
```bash
sudo apt-get update
sudo apt-get install iverilog
```
ğŸ“¸ *Icarus Verilog:*  
![Yosys Installation](screenshots/icarus.png)  

---

#### âœ… GTKWave  
```bash
sudo apt-get update
sudo apt install gtkwave
```
ğŸ“¸ *GTKWave:*  
![Yosys Installation](screenshots/gdkwave.png)

---



### âœ… Learnings from Week 0  
- Set up Ubuntu VM inside VirtualBox  
- Installed open-source tools (Yosys, Iverilog, GTKWave)  
- Learned Linux command-line basics  

---
</details>

<details>
  <summary>
     Week 1 â€“ Coming Soon 
  </summary>
## Week 1 â€“ Coming Soon  

ğŸ”œ Planned tasks:  
- Setup RISC-V toolchain  
- Run sample RISC-V programs  
- Capture waveforms & document simulation results  

---
</details> 

## Acknowledgments  
I sincerely thank:  
- Kunal gosh sir and **VSD (VLSI System Design)** team for this initiative  
- Mentors & community for guidance  
- Open-source developers for tools like Yosys, Iverilog, GTKWave  

---

##  References  
- [VSD Official GitHub](https://github.com/vlsisystemdesign)  
- [RISC-V International](https://riscv.org)  
- [Linux Command Handbook](https://linuxcommand.org/)  

---

*This repository will be updated weekly with tasks, commands, outputs, and screenshots as I progress through the program.*  
