// Seed: 2964448544
`define pp_23 0
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    input logic id_7,
    output id_8,
    output id_9,
    input id_10,
    input id_11,
    input logic id_12,
    input id_13,
    input logic id_14,
    input id_15,
    output id_16,
    input id_17,
    input id_18,
    input id_19,
    output id_20,
    input id_21,
    output id_22
);
  assign id_9[1 : 1'b0] = id_12;
  assign id_22 = 1 && 1;
  assign id_6 = 1;
  logic id_23;
  logic id_24 = 1;
  logic id_25;
  reg   id_26;
  type_37(
      1, id_10
  );
  reg id_27;
  always @(posedge 1) begin
    if (id_24) id_26 <= id_27;
  end
endmodule
