// Seed: 2359485841
module module_0 #(
    parameter id_14 = 32'd17
) (
    input  tri0  id_0,
    output tri0  id_1
    , id_9,
    input  wand  id_2,
    output wire  id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  tri   id_6,
    output wor   id_7
);
  wire [1 'b0 : 1] id_10;
  assign module_1.id_5 = 0;
  wire id_11;
  always disable id_12;
  wire id_13;
  assign id_11 = id_9;
  wire _id_14;
  wire id_15;
  wire id_16;
  wire [id_14 : -1] id_17[id_14 : 1];
  wire id_18;
  assign id_9 = id_16;
  logic id_19, id_20, id_21 = -1'h0;
  union packed {logic id_22;} id_23;
  parameter id_24 = 1, id_25 = (id_2);
endmodule
module module_1 #(
    parameter id_0 = 32'd53
) (
    input wand _id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6
);
  wire [-1 : id_0] id_8;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_6,
      id_3,
      id_6,
      id_1,
      id_2,
      id_4
  );
  wire id_9;
endmodule
