# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_26_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle {C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:38 on Dec 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle" C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26_pkg.sv 
# -- Compiling package q_8_26_pkg
# 
# Top level modules:
# 	--none--
# End time: 10:26:38 on Dec 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle {C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:38 on Dec 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle" C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26.sv 
# -- Compiling package q_8_26_sv_unit
# -- Importing package q_8_26_pkg
# -- Compiling module q_8_26
# 
# Top level modules:
# 	q_8_26
# End time: 10:26:38 on Dec 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:07 on Dec 19,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26_tb.sv 
# -- Compiling package q_8_26_tb_sv_unit
# -- Importing package q_8_26_pkg
# -- Compiling module q_8_26_tb
# 
# Top level modules:
# 	q_8_26_tb
# End time: 10:27:07 on Dec 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_26_tb
# vsim work.q_8_26_tb 
# Start time: 10:27:14 on Dec 19,2019
# Loading sv_std.std
# Loading work.q_8_26_pkg
# Loading work.q_8_26_tb_sv_unit
# Loading work.q_8_26_tb
# Loading work.q_8_26_sv_unit
# Loading work.q_8_26
add wave -position insertpoint  \
sim:/q_8_26_tb/rst_b \
sim:/q_8_26_tb/clk \
sim:/q_8_26_tb/start \
sim:/q_8_26_tb/state \
sim:/q_8_26_tb/next_state \
sim:/q_8_26_tb/load_regs \
sim:/q_8_26_tb/decr_p \
sim:/q_8_26_tb/add_shift_regs \
sim:/q_8_26_tb/shift_regs \
sim:/q_8_26_tb/P \
sim:/q_8_26_tb/zero \
sim:/q_8_26_tb/B \
sim:/q_8_26_tb/A \
sim:/q_8_26_tb/Q \
sim:/q_8_26_tb/C \
sim:/q_8_26_tb/rdy \
sim:/q_8_26_tb/product \
sim:/q_8_26_tb/multiplicand \
sim:/q_8_26_tb/multiplier \
sim:/q_8_26_tb/expected_val \
sim:/q_8_26_tb/error
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26_tb.sv(23)
#    Time: 103 ns  Iteration: 0  Instance: /q_8_26_tb
# 1
# Break in Module q_8_26_tb at C:/Users/czhe/Downloads/digital_design/q_8_26_bin_mult_add_shift_same_cycle/q_8_26_tb.sv line 23
# End time: 11:15:53 on Dec 19,2019, Elapsed time: 0:48:39
# Errors: 0, Warnings: 0
