|alu
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
A[32] => A[32].IN1
A[33] => A[33].IN1
A[34] => A[34].IN1
A[35] => A[35].IN1
A[36] => A[36].IN1
A[37] => A[37].IN1
A[38] => A[38].IN1
A[39] => A[39].IN1
A[40] => A[40].IN1
A[41] => A[41].IN1
A[42] => A[42].IN1
A[43] => A[43].IN1
A[44] => A[44].IN1
A[45] => A[45].IN1
A[46] => A[46].IN1
A[47] => A[47].IN1
A[48] => A[48].IN1
A[49] => A[49].IN1
A[50] => A[50].IN1
A[51] => A[51].IN1
A[52] => A[52].IN1
A[53] => A[53].IN1
A[54] => A[54].IN1
A[55] => A[55].IN1
A[56] => A[56].IN1
A[57] => A[57].IN1
A[58] => A[58].IN1
A[59] => A[59].IN1
A[60] => A[60].IN1
A[61] => A[61].IN1
A[62] => A[62].IN1
A[63] => A[63].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
B[32] => B[32].IN1
B[33] => B[33].IN1
B[34] => B[34].IN1
B[35] => B[35].IN1
B[36] => B[36].IN1
B[37] => B[37].IN1
B[38] => B[38].IN1
B[39] => B[39].IN1
B[40] => B[40].IN1
B[41] => B[41].IN1
B[42] => B[42].IN1
B[43] => B[43].IN1
B[44] => B[44].IN1
B[45] => B[45].IN1
B[46] => B[46].IN1
B[47] => B[47].IN1
B[48] => B[48].IN1
B[49] => B[49].IN1
B[50] => B[50].IN1
B[51] => B[51].IN1
B[52] => B[52].IN1
B[53] => B[53].IN1
B[54] => B[54].IN1
B[55] => B[55].IN1
B[56] => B[56].IN1
B[57] => B[57].IN1
B[58] => B[58].IN1
B[59] => B[59].IN1
B[60] => B[60].IN1
B[61] => B[61].IN1
B[62] => B[62].IN1
B[63] => B[63].IN1
cntrl[0] => cntrl[0].IN65
cntrl[1] => cntrl[1].IN65
cntrl[2] => cntrl[2].IN65
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= result[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= result[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= result[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= result[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= result[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= result[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= result[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= result[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= result[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= result[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= result[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= result[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= result[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= result[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= result[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= result[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= result[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= result[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= result[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= result[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= result[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= result[53].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= result[54].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= result[55].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= result[56].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= result[57].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= result[58].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= result[59].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= result[60].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= result[61].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= result[62].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= result[63].DB_MAX_OUTPUT_PORT_TYPE
negative <= result[63].DB_MAX_OUTPUT_PORT_TYPE
zero <= ZeroFlag:z1.port0
overflow <= xo1.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= Bit_Slice:eachDff[63].b1.port4


|alu|mux8_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|mux8_1:m1|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|mux8_1:m1|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8_1:m1|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8_1:m1|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8_1:m1|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|mux8_1:m1|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8_1:m1|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8_1:m1|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[0].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[0].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[0].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[1].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[1].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[1].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[2].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[2].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[2].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[3].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[3].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[3].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[4].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[4].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[4].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[5].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[5].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[5].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[6].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[6].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[6].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[7].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[7].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[7].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[8].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[8].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[8].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[9].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[9].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[9].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[10].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[10].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[10].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[11].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[11].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[11].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[12].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[12].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[12].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[13].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[13].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[13].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[14].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[14].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[14].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[15].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[15].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[15].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[16].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[16].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[16].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[17].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[17].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[17].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[18].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[18].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[18].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[19].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[19].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[19].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[20].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[20].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[20].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[21].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[21].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[21].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[22].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[22].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[22].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[23].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[23].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[23].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[24].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[24].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[24].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[25].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[25].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[25].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[26].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[26].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[26].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[27].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[27].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[27].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[28].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[28].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[28].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[29].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[29].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[29].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[30].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[30].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[30].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[31].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[31].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[31].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[32].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[32].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[32].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[33].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[33].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[33].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[34].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[34].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[34].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[35].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[35].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[35].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[36].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[36].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[36].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[37].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[37].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[37].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[38].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[38].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[38].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[39].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[39].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[39].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[40].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[40].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[40].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[41].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[41].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[41].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[42].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[42].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[42].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[43].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[43].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[43].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[44].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[44].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[44].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[45].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[45].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[45].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[46].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[46].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[46].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[47].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[47].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[47].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[48].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[48].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[48].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[49].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[49].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[49].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[50].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[50].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[50].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[51].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[51].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[51].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[52].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[52].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[52].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[53].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[53].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[53].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[54].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[54].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[54].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[55].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[55].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[55].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[56].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[56].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[56].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[57].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[57].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[57].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[58].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[58].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[58].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[59].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[59].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[59].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[60].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[60].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[60].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[61].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[61].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[61].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[62].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[62].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[62].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN2
a => a.IN2
b => b.IN3
cin => cin.IN2
cout <= mux8_1:m82.port2
sum <= mux8_1:m81.port2


|alu|Bit_Slice:eachDff[63].b1|full_adder:fa
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|subs:sub
a => a.IN1
b => notb.IN1
cin => cin.IN1
sum <= full_adder:sub.port3
cout <= full_adder:sub.port4


|alu|Bit_Slice:eachDff[63].b1|subs:sub|full_adder:sub
a => xorgate.IN0
a => andgate.IN0
b => xorgate.IN1
b => andgate.IN1
cin => xorgate2.IN1
cin => andgate2.IN1
sum <= xorgate2.DB_MAX_OUTPUT_PORT_TYPE
cout <= orgate.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m81|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m1|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m1|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m1|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m2
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
out <= mux2_1:m3.port2


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m2|mux2_1:m1
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m2|mux2_1:m2
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux4_1:m2|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|Bit_Slice:eachDff[63].b1|mux8_1:m82|mux2_1:m3
sel => a2.IN0
sel => a1.IN0
in[0] => a1.IN1
in[1] => a2.IN1
out <= m1.DB_MAX_OUTPUT_PORT_TYPE


|alu|ZeroFlag:z1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1


|alu|ZeroFlag:z1|or_32:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o1|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o1|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o2|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o2|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o2|or_8:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o2|or_8:o1|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o2|or_8:o1|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o2|or_8:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o2|or_8:o2|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o1|or_16:o2|or_8:o2|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o1|or_8:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o1|or_8:o1|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o1|or_8:o1|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o1|or_8:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o1|or_8:o2|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o1|or_8:o2|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o2|or_8:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o2|or_8:o1|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o2|or_8:o1|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o2|or_8:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o2|or_8:o2|or_4:o1
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


|alu|ZeroFlag:z1|or_32:o2|or_16:o2|or_8:o2|or_4:o2
out <= o3.DB_MAX_OUTPUT_PORT_TYPE
in[0] => o1.IN0
in[1] => o1.IN1
in[2] => o2.IN0
in[3] => o2.IN1


