@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"w:\w221000\w221081\instruments\9186\electrical\engineering\source_code\fpga\i75_8903\hdl\clockdivider.vhd":22:2:22:3|Found counter in view:work.ClockDivider(behavioral) instance div20Count[2:0] 
@N: MO230 :"w:\w221000\w221081\instruments\9186\electrical\engineering\source_code\fpga\i75_8903\hdl\ucounter.vhd":21:4:21:5|Found up-down counter in view:work.ucounter(behavioral) instance count[7:0]  
@N: FP130 |Promoting Net MClk_c on CLKBUF  MClk_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
