wb_dma_ch_pri_enc/wire_pri27_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.723371 0.942341 -3.807305 2.869112 -0.897384 2.335983 1.604202 2.071920 0.716132 1.513194 -1.592283 2.724768 0.636511 -0.058366 1.260840 1.072034 -0.657731 -2.564910 1.404362 -2.212019
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/always_5/stmt_1/expr_1 3.838339 2.620783 -0.508940 -0.021055 -0.184677 -1.370782 0.824153 -1.191168 3.306554 -0.873023 -1.648889 2.266171 -1.096537 0.708731 1.364066 3.186879 0.384373 -0.464545 2.461377 1.290049
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.198344 -2.518359 -1.395060 0.216127 1.023426 -0.581274 3.741710 -2.225527 0.788576 -0.640361 -0.920745 1.086004 -1.068818 -1.373997 -0.099544 -5.225204 0.096427 0.185262 2.068432 -1.171033
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_rf/assign_1_ch_adr0 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_rf/reg_ch_busy 0.650329 -0.644386 -0.368164 -4.411005 -0.641514 -2.823089 -1.983700 -0.497848 -1.039132 -1.248377 4.701824 1.312919 -1.856667 -0.755426 -1.298413 -0.045945 0.719072 1.613028 3.333663 0.323030
wb_dma_wb_slv/always_5 -1.664409 0.091298 2.402754 -1.481924 -2.054268 -1.658656 -0.213502 0.643593 2.864527 3.911308 -0.736570 -1.027774 2.465471 -0.610316 0.762168 0.304172 -0.234031 0.315122 3.179815 -0.170609
wb_dma_wb_slv/always_4 -2.003715 0.181927 4.257484 1.664345 0.868860 0.662209 -2.163381 1.629781 2.604321 6.953051 -1.629054 0.251744 3.695555 -0.077391 0.597654 0.925808 -1.481617 -3.829813 -0.427648 2.025852
wb_dma_wb_slv/always_3 -1.638078 -1.344616 2.152162 2.631576 0.592002 -2.479316 4.314338 -0.389563 0.603077 3.213877 -0.915667 1.868822 0.721697 -2.994893 0.842444 -3.590030 1.946376 0.621944 -4.108851 0.540755
wb_dma_wb_slv/always_1 0.852523 2.940423 7.200846 1.027976 0.340004 -1.218394 -0.820663 2.013607 3.337265 3.436089 -0.796415 2.058280 0.046187 -0.849463 0.469490 -2.161366 -3.367481 -1.688373 -0.966275 4.634573
wb_dma_ch_sel/always_44/case_1/cond -3.489050 -3.229822 1.952737 0.724154 2.045668 -0.512139 0.407866 3.429359 3.677015 1.555251 0.297590 1.666334 1.045877 0.423460 0.103207 -2.665032 1.897413 -0.039236 0.559791 0.931847
wb_dma_rf/wire_ch0_csr 6.701195 1.262977 2.733704 -0.459313 -1.444379 -4.009868 -1.987627 -0.682052 -1.572119 1.746050 0.991330 -1.783776 -0.635332 -1.491927 4.031933 3.948551 -2.526821 2.473026 -1.863402 2.356179
wb_dma_de/wire_done 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_pri_enc/wire_pri11_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 3.878493 1.435681 -1.874445 -1.031503 -1.778624 0.516184 1.089069 -3.510634 -1.716750 -1.515712 1.903698 -1.766966 -0.497076 -2.571104 -0.438649 1.429720 -2.921274 1.654803 3.154759 -0.241630
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.599486 -2.831596 -3.236277 0.218503 -0.177296 0.827206 2.740085 -1.765853 0.094054 -0.535923 1.471410 -0.719005 0.490814 -2.005330 -0.388540 -1.133003 -0.992826 2.056114 2.838415 -2.086330
wb_dma_de/always_13/stmt_1 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma_de/always_4/if_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_arb/input_req -0.224665 -5.203914 -0.431058 0.914438 0.592802 -1.742844 3.876875 -3.303247 -1.941939 2.167899 -1.313237 -1.662191 1.253734 -2.338350 0.633030 -2.463286 0.245457 -1.916497 -0.271419 -0.693471
wb_dma_wb_mast/input_mast_din 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma_ch_pri_enc/wire_pri20_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_rf/always_26/if_1/if_1 2.164501 1.567852 -0.417486 0.500945 -3.913550 -3.038281 2.177241 -0.017696 0.579445 1.387915 -5.020249 3.005228 -1.582685 -0.230331 2.397204 -0.254013 0.541451 0.276651 -1.294339 -0.581492
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.007217 0.032093 -0.384223 -1.506845 1.224475 2.150330 -3.737795 3.115879 1.167022 -0.552609 0.892932 0.083654 0.223240 1.665673 -0.542606 -0.056092 -2.712915 -0.314090 2.103809 -0.869241
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma_ch_sel/wire_ch_sel 1.848411 -2.693474 0.884941 -1.129060 0.198809 -4.760831 1.797901 -3.969460 0.022273 1.303855 0.137731 1.835459 -1.047039 -2.873224 1.654954 -0.668382 3.352380 1.330014 -0.268219 2.440945
wb_dma_rf/inst_u19 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u18 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u17 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u16 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u15 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u14 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u13 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u12 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u11 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u10 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.165414 -0.231489 0.528530 -3.224559 1.105069 1.137133 -4.395112 -5.638336 1.864767 0.246196 -1.665937 0.226687 0.788878 -1.738606 -1.490173 0.417865 -2.757528 4.474861 0.262357 0.334178
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.322498 -5.312386 -1.532720 1.855843 4.277211 1.005055 -1.338750 0.777941 3.264653 2.481019 -2.408785 0.178962 2.193984 2.696452 0.662952 2.673816 -0.851121 -2.878970 0.056306 -1.570645
wb_dma/input_wb1_ack_i 0.291372 0.688240 2.416815 -0.495368 -1.213516 -1.280804 0.241591 0.541467 -0.668204 0.487214 -2.761037 -1.263729 -0.308826 -0.173366 -0.013136 -1.973378 -4.392834 -3.076017 1.275120 -0.153587
wb_dma/wire_slv0_we -0.859908 -0.198085 1.294449 1.573868 -1.148956 -2.261604 3.535098 -2.151726 -0.481207 3.883496 -1.110628 1.854126 1.057957 -4.168457 1.131671 -2.559398 2.502449 1.132861 -3.221208 0.680867
wb_dma_ch_rf/reg_ch_sz_inf 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_ch_rf -0.050793 1.320177 1.073475 0.548877 -0.096378 -1.238724 0.145195 -2.110308 1.783758 2.551409 -0.661845 1.967826 0.536285 -1.691675 1.023049 0.400922 3.644953 1.969209 -1.741657 2.180706
wb_dma_ch_sel/wire_gnt_p1_d 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.511507 0.073340 -4.801922 1.061726 -1.435006 1.921482 0.219524 -1.678870 -1.164176 1.697745 0.834654 2.165093 0.633743 -2.661831 1.163301 2.774820 0.187104 0.004609 2.108510 -1.022472
wb_dma_ch_sel/input_ch1_txsz 1.873296 1.997011 -0.289092 1.843712 0.865033 1.570864 1.126871 2.489550 0.601101 -0.785516 -1.564754 1.019830 -0.670154 0.278261 0.828968 -1.202483 -4.398835 -2.461194 0.104799 -0.985364
wb_dma/wire_ch3_txsz 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_sel/assign_7_pri2 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_pri_enc/inst_u30 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/assign_3_dma_nd 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_rf/assign_6_pointer 0.159991 -5.657700 -2.398505 1.609713 1.608151 3.868898 -3.369141 -1.024474 0.334443 1.636752 -0.607046 3.385031 0.124592 -0.959102 -2.199511 -1.196547 -2.799678 -0.196609 0.591442 1.871772
wb_dma_ch_rf/wire_ch_adr0_dewe -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_pri_enc/always_2/if_1/cond 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_sel/input_ch0_txsz 2.817721 1.261370 -3.803467 0.662711 -1.786982 1.504296 -0.707012 -0.003907 -0.606579 1.832381 -0.644547 1.611449 0.737119 -1.338524 2.120304 3.678572 -1.130981 -0.613459 1.599601 -1.540367
wb_dma_ch_sel/always_2 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/always_3 1.604066 -3.026228 -3.128447 1.812126 -0.104013 1.151798 3.231862 -1.950148 -0.232353 2.114072 -0.367918 -1.159487 2.148014 -3.529354 2.083790 0.319296 -1.883733 1.075874 1.099802 -2.247643
wb_dma_rf/input_de_txsz_we 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_sel/assign_145_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_de/always_3/if_1/if_1/cond -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_rf/always_1/case_1 0.208527 1.306619 1.458124 -0.119988 -1.153625 2.276025 -2.425463 2.700945 2.109455 -2.433074 1.100379 1.132106 -0.561862 -0.106189 -1.352434 -0.510276 -1.596315 2.807340 2.513769 3.229385
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.091048 0.831932 1.370545 -2.330561 -0.558826 -2.027827 -2.249299 2.649074 2.806242 1.032874 0.382379 3.234073 -0.661765 1.582874 -1.912563 1.000898 -1.739708 -2.094927 3.321309 0.446836
wb_dma_ch_sel/assign_99_valid/expr_1 -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_wb_slv/reg_slv_adr 0.852523 2.940423 7.200846 1.027976 0.340004 -1.218394 -0.820663 2.013607 3.337265 3.436089 -0.796415 2.058280 0.046187 -0.849463 0.469490 -2.161366 -3.367481 -1.688373 -0.966275 4.634573
wb_dma_ch_sel/assign_8_pri2 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_wb_mast/wire_wb_cyc_o 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_paused 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.650329 -0.644386 -0.368164 -4.411005 -0.641514 -2.823089 -1.983700 -0.497848 -1.039132 -1.248377 4.701824 1.312919 -1.856667 -0.755426 -1.298413 -0.045945 0.719072 1.613028 3.333663 0.323030
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/assign_67_dma_done_all 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.893702 -1.803735 0.981100 1.977337 1.024359 -1.276193 3.689269 -4.290006 1.640915 -0.043774 -0.514769 -2.050684 1.327074 -0.746233 0.400099 2.746957 1.597595 -0.230806 0.309788 2.196744
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.951358 -3.969392 -2.894785 1.169788 0.962392 0.403326 3.553929 -1.131276 1.188359 0.880702 -0.356821 0.917119 0.714012 -1.981940 0.725429 -3.260153 0.761596 1.263717 1.489681 -2.249458
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.954745 -3.021000 -0.008298 1.071341 -1.401850 -0.050102 2.955756 -2.334538 0.441399 4.423069 -1.354617 -2.087876 3.001227 -2.513730 0.910832 -2.057107 0.601463 0.428190 1.348678 -1.280405
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_sel/always_39/case_1/stmt_4 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_pri_enc/wire_pri14_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/always_39/case_1/stmt_1 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_rf/wire_ch6_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_wb_if/input_wb_we_i -0.886698 1.339042 4.020721 -3.086813 1.035678 -1.699669 -2.668045 -0.814346 2.692397 0.875169 -4.410223 -3.104143 1.684759 1.566160 0.940128 0.834207 -4.325623 0.100300 -0.560799 -1.419462
wb_dma_ch_sel/assign_141_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.444746 -1.512232 3.825481 -1.238741 1.025671 -3.060534 1.960595 1.518081 1.482032 1.354184 1.185750 -4.212732 1.760424 -1.953731 3.285494 -0.645341 -2.101716 1.656991 0.471133 -0.237582
wb_dma_ch_sel_checker -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma_ch_rf/reg_ch_dis 2.892250 -0.075266 -0.715204 0.455892 -1.914305 -3.271712 1.715437 -1.371974 1.436140 2.240062 -4.501763 2.414642 -0.390066 -0.526392 3.171103 2.025708 1.085585 -0.541154 -0.439524 -0.070488
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_rf/wire_ch0_am1 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_ch_rf/wire_pointer_we -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_wb_slv/always_3/stmt_1 -1.638078 -1.344616 2.152162 2.631576 0.592002 -2.479316 4.314338 -0.389563 0.603077 3.213877 -0.915667 1.868822 0.721697 -2.994893 0.842444 -3.590030 1.946376 0.621944 -4.108851 0.540755
wb_dma_ch_rf/always_2/if_1/if_1 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_pri_enc_sub/assign_1_pri_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/input_ch0_adr0 -1.426278 -0.833698 2.296675 1.790880 0.598220 -0.274863 0.180545 4.862765 4.601897 1.519264 -0.455192 1.221135 0.849786 0.850513 1.071511 -0.049272 -0.281966 1.134428 -0.239474 0.910207
wb_dma_ch_sel/input_ch0_adr1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_wb_slv/assign_4 -3.002253 -1.030727 2.508998 0.395810 -0.701149 -0.421375 0.588873 3.994383 -0.135434 -1.014248 4.274487 -3.048532 1.655908 -0.579299 -2.568500 -0.215084 -2.442128 -0.646788 2.970461 -0.047628
wb_dma_wb_mast/input_wb_data_i 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.951358 -3.969392 -2.894785 1.169788 0.962392 0.403326 3.553929 -1.131276 1.188359 0.880702 -0.356821 0.917119 0.714012 -1.981940 0.725429 -3.260153 0.761596 1.263717 1.489681 -2.249458
wb_dma_de/wire_adr1_cnt_next1 0.707300 1.791499 -0.544220 1.616590 -1.112514 2.176558 3.354369 -0.056372 1.826695 -2.117104 2.336517 -2.843105 0.666199 -0.990332 -1.001147 -0.061604 -1.994428 4.427151 1.536892 -1.057732
wb_dma_ch_sel/inst_u2 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/inst_u1 -0.454998 -5.050205 -1.428496 2.494131 -0.759044 -0.873745 4.996687 -1.129628 0.084633 2.077766 -0.464726 -1.356190 2.167127 -3.234103 1.420641 -0.998413 1.041441 3.174804 -2.047490 -1.470255
wb_dma_ch_sel/inst_u0 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_adr0 -3.489050 -3.229822 1.952737 0.724154 2.045668 -0.512139 0.407866 3.429359 3.677015 1.555251 0.297590 1.666334 1.045877 0.423460 0.103207 -2.665032 1.897413 -0.039236 0.559791 0.931847
wb_dma/wire_adr1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_rf/assign_18_pointer_we -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_sel/wire_req_p0 -0.913816 -6.230257 -1.789612 1.014338 -0.506343 -1.585186 3.653823 -1.597077 -2.594006 2.600138 0.092235 -1.840112 2.174062 -2.837103 0.904135 -0.786533 1.106207 -0.564850 -0.711013 -1.705097
wb_dma_ch_sel/wire_req_p1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma/wire_ndnr 1.604066 -3.026228 -3.128447 1.812126 -0.104013 1.151798 3.231862 -1.950148 -0.232353 2.114072 -0.367918 -1.159487 2.148014 -3.529354 2.083790 0.319296 -1.883733 1.075874 1.099802 -2.247643
wb_dma_de/reg_mast0_drdy_r -0.299608 -1.316423 -1.843628 1.986172 0.422744 -0.063134 2.702754 3.481685 0.751036 2.303115 -2.187933 -0.151328 2.195344 -0.522324 4.100928 0.382950 -0.386619 -2.162026 -0.310489 -3.290528
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_sel/assign_137_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_rf/wire_pointer2 -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma_rf/wire_pointer3 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_rf/wire_pointer0 -0.202189 -3.909822 -2.626593 0.537958 1.879142 4.501385 -3.718306 -2.583352 0.310323 1.858903 -0.728514 2.630568 0.722104 -1.330715 -1.512076 -1.985313 -1.569243 -1.171589 2.861768 2.062745
wb_dma_rf/wire_pointer1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_rf/wire_sw_pointer0 -1.161124 1.169224 0.291751 -0.867422 -1.868550 -0.471433 0.687787 2.844711 1.688662 -1.253656 0.239120 1.995709 -1.485641 0.922366 -1.112513 -2.698513 -0.458272 1.262278 1.838567 -0.837120
wb_dma_de/always_21/stmt_1 -0.299608 -1.316423 -1.843628 1.986172 0.422744 -0.063134 2.702754 3.481685 0.751036 2.303115 -2.187933 -0.151328 2.195344 -0.522324 4.100928 0.382950 -0.386619 -2.162026 -0.310489 -3.290528
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.772417 -0.118206 -3.581947 4.647510 -0.282069 3.237548 3.739980 -0.475347 0.541116 3.094359 -0.446986 1.409241 2.242517 -3.718366 1.871380 1.297803 -1.755851 -1.396299 1.205046 -1.289123
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.440501 0.791925 0.077895 -1.167041 -0.443897 0.605705 -3.095722 0.269635 0.970248 2.347333 -1.021705 1.597753 0.503851 -0.953607 1.195754 1.014586 -2.727554 0.001066 1.275757 0.127686
wb_dma_ch_arb/input_advance 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_de/always_7/stmt_1 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_de/always_3/if_1/cond -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.444746 -1.512232 3.825481 -1.238741 1.025671 -3.060534 1.960595 1.518081 1.482032 1.354184 1.185750 -4.212732 1.760424 -1.953731 3.285494 -0.645341 -2.101716 1.656991 0.471133 -0.237582
wb_dma_ch_sel/assign_101_valid -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_ch_sel/assign_98_valid -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_rf/wire_ch7_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_sel/reg_csr 3.962596 -1.067108 1.769143 -1.334318 2.474727 -1.032395 -3.042638 -0.939507 -0.396352 1.105267 -1.820136 -2.680624 0.169656 -1.608535 4.994999 0.918411 -4.016938 2.853667 -3.470550 0.349843
wb_dma_de/reg_next_state 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.317010 -5.396463 0.141342 0.652842 4.207257 2.405229 -4.150445 -2.235595 2.005998 2.319775 0.170765 1.313435 1.313196 -3.615125 0.469602 0.425543 -4.968353 4.313183 -2.385695 1.504654
wb_dma_de/always_11/stmt_1/expr_1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_rf/input_ptr_set 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/assign_12_pri3 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_de/assign_65_done/expr_1/expr_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.444746 -1.512232 3.825481 -1.238741 1.025671 -3.060534 1.960595 1.518081 1.482032 1.354184 1.185750 -4.212732 1.760424 -1.953731 3.285494 -0.645341 -2.101716 1.656991 0.471133 -0.237582
assert_wb_dma_ch_sel/input_valid 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma/input_wb0_stb_i -1.664409 0.091298 2.402754 -1.481924 -2.054268 -1.658656 -0.213502 0.643593 2.864527 3.911308 -0.736570 -1.027774 2.465471 -0.610316 0.762168 0.304172 -0.234031 0.315122 3.179815 -0.170609
wb_dma/wire_ch1_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_rf/assign_5_pause_req 2.312822 -3.351324 1.759040 -2.334515 0.869262 -4.517067 -1.159030 -1.510132 0.612247 -0.283289 -1.091652 2.547836 -2.346351 0.844070 -1.029824 0.111236 -1.060948 -2.436636 1.301006 2.439307
wb_dma_de/always_12/stmt_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_wb_if/wire_wb_ack_o -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_ch_rf/always_5/if_1/block_1 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_arb/assign_1_gnt -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_rf/input_dma_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma/wire_wb0_addr_o -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/assign_73_dma_busy/expr_1 1.375053 -2.730376 -1.959007 -3.600233 -0.001756 -3.631810 -1.598060 -0.112152 -1.820143 -0.676429 4.503067 3.823121 -2.330734 -1.149128 -0.633165 0.531757 1.560341 -0.498302 2.995883 0.451534
wb_dma/input_dma_nd_i 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.589669 -0.168308 -1.167929 -2.963309 -0.932186 -2.532988 -2.826344 3.127544 2.322479 0.822856 0.088835 2.653495 -0.227256 1.693907 1.692214 2.460871 2.765166 0.793998 2.224062 -1.138641
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.589669 -0.168308 -1.167929 -2.963309 -0.932186 -2.532988 -2.826344 3.127544 2.322479 0.822856 0.088835 2.653495 -0.227256 1.693907 1.692214 2.460871 2.765166 0.793998 2.224062 -1.138641
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_3_pri0 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_de/always_23/block_1/stmt_8 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_de/always_23/block_1/stmt_1 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_de/always_23/block_1/stmt_2 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_de/always_23/block_1/stmt_4 1.702517 -2.519793 -2.687194 0.471086 -0.543428 -1.382264 -0.721224 1.557518 0.111650 2.394158 -1.257728 3.199848 0.372700 -1.000358 2.566453 3.108822 0.550092 -0.565093 -0.718975 -0.885130
wb_dma_de/always_23/block_1/stmt_5 1.193608 -3.128506 0.779738 -0.821108 2.048649 1.492733 -3.185490 -0.904908 -0.622735 3.278930 -1.762053 -1.774194 2.240020 -2.818931 2.611814 -0.420296 -5.908810 0.785203 -1.340363 -0.897065
wb_dma_de/always_23/block_1/stmt_6 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_rf/inst_u25 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_wb_mast/input_mast_go 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.113651 1.390911 -0.277760 -2.519948 -1.348606 -0.512627 -2.049404 0.173593 0.390877 0.153737 1.242561 -0.169077 -0.037577 -0.306320 0.480554 1.489850 -0.912049 1.361276 2.719280 -0.345249
wb_dma_ch_sel/assign_125_de_start/expr_1 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -0.235679 -1.300868 1.263276 -2.492214 0.852269 -2.061185 -0.958859 0.546990 2.050999 -1.749338 3.350941 0.794653 -1.010828 1.601164 -2.998768 0.778253 -0.123741 -0.520318 3.891624 1.380690
wb_dma_ch_sel/assign_151_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.961850 -1.360648 -0.370867 1.501916 0.081400 -1.254034 3.508381 -0.568098 1.247234 2.345730 -3.491138 -0.126675 1.094839 -1.731974 3.272533 -0.697791 -2.240865 -1.776789 0.735722 -1.423960
wb_dma_wb_mast/reg_mast_dout 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/assign_100_valid -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_ch_sel/assign_131_req_p0 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_rf/input_dma_done_all 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma_pri_enc_sub/wire_pri_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/input_wb_rf_din -2.398584 2.020931 2.599834 0.470226 -1.392288 2.336414 -3.161111 -0.059560 1.342471 7.286955 -2.607603 -0.534658 4.411943 -2.623199 3.120948 0.072253 -0.344626 -0.030664 -0.132153 0.710626
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/assign_139_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/always_38/case_1 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.499789 -3.136472 0.588041 3.385963 2.472021 -1.044116 5.038321 -2.060242 3.393747 -0.831276 -0.508624 -0.560757 0.841080 1.224567 -0.947644 0.842716 3.236764 -1.664157 0.663609 1.796525
wb_dma/constraint_wb0_cyc_o 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma/input_wb0_addr_i -0.031161 3.346546 7.605795 0.649084 -0.221442 -2.561155 -0.832094 2.409541 2.107505 1.870695 -2.094267 0.594154 -0.385595 -0.678840 0.981870 -2.126174 -3.172325 -2.925832 -0.604237 4.509593
wb_dma_de/input_mast1_drdy 0.891512 1.225304 2.309199 -0.363308 0.179990 -0.290497 -0.025261 -0.021684 1.110080 0.570860 -1.998031 -0.196296 -0.384939 -0.204145 0.344047 -2.226903 -3.660768 -1.147945 0.883692 0.389508
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_wb_if/input_wb_ack_i 0.765508 -3.228139 -1.174636 3.256388 2.174076 -0.734930 1.572337 1.377028 -1.804704 1.260552 -3.519553 -0.416409 1.276423 -0.344726 2.606176 2.781238 -2.586455 -6.134394 -2.255259 -1.625205
wb_dma_ch_sel/wire_pri_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_3_ch_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_rf/input_ch_sel 2.572927 -4.248049 -1.355941 -0.746853 1.367197 -4.846141 -0.384465 3.640949 -2.314964 1.132561 4.843168 3.581392 -1.357740 -0.902038 1.981717 2.436314 0.507921 -2.724418 -0.309942 0.505134
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.356907 -2.481719 0.028795 -3.429817 3.473321 -2.841400 -2.274913 1.820053 2.739823 -1.247649 1.133609 1.268434 0.010106 1.041409 1.971977 0.737112 3.123985 1.166486 1.286439 -0.416070
wb_dma_de/always_23/block_1/case_1 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma/wire_pause_req 2.312822 -3.351324 1.759040 -2.334515 0.869262 -4.517067 -1.159030 -1.510132 0.612247 -0.283289 -1.091652 2.547836 -2.346351 0.844070 -1.029824 0.111236 -1.060948 -2.436636 1.301006 2.439307
wb_dma_wb_if/input_mast_go 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/input_de_csr 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/input_mast0_din 0.873914 -3.026081 0.208702 2.964141 2.897090 0.329141 0.873367 4.070569 0.864544 2.535393 -1.366557 0.059939 1.895667 -0.958561 3.604658 0.221433 -3.793499 -1.343454 -3.516760 -1.381269
wb_dma_pri_enc_sub/always_3 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_pri_enc_sub/always_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/reg_adr0 -3.489050 -3.229822 1.952737 0.724154 2.045668 -0.512139 0.407866 3.429359 3.677015 1.555251 0.297590 1.666334 1.045877 0.423460 0.103207 -2.665032 1.897413 -0.039236 0.559791 0.931847
wb_dma_ch_sel/reg_adr1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/assign_1_pri0 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_pri_enc/wire_pri26_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.304971 -0.621972 3.843321 -1.673155 -0.828419 -1.886093 -1.843504 0.513199 2.070372 3.876662 -2.166150 -2.490014 2.782444 -1.085348 2.272601 1.993809 -2.597459 1.901175 -1.543604 0.398597
wb_dma/wire_ptr_set 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_de/reg_ptr_set 1.165108 1.341454 -3.908612 1.549895 -0.744305 -0.813026 2.368004 3.094535 3.416778 -0.147958 -0.486582 4.191152 -0.129634 0.815379 2.675231 3.102176 3.745314 0.274338 1.576307 -1.739967
wb_dma/wire_dma_nd 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_rf/assign_3_csr 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma_rf/assign_4_dma_abort 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_123_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.283375 -0.328312 2.285701 -1.498553 0.654021 -0.883064 1.403483 -0.863591 0.719391 0.470713 2.082232 -4.828424 1.699508 -2.651050 2.283430 -0.513472 -2.934076 3.160976 1.527446 -0.487196
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_rf/wire_ch4_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.589669 -0.168308 -1.167929 -2.963309 -0.932186 -2.532988 -2.826344 3.127544 2.322479 0.822856 0.088835 2.653495 -0.227256 1.693907 1.692214 2.460871 2.765166 0.793998 2.224062 -1.138641
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_pri_enc/wire_pri0_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_10_ch_enable -0.499789 -3.136472 0.588041 3.385963 2.472021 -1.044116 5.038321 -2.060242 3.393747 -0.831276 -0.508624 -0.560757 0.841080 1.224567 -0.947644 0.842716 3.236764 -1.664157 0.663609 1.796525
wb_dma_wb_slv/reg_slv_we -1.638078 -1.344616 2.152162 2.631576 0.592002 -2.479316 4.314338 -0.389563 0.603077 3.213877 -0.915667 1.868822 0.721697 -2.994893 0.842444 -3.590030 1.946376 0.621944 -4.108851 0.540755
wb_dma_de/input_txsz 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_wb_if/wire_mast_dout 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_ch_rf/wire_ch_enable -0.499789 -3.136472 0.588041 3.385963 2.472021 -1.044116 5.038321 -2.060242 3.393747 -0.831276 -0.508624 -0.560757 0.841080 1.224567 -0.947644 0.842716 3.236764 -1.664157 0.663609 1.796525
wb_dma_rf/wire_csr_we 1.298007 -2.975831 0.979487 -2.517862 0.134648 -3.683571 -2.760315 -0.107058 -0.145539 2.018901 -2.756711 3.547714 -1.682139 -0.749884 1.101740 -1.309085 -1.404613 -0.768642 -0.835873 0.872857
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel_checker/input_dma_busy -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_9_ch_txsz 2.733603 2.441722 -2.094134 1.510151 -1.180723 2.755072 0.383886 -2.778072 -1.618219 2.779442 -0.143227 3.459120 -0.334751 -4.038665 0.154831 -1.313032 -2.463846 -1.722605 1.657244 0.396417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_de/assign_65_done 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.795103 -0.742338 0.089901 3.537715 -1.906422 -1.668626 4.520492 1.112481 3.136747 1.368961 -4.989468 1.275381 0.473221 1.125639 0.621161 0.960634 -0.870123 -1.534047 -0.790634 -0.750000
wb_dma_de/always_2/if_1/if_1 -1.491132 -0.018837 0.149282 -0.729514 2.457983 -0.591910 1.891064 1.748222 4.465257 -2.707943 1.574554 -0.849924 0.119407 1.120662 0.654126 -0.902824 1.116263 4.833636 0.108148 -2.098071
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_112_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_de/always_23/block_1/case_1/block_8 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_de/always_23/block_1/case_1/block_9 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_rf/assign_28_this_ptr_set 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_rf/always_22 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_de/always_23/block_1/case_1/block_1 4.491728 -0.389870 0.906344 1.617280 0.001699 -1.297264 2.259009 -4.708683 1.973395 1.278637 -3.619752 -1.044291 1.616601 -2.005758 2.079502 4.282171 -0.788517 0.475343 -0.822866 2.534782
wb_dma_de/always_23/block_1/case_1/block_2 -0.235679 -1.300868 1.263276 -2.492214 0.852269 -2.061185 -0.958859 0.546990 2.050999 -1.749338 3.350941 0.794653 -1.010828 1.601164 -2.998768 0.778253 -0.123741 -0.520318 3.891624 1.380690
wb_dma_de/always_23/block_1/case_1/block_3 3.515458 1.110935 0.920787 0.028352 0.766859 1.167262 1.204997 -5.150505 0.889496 -0.489068 1.038006 -2.348022 1.013556 -4.383378 1.030005 0.282108 -2.763115 5.440143 -0.409265 1.656910
wb_dma_de/always_23/block_1/case_1/block_4 4.155371 1.631196 0.946021 -0.269526 2.972543 0.692140 1.195834 -3.822790 1.522330 -1.480242 1.740281 -1.206655 0.313605 -4.330705 2.575668 0.027262 -2.507315 4.697979 -0.501654 1.623137
wb_dma_ch_rf/always_27 2.892250 -0.075266 -0.715204 0.455892 -1.914305 -3.271712 1.715437 -1.371974 1.436140 2.240062 -4.501763 2.414642 -0.390066 -0.526392 3.171103 2.025708 1.085585 -0.541154 -0.439524 -0.070488
wb_dma_de/always_23/block_1/case_1/block_7 -0.018209 -1.903551 -3.031534 3.815581 2.335498 1.639828 0.995625 2.481461 2.651798 2.343954 -1.689890 2.508138 1.610053 1.366550 1.816261 2.932908 0.363504 -3.182008 -0.230647 -1.625883
wb_dma/assign_4_dma_rest 0.573293 -3.508528 -1.619403 1.066138 3.094839 0.377428 -0.065027 2.920747 1.614200 -2.247832 1.611343 1.454442 -1.115901 1.515128 -0.805193 0.213166 -2.070771 0.431547 -0.333413 -0.790488
wb_dma_ch_rf/always_23/if_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/reg_ndr_r 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_de/assign_66_dma_done/expr_1 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma_ch_sel/reg_req_r 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_rf/reg_pointer_r -2.652489 -0.327028 -1.797071 -0.946151 2.587192 2.623531 -2.720563 3.629277 1.299210 -0.934769 2.386847 0.881782 0.353706 1.126317 -1.442041 -1.743516 -1.107129 0.228406 1.662800 -1.661194
wb_dma_ch_sel/assign_105_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_pri_enc/wire_pri5_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/always_39/case_1 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/always_6 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_sel/always_7 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/always_4 2.381569 1.705988 -0.489827 -0.180625 -2.316016 -2.473804 1.676590 -1.735016 2.481014 1.931982 -2.898141 2.006887 -0.037112 -0.823838 2.533941 1.860333 1.617874 0.730088 1.541013 0.152941
wb_dma_ch_sel/always_5 3.838339 2.620783 -0.508940 -0.021055 -0.184677 -1.370782 0.824153 -1.191168 3.306554 -0.873023 -1.648889 2.266171 -1.096537 0.708731 1.364066 3.186879 0.384373 -0.464545 2.461377 1.290049
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.848411 -2.693474 0.884941 -1.129060 0.198809 -4.760831 1.797901 -3.969460 0.022273 1.303855 0.137731 1.835459 -1.047039 -2.873224 1.654954 -0.668382 3.352380 1.330014 -0.268219 2.440945
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_sel/always_1 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_sel/always_8 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_sel/always_9 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_ch1_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_ch_rf/wire_ch_txsz 2.733603 2.441722 -2.094134 1.510151 -1.180723 2.755072 0.383886 -2.778072 -1.618219 2.779442 -0.143227 3.459120 -0.334751 -4.038665 0.154831 -1.313032 -2.463846 -1.722605 1.657244 0.396417
wb_dma_ch_sel/assign_99_valid -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.696360 -1.584828 2.961765 2.319486 0.488333 -1.778479 3.472069 -2.841954 0.283602 2.830802 0.223623 -2.712067 2.489327 -3.572405 2.619337 -0.379314 1.199556 1.923108 -1.926809 1.980679
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.103847 2.572370 2.963302 -2.052824 -1.716020 -2.191827 -0.899007 -0.302272 2.285896 2.142226 -3.124806 -0.438567 0.285449 0.460331 1.644695 -0.811231 -0.949059 -0.040762 1.667131 0.116366
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.951358 -3.969392 -2.894785 1.169788 0.962392 0.403326 3.553929 -1.131276 1.188359 0.880702 -0.356821 0.917119 0.714012 -1.981940 0.725429 -3.260153 0.761596 1.263717 1.489681 -2.249458
wb_dma/wire_ch2_txsz 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 4.155371 1.631196 0.946021 -0.269526 2.972543 0.692140 1.195834 -3.822790 1.522330 -1.480242 1.740281 -1.206655 0.313605 -4.330705 2.575668 0.027262 -2.507315 4.697979 -0.501654 1.623137
wb_dma_de/always_23/block_1 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_ch_rf/always_22/if_1 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_de/wire_mast1_dout 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_de/always_8/stmt_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_rf/wire_ch_done_we 3.454019 -1.356030 -0.620594 -0.479283 -0.358923 -2.343680 1.543596 -2.139518 0.848645 1.891434 -2.682660 0.432345 0.257289 -1.975873 3.174148 0.861569 -1.761346 -0.439463 1.390980 -0.481910
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_wb_slv/wire_wb_ack_o -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.951358 -3.969392 -2.894785 1.169788 0.962392 0.403326 3.553929 -1.131276 1.188359 0.880702 -0.356821 0.917119 0.714012 -1.981940 0.725429 -3.260153 0.761596 1.263717 1.489681 -2.249458
wb_dma_de/reg_ld_desc_sel 1.089217 -4.262042 -1.270928 -3.629217 1.542310 -2.299982 -2.895109 -2.551824 1.238005 0.527870 3.100952 0.311807 1.480916 -3.075552 0.655722 4.059803 1.786801 4.181910 2.095323 1.282245
wb_dma_wb_mast/assign_2_mast_pt_out -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_de/assign_83_wr_ack 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma/wire_dma_done_all 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
assert_wb_dma_rf/input_ch0_am1 -1.161124 1.169224 0.291751 -0.867422 -1.868550 -0.471433 0.687787 2.844711 1.688662 -1.253656 0.239120 1.995709 -1.485641 0.922366 -1.112513 -2.698513 -0.458272 1.262278 1.838567 -0.837120
wb_dma_ch_arb/reg_state -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_sel/input_ch0_csr 5.709436 1.488525 2.587658 -1.050639 -1.144289 -2.421126 -1.032163 -1.820014 1.471927 -0.355902 -4.354863 -1.918559 -0.716824 -0.045752 3.650986 2.731300 -2.635364 2.808814 -2.055604 2.100920
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 3.515458 1.110935 0.920787 0.028352 0.766859 1.167262 1.204997 -5.150505 0.889496 -0.489068 1.038006 -2.348022 1.013556 -4.383378 1.030005 0.282108 -2.763115 5.440143 -0.409265 1.656910
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_wb_mast -0.108046 -2.199869 0.590042 3.256665 -0.343548 -0.738203 2.510854 0.811915 -0.760640 2.345580 -4.492437 -2.710922 2.416336 0.003214 1.738538 2.400420 -2.714195 -4.395843 -1.980296 -1.499700
wb_dma_ch_sel/assign_124_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_de/always_18/stmt_1 -3.060524 -0.696964 -2.217495 1.488191 -0.646966 2.929938 0.297634 1.375873 1.446040 2.182014 0.360216 -2.313489 3.549329 1.645356 -0.593556 2.755102 0.709515 -1.215497 2.719928 -2.871079
wb_dma_ch_rf/wire_ch_csr_dewe 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma_ch_pri_enc/input_pri2 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_pri_enc/input_pri3 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_pri_enc/input_pri0 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_pri_enc/input_pri1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_wb_if/input_slv_pt_in -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma/wire_de_adr1_we -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_sel/assign_6_pri1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/input_de_csr_we 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.776402 0.249702 0.534939 -1.841352 -1.913337 -0.215139 0.551188 -3.336364 -0.178544 2.319290 -0.041648 -5.032300 2.383598 -2.242235 2.405165 0.931079 -2.314205 2.848799 2.544091 -1.347529
wb_dma_rf/wire_csr 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.364969 1.965797 -1.039372 2.599110 0.158563 0.073851 2.976511 2.434557 2.030032 1.208643 -3.497633 2.319577 0.061866 1.133356 2.287942 -0.733594 -0.090855 -4.655993 1.314889 -1.491029
wb_dma_ch_sel/always_37/if_1 2.719439 -3.102733 0.050777 -0.156593 2.775635 -4.183095 2.347708 -2.960044 0.438971 -0.376980 1.406382 3.052508 -2.086612 -2.920339 2.065385 -1.112673 3.108774 1.152238 -0.914837 2.595304
wb_dma_de/always_6/if_1/cond 2.817721 1.261370 -3.803467 0.662711 -1.786982 1.504296 -0.707012 -0.003907 -0.606579 1.832381 -0.644547 1.611449 0.737119 -1.338524 2.120304 3.678572 -1.130981 -0.613459 1.599601 -1.540367
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 3.515458 1.110935 0.920787 0.028352 0.766859 1.167262 1.204997 -5.150505 0.889496 -0.489068 1.038006 -2.348022 1.013556 -4.383378 1.030005 0.282108 -2.763115 5.440143 -0.409265 1.656910
wb_dma_ch_rf/always_8/stmt_1 0.650329 -0.644386 -0.368164 -4.411005 -0.641514 -2.823089 -1.983700 -0.497848 -1.039132 -1.248377 4.701824 1.312919 -1.856667 -0.755426 -1.298413 -0.045945 0.719072 1.613028 3.333663 0.323030
wb_dma_ch_sel/assign_108_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_pri_enc/wire_pri9_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_sel/wire_pri2 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_sel/wire_pri3 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_sel/wire_pri0 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/wire_pri1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_rf/input_ptr_set 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_rf/always_2/if_1/if_1 1.968400 -2.940299 1.696621 -2.109272 0.846070 -3.013365 -3.163710 -0.340769 1.846794 1.299487 -4.074998 2.815088 -1.254623 1.430017 -0.179264 0.638703 -2.523156 -2.085170 0.074589 1.664146
wb_dma_de/assign_77_read_hold 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_wb_slv/always_5/stmt_1 -1.664409 0.091298 2.402754 -1.481924 -2.054268 -1.658656 -0.213502 0.643593 2.864527 3.911308 -0.736570 -1.027774 2.465471 -0.610316 0.762168 0.304172 -0.234031 0.315122 3.179815 -0.170609
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.727102 -1.696916 0.980832 -0.828334 1.243167 -0.898395 2.295503 -1.229557 0.617464 0.865072 0.895974 -5.179774 2.129349 -2.708539 3.835215 -0.248718 -2.646542 3.275157 0.665040 -1.694013
wb_dma_ch_rf/always_27/stmt_1 2.892250 -0.075266 -0.715204 0.455892 -1.914305 -3.271712 1.715437 -1.371974 1.436140 2.240062 -4.501763 2.414642 -0.390066 -0.526392 3.171103 2.025708 1.085585 -0.541154 -0.439524 -0.070488
wb_dma_wb_slv/assign_2_pt_sel/expr_1 3.007528 2.752153 2.366849 0.975047 0.654852 0.451011 2.674697 1.090807 -3.191998 -2.215550 3.511977 -5.825365 0.052130 -0.936785 1.616574 -1.091641 -5.429984 -1.566811 0.823859 -0.146795
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_sel/wire_valid -0.499789 -3.136472 0.588041 3.385963 2.472021 -1.044116 5.038321 -2.060242 3.393747 -0.831276 -0.508624 -0.560757 0.841080 1.224567 -0.947644 0.842716 3.236764 -1.664157 0.663609 1.796525
wb_dma_ch_sel/assign_162_req_p1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_de/wire_chunk_cnt_is_0_d 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_sel/assign_109_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.476315 -0.984989 3.955539 -3.223617 -2.338429 -4.088449 -1.007341 0.429306 2.134507 3.940821 -0.031354 0.685576 0.974851 -0.664524 -1.049454 -1.542762 0.397002 -0.147123 2.922826 1.224374
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_de/assign_75_mast1_dout 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma/constraint_csr 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_ch_rf/always_5/if_1 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_pri_enc/wire_pri21_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_157_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_wb_mast/assign_1/expr_1 0.614764 2.351772 1.801351 4.038142 -1.112715 2.961756 3.900094 0.927249 2.319679 0.504521 -2.839393 -3.889410 2.334874 0.305151 -0.984681 -0.312187 -6.348021 -0.183723 -0.730593 -1.426088
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_de/reg_mast1_adr 0.258974 -0.828960 2.756175 0.771274 -0.355803 -4.255218 5.605186 3.950262 3.232792 -2.242016 1.572691 -3.224556 0.779708 1.151891 0.511605 1.992301 -0.321998 1.273383 0.244382 -0.574057
wb_dma_ch_pri_enc/wire_pri17_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/input_ch2_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_ch_rf/assign_13_ch_txsz_we 2.511507 0.073340 -4.801922 1.061726 -1.435006 1.921482 0.219524 -1.678870 -1.164176 1.697745 0.834654 2.165093 0.633743 -2.661831 1.163301 2.774820 0.187104 0.004609 2.108510 -1.022472
wb_dma_ch_sel/assign_130_req_p0 1.776402 0.249702 0.534939 -1.841352 -1.913337 -0.215139 0.551188 -3.336364 -0.178544 2.319290 -0.041648 -5.032300 2.383598 -2.242235 2.405165 0.931079 -2.314205 2.848799 2.544091 -1.347529
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_sel/assign_106_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.113651 1.390911 -0.277760 -2.519948 -1.348606 -0.512627 -2.049404 0.173593 0.390877 0.153737 1.242561 -0.169077 -0.037577 -0.306320 0.480554 1.489850 -0.912049 1.361276 2.719280 -0.345249
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_rf/always_11/if_1/if_1 2.096215 -0.099029 1.497662 -1.711437 -1.142789 -1.824566 2.332372 -2.533250 0.930954 0.293458 -0.385312 -2.670684 0.285437 -1.830462 0.509323 -1.444376 -3.692299 0.630475 3.957375 -0.364526
wb_dma_wb_if/wire_slv_adr 0.852523 2.940423 7.200846 1.027976 0.340004 -1.218394 -0.820663 2.013607 3.337265 3.436089 -0.796415 2.058280 0.046187 -0.849463 0.469490 -2.161366 -3.367481 -1.688373 -0.966275 4.634573
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_sel/input_ch1_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma/wire_pt1_sel_i 1.064002 0.292522 0.189927 2.650093 0.288798 2.181198 2.371072 2.862231 0.026248 0.373078 1.291645 -3.517927 2.612447 -2.097080 1.755672 1.404072 -4.671401 1.487669 -1.597915 -1.840457
wb_dma_ch_sel/always_47/case_1/stmt_1 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma/wire_pt1_sel_o 1.596601 1.692783 -0.491990 -1.389505 1.544914 1.585806 0.228188 -0.740088 0.059770 -2.601844 0.245417 -0.889274 -1.782747 1.349720 0.062562 -3.188131 -2.717919 0.036941 1.882637 -1.280331
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_pri_enc/inst_u16 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/always_48/case_1 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_sel/input_ch7_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
assert_wb_dma_rf/input_ch0_txsz -1.878991 2.217026 0.382335 -0.535409 -2.281465 1.470798 -0.373348 2.215637 0.229390 2.817409 0.377712 1.285945 0.867899 -1.215379 -0.578998 -2.380899 -1.914135 -0.879953 2.267192 -1.649796
assert_wb_dma_rf -1.649086 2.776417 0.861401 -0.422118 -3.105349 0.471397 0.396149 2.744365 1.498426 1.286142 -0.532500 2.376668 -0.476505 -0.011444 -0.864110 -2.840947 -0.964745 0.245023 1.976476 -0.976184
wb_dma_ch_rf/reg_ch_am0_r -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_rf/always_4/if_1 -2.652489 -0.327028 -1.797071 -0.946151 2.587192 2.623531 -2.720563 3.629277 1.299210 -0.934769 2.386847 0.881782 0.353706 1.126317 -1.442041 -1.743516 -1.107129 0.228406 1.662800 -1.661194
wb_dma_de/always_4/if_1/if_1/stmt_1 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_de/always_14/stmt_1/expr_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/wire_use_ed 2.102045 -4.630645 1.226777 -0.249265 5.151290 1.239754 -4.190104 -0.574821 1.907408 1.773141 0.536514 0.655968 1.388857 -3.266250 2.140426 1.050083 -5.482792 3.716711 -3.131193 1.301660
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -0.235679 -1.300868 1.263276 -2.492214 0.852269 -2.061185 -0.958859 0.546990 2.050999 -1.749338 3.350941 0.794653 -1.010828 1.601164 -2.998768 0.778253 -0.123741 -0.520318 3.891624 1.380690
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/input_nd_i 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
assert_wb_dma_ch_sel/input_req_i 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_rf/reg_ch_rl -0.589669 -0.168308 -1.167929 -2.963309 -0.932186 -2.532988 -2.826344 3.127544 2.322479 0.822856 0.088835 2.653495 -0.227256 1.693907 1.692214 2.460871 2.765166 0.793998 2.224062 -1.138641
wb_dma_de/reg_paused 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_wb_if/wire_mast_drdy 0.280041 -0.371136 -1.074438 0.508637 5.723572 1.409977 0.595146 -2.968341 2.022941 1.016473 -3.239142 -2.841414 1.997125 1.465127 3.787387 0.922499 -0.029018 -4.487487 2.029143 -2.104339
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.240608 -3.722028 -0.785672 -0.920364 0.280689 -2.652604 1.377388 1.914028 3.071478 1.839282 -0.358091 0.552268 1.406511 -0.156360 1.918427 0.312809 1.291228 0.809286 2.272449 -1.933913
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/assign_100_valid/expr_1 -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_wb_if/inst_u1 -0.893091 0.704664 2.203773 3.405396 0.682712 0.490785 4.137900 -2.038094 0.769390 1.606682 0.121113 0.046211 0.676730 -1.599080 -1.332805 -3.232077 0.581437 -1.329468 -0.945190 2.290491
wb_dma_wb_if/inst_u0 -0.108046 -2.199869 0.590042 3.256665 -0.343548 -0.738203 2.510854 0.811915 -0.760640 2.345580 -4.492437 -2.710922 2.416336 0.003214 1.738538 2.400420 -2.714195 -4.395843 -1.980296 -1.499700
wb_dma_ch_sel 2.844854 -1.489708 0.124860 -0.333340 0.975513 -2.563750 0.185144 -3.955410 0.656425 0.570623 -1.031426 0.436281 -0.300550 -0.870859 1.702427 2.837130 2.161086 0.860416 -0.982667 2.112539
wb_dma_rf/input_de_csr_we 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma_rf/wire_ch0_adr0 -1.455721 -0.626802 2.940057 -1.611087 2.805675 -0.993542 -3.198990 3.628249 5.275874 1.438611 0.942469 0.232719 1.695346 0.477870 2.241781 1.470155 -0.492829 3.235337 -0.084444 0.376727
wb_dma_rf/wire_ch0_adr1 -2.844612 2.245754 -0.158356 -0.058242 -3.838224 2.109699 0.351201 0.997999 0.737562 3.381464 -0.284039 0.103579 1.904393 -0.723248 -1.455009 -1.530659 -0.533333 -0.103316 2.873921 -1.787754
wb_dma_de/always_9/stmt_1/expr_1 2.931645 2.743618 -1.620134 -1.322794 -2.409073 0.726819 -0.815478 0.227774 -1.350965 0.459972 1.622463 -2.195246 1.112060 -1.484900 1.901975 3.854458 -2.482766 0.899790 2.554701 -1.482560
wb_dma_ch_sel/always_42/case_1/cond 2.490659 -2.937170 -1.773994 -1.237264 1.726225 -3.127029 -0.417659 1.180635 -0.033059 -0.769324 -1.391962 2.443497 -1.731724 0.606888 2.765029 0.661167 0.147708 -0.939858 -0.734463 -0.888398
wb_dma_wb_slv/input_wb_cyc_i 0.472796 1.531445 2.991789 0.065759 -2.299923 -1.189744 2.933003 1.268348 -3.259824 2.596564 1.336020 -7.254860 2.889673 -0.875903 3.764482 -0.374654 -1.535032 -1.561867 0.357672 -1.231667
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_de/reg_tsz_cnt 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_sel/reg_ndr 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_de/assign_83_wr_ack/expr_1 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_de/reg_de_txsz_we 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_rf/reg_pointer_sr -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_rf/input_de_adr1_we -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 4.155371 1.631196 0.946021 -0.269526 2.972543 0.692140 1.195834 -3.822790 1.522330 -1.480242 1.740281 -1.206655 0.313605 -4.330705 2.575668 0.027262 -2.507315 4.697979 -0.501654 1.623137
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/always_43/case_1/cond 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_rf/reg_ch_adr0_r -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_pri_enc/input_valid 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_pri_enc/reg_pri_out1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.068932 -1.640058 -2.078987 2.016451 2.203982 2.801829 0.361846 2.160617 2.004894 0.788604 1.091311 -1.417431 2.751486 1.581758 0.092997 2.699197 -0.066786 -1.535830 1.630062 -2.362355
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.573293 -3.508528 -1.619403 1.066138 3.094839 0.377428 -0.065027 2.920747 1.614200 -2.247832 1.611343 1.454442 -1.115901 1.515128 -0.805193 0.213166 -2.070771 0.431547 -0.333413 -0.790488
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.198344 -2.518359 -1.395060 0.216127 1.023426 -0.581274 3.741710 -2.225527 0.788576 -0.640361 -0.920745 1.086004 -1.068818 -1.373997 -0.099544 -5.225204 0.096427 0.185262 2.068432 -1.171033
wb_dma_ch_sel/input_req_i 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_rf/assign_4_dma_abort/expr_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/always_1/case_1/stmt_8 0.757844 -1.025185 -0.301831 0.084168 1.212955 0.974077 -1.650842 2.125868 2.369117 -1.559930 1.576138 2.237084 -0.850180 -0.424028 0.235745 0.105577 -0.418654 2.638854 1.127011 1.711796
wb_dma_ch_rf/wire_ptr_inv 0.599486 -2.831596 -3.236277 0.218503 -0.177296 0.827206 2.740085 -1.765853 0.094054 -0.535923 1.471410 -0.719005 0.490814 -2.005330 -0.388540 -1.133003 -0.992826 2.056114 2.838415 -2.086330
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.838691 1.304876 2.252839 -0.181523 0.464608 -0.002044 -0.004508 -0.098062 1.379730 0.581215 -2.040871 -0.232982 -0.217851 -0.160590 0.413386 -2.086161 -3.636970 -1.039361 0.792721 0.333293
wb_dma_ch_sel/assign_138_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_rf/always_1/case_1/stmt_1 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma_rf/always_1/case_1/stmt_6 -1.619160 0.130359 3.909353 -3.023870 0.177155 -1.542154 -1.838577 1.995226 0.281008 0.938711 5.115364 -2.181149 0.933716 -0.731172 -0.967832 -2.219307 -1.595993 1.069726 3.617693 0.889307
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_sel/always_43/case_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_sel/assign_9_pri2 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_pri_enc_sub/always_1/case_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_rf/always_2/if_1 1.968400 -2.940299 1.696621 -2.109272 0.846070 -3.013365 -3.163710 -0.340769 1.846794 1.299487 -4.074998 2.815088 -1.254623 1.430017 -0.179264 0.638703 -2.523156 -2.085170 0.074589 1.664146
wb_dma/wire_dma_abort 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_wb_if/input_wb_stb_i -1.664409 0.091298 2.402754 -1.481924 -2.054268 -1.658656 -0.213502 0.643593 2.864527 3.911308 -0.736570 -1.027774 2.465471 -0.610316 0.762168 0.304172 -0.234031 0.315122 3.179815 -0.170609
wb_dma_rf/input_de_txsz 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_pri_enc/wire_pri3_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/wire_gnt_p1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/wire_gnt_p0 -0.454998 -5.050205 -1.428496 2.494131 -0.759044 -0.873745 4.996687 -1.129628 0.084633 2.077766 -0.464726 -1.356190 2.167127 -3.234103 1.420641 -0.998413 1.041441 3.174804 -2.047490 -1.470255
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma/input_wb0_err_i 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.136946 -3.632937 0.471098 -1.189252 2.489397 -1.707324 1.843719 2.019512 1.901492 -2.009524 1.999326 -0.585837 -0.135394 0.402940 -0.466347 -2.923626 0.492861 1.688744 0.854151 -1.255237
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.426278 -0.833698 2.296675 1.790880 0.598220 -0.274863 0.180545 4.862765 4.601897 1.519264 -0.455192 1.221135 0.849786 0.850513 1.071511 -0.049272 -0.281966 1.134428 -0.239474 0.910207
wb_dma_wb_mast/wire_wb_data_o 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma_de/always_6/if_1/if_1/stmt_1 3.878493 1.435681 -1.874445 -1.031503 -1.778624 0.516184 1.089069 -3.510634 -1.716750 -1.515712 1.903698 -1.766966 -0.497076 -2.571104 -0.438649 1.429720 -2.921274 1.654803 3.154759 -0.241630
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_sel/always_38/case_1/cond 2.381569 1.705988 -0.489827 -0.180625 -2.316016 -2.473804 1.676590 -1.735016 2.481014 1.931982 -2.898141 2.006887 -0.037112 -0.823838 2.533941 1.860333 1.617874 0.730088 1.541013 0.152941
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.723371 0.942341 -3.807305 2.869112 -0.897384 2.335983 1.604202 2.071920 0.716132 1.513194 -1.592283 2.724768 0.636511 -0.058366 1.260840 1.072034 -0.657731 -2.564910 1.404362 -2.212019
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_de/assign_4_use_ed 2.102045 -4.630645 1.226777 -0.249265 5.151290 1.239754 -4.190104 -0.574821 1.907408 1.773141 0.536514 0.655968 1.388857 -3.266250 2.140426 1.050083 -5.482792 3.716711 -3.131193 1.301660
assert_wb_dma_wb_if/assert_a_wb_stb -0.025392 0.160941 -0.938464 -1.032066 1.447810 2.440626 0.184467 0.410303 -0.046565 -2.070400 1.407847 -2.273509 -0.348917 1.590845 -0.002887 -2.377741 -2.122217 0.521537 2.067038 -2.170119
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.573035 -0.284704 -1.473423 -2.515637 -1.700293 -1.207951 -0.589604 -1.599134 0.877533 1.395176 0.632236 -0.498720 0.792390 -1.882198 1.706063 2.245570 -1.588184 1.790888 4.221369 -1.045634
wb_dma_ch_sel/assign_132_req_p0 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma_ch_rf/always_25/if_1 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_de/wire_rd_ack 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma/wire_slv0_adr 1.029297 3.418600 6.578391 -1.671423 -1.129578 -2.371346 -2.854318 0.821658 2.184511 4.108127 -0.738847 2.059072 0.217525 -1.637021 1.024640 -0.779939 -2.098041 -0.280632 -0.598980 4.219548
wb_dma_rf/input_dma_busy 0.650329 -0.644386 -0.368164 -4.411005 -0.641514 -2.823089 -1.983700 -0.497848 -1.039132 -1.248377 4.701824 1.312919 -1.856667 -0.755426 -1.298413 -0.045945 0.719072 1.613028 3.333663 0.323030
wb_dma_ch_sel/assign_96_valid/expr_1 -0.415687 -1.753420 1.634944 0.871482 0.094608 -1.972907 -1.598126 -2.638690 5.948528 3.921433 -5.591228 0.513918 0.608831 2.125622 1.240857 2.688198 -0.105306 2.864926 -0.960909 0.042550
wb_dma_ch_sel/always_4/stmt_1 2.381569 1.705988 -0.489827 -0.180625 -2.316016 -2.473804 1.676590 -1.735016 2.481014 1.931982 -2.898141 2.006887 -0.037112 -0.823838 2.533941 1.860333 1.617874 0.730088 1.541013 0.152941
wb_dma_rf/wire_pointer2_s -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_de/reg_chunk_dec 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_de/reg_chunk_cnt_is_0_r 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_ch_sel/assign_158_req_p1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma/wire_wb0_cyc_o 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.260010 -4.974220 0.650175 3.530519 2.462499 -1.914530 5.373481 -1.959758 0.812387 -0.549229 0.553940 -0.777165 0.472692 -1.500969 0.304300 -0.176834 1.523536 0.032989 -2.134400 1.415503
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.437232 -5.120168 -1.095797 -0.271910 2.599465 -1.960217 1.837260 -3.312883 -2.268340 2.175933 -0.356813 -0.041959 -0.207870 -3.641565 3.607778 -3.263863 1.539533 -0.137731 -1.209458 -0.029884
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_rf/reg_ch_adr1_r -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma/input_wb0_cyc_i 0.341678 -0.391839 3.119599 2.067645 -2.838611 -2.155767 2.217213 3.257993 -1.849302 2.189345 1.717940 -4.316977 3.113933 -2.911084 1.120429 2.727560 -3.436503 -0.973363 -0.258039 0.438037
wb_dma_ch_sel/always_8/stmt_1 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_wb_slv -0.893091 0.704664 2.203773 3.405396 0.682712 0.490785 4.137900 -2.038094 0.769390 1.606682 0.121113 0.046211 0.676730 -1.599080 -1.332805 -3.232077 0.581437 -1.329468 -0.945190 2.290491
wb_dma_de/inst_u0 -1.491132 -0.018837 0.149282 -0.729514 2.457983 -0.591910 1.891064 1.748222 4.465257 -2.707943 1.574554 -0.849924 0.119407 1.120662 0.654126 -0.902824 1.116263 4.833636 0.108148 -2.098071
wb_dma_de/inst_u1 0.707300 1.791499 -0.544220 1.616590 -1.112514 2.176558 3.354369 -0.056372 1.826695 -2.117104 2.336517 -2.843105 0.666199 -0.990332 -1.001147 -0.061604 -1.994428 4.427151 1.536892 -1.057732
wb_dma_pri_enc_sub/input_pri_in 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/assign_101_valid/expr_1 -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_de/reg_de_adr1_we -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.795103 -0.742338 0.089901 3.537715 -1.906422 -1.668626 4.520492 1.112481 3.136747 1.368961 -4.989468 1.275381 0.473221 1.125639 0.621161 0.960634 -0.870123 -1.534047 -0.790634 -0.750000
wb_dma_ch_sel/always_46/case_1 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_rf/assign_11_ch_csr_we 0.696360 -1.584828 2.961765 2.319486 0.488333 -1.778479 3.472069 -2.841954 0.283602 2.830802 0.223623 -2.712067 2.489327 -3.572405 2.619337 -0.379314 1.199556 1.923108 -1.926809 1.980679
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 3.201662 -0.170349 -4.894544 -0.857801 -0.720166 1.119003 -0.530141 0.192200 -1.602059 -1.260548 1.358174 0.375970 -0.367418 -0.840110 1.499427 2.899749 -1.709074 0.744224 2.201395 -2.629319
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma/wire_de_adr0_we -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_wb_slv/wire_rf_sel -2.697545 -2.731820 3.205675 -3.840237 -3.426940 -4.771742 -0.761872 0.163162 -1.382950 1.999285 -0.361135 -2.810267 0.976475 0.256322 -1.402063 -0.164138 -0.200190 -2.747820 3.775551 0.369201
assert_wb_dma_wb_if -0.025392 0.160941 -0.938464 -1.032066 1.447810 2.440626 0.184467 0.410303 -0.046565 -2.070400 1.407847 -2.273509 -0.348917 1.590845 -0.002887 -2.377741 -2.122217 0.521537 2.067038 -2.170119
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_sel/assign_120_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma/wire_wb1s_data_o 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma_de/wire_adr0_cnt_next1 -1.491132 -0.018837 0.149282 -0.729514 2.457983 -0.591910 1.891064 1.748222 4.465257 -2.707943 1.574554 -0.849924 0.119407 1.120662 0.654126 -0.902824 1.116263 4.833636 0.108148 -2.098071
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma/wire_pt0_sel_o 1.064002 0.292522 0.189927 2.650093 0.288798 2.181198 2.371072 2.862231 0.026248 0.373078 1.291645 -3.517927 2.612447 -2.097080 1.755672 1.404072 -4.671401 1.487669 -1.597915 -1.840457
wb_dma/wire_pt0_sel_i 1.596601 1.692783 -0.491990 -1.389505 1.544914 1.585806 0.228188 -0.740088 0.059770 -2.601844 0.245417 -0.889274 -1.782747 1.349720 0.062562 -3.188131 -2.717919 0.036941 1.882637 -1.280331
wb_dma_ch_rf/always_11 2.096215 -0.099029 1.497662 -1.711437 -1.142789 -1.824566 2.332372 -2.533250 0.930954 0.293458 -0.385312 -2.670684 0.285437 -1.830462 0.509323 -1.444376 -3.692299 0.630475 3.957375 -0.364526
wb_dma_ch_rf/always_10 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_rf/always_17 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_rf/always_19 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_sel/assign_147_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.305879 0.274034 1.149976 -1.705857 -0.964891 -0.742220 -0.396126 0.140058 1.159343 1.218081 0.564339 -1.263249 0.928134 -0.978315 0.491791 -0.057051 -2.079700 0.842024 2.791417 -0.363757
wb_dma_wb_if/wire_slv_dout -2.003715 0.181927 4.257484 1.664345 0.868860 0.662209 -2.163381 1.629781 2.604321 6.953051 -1.629054 0.251744 3.695555 -0.077391 0.597654 0.925808 -1.481617 -3.829813 -0.427648 2.025852
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.700934 1.801949 -0.085593 -0.417743 -0.700092 -1.226907 -0.873026 -0.637009 1.393874 0.950332 -2.605145 1.691986 -0.486481 0.568137 1.660065 3.289133 -1.731948 -2.944725 2.297341 0.921558
wb_dma/wire_pointer 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_de/assign_75_mast1_dout/expr_1 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma/wire_ch3_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_ch_rf/assign_27_ptr_inv 0.599486 -2.831596 -3.236277 0.218503 -0.177296 0.827206 2.740085 -1.765853 0.094054 -0.535923 1.471410 -0.719005 0.490814 -2.005330 -0.388540 -1.133003 -0.992826 2.056114 2.838415 -2.086330
wb_dma_de/reg_adr1_inc -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_sel/input_ch6_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_de/input_mast0_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/assign_68_de_txsz/expr_1 3.129489 2.914494 -3.547491 -0.336568 -2.529549 1.069462 -0.682675 0.020930 -0.727683 0.809304 1.153855 0.448473 0.594326 -1.341502 1.997823 4.760153 -0.580969 0.519764 2.694638 -1.476737
wb_dma/wire_ch2_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_rf/input_ndnr 1.604066 -3.026228 -3.128447 1.812126 -0.104013 1.151798 3.231862 -1.950148 -0.232353 2.114072 -0.367918 -1.159487 2.148014 -3.529354 2.083790 0.319296 -1.883733 1.075874 1.099802 -2.247643
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_de/always_19/stmt_1 0.258974 -0.828960 2.756175 0.771274 -0.355803 -4.255218 5.605186 3.950262 3.232792 -2.242016 1.572691 -3.224556 0.779708 1.151891 0.511605 1.992301 -0.321998 1.273383 0.244382 -0.574057
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.048725 0.468261 -0.536780 -1.298889 0.135002 0.405833 -3.031081 0.601641 1.066412 1.428374 -0.926183 2.168369 -0.062998 -0.283036 1.159891 0.718542 -1.596662 0.309246 0.789558 -0.252953
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.138849 1.526220 -0.085837 0.299077 1.116316 2.308407 -0.878159 -2.181242 3.138565 0.188360 -1.309322 1.598406 0.421300 -0.781654 -1.429110 -0.254702 -3.063564 3.524477 -1.010193 -0.421945
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_de/assign_78_mast0_go/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma/assign_6_pt1_sel_i 1.064002 0.292522 0.189927 2.650093 0.288798 2.181198 2.371072 2.862231 0.026248 0.373078 1.291645 -3.517927 2.612447 -2.097080 1.755672 1.404072 -4.671401 1.487669 -1.597915 -1.840457
wb_dma/wire_mast1_adr 0.258974 -0.828960 2.756175 0.771274 -0.355803 -4.255218 5.605186 3.950262 3.232792 -2.242016 1.572691 -3.224556 0.779708 1.151891 0.511605 1.992301 -0.321998 1.273383 0.244382 -0.574057
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_wb_slv/input_wb_stb_i -1.664409 0.091298 2.402754 -1.481924 -2.054268 -1.658656 -0.213502 0.643593 2.864527 3.911308 -0.736570 -1.027774 2.465471 -0.610316 0.762168 0.304172 -0.234031 0.315122 3.179815 -0.170609
wb_dma_de/reg_adr1_cnt -0.890382 1.916696 -0.702678 1.664613 -2.955386 2.129606 3.445589 -0.427530 1.819046 -0.615404 1.617581 -2.598794 1.507685 -0.317198 -2.127457 0.262639 -0.350016 3.226026 2.604200 -1.120611
wb_dma_ch_sel/always_42/case_1/stmt_4 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_ch_sel/always_42/case_1/stmt_2 2.824950 -0.124911 -2.763279 1.006536 -0.008071 0.736082 2.135638 0.010499 -0.653402 -0.965908 -1.718536 0.935103 -1.025339 -0.530378 1.077305 -0.895019 -3.486915 -2.079174 1.616093 -2.015640
wb_dma_ch_sel/always_42/case_1/stmt_3 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/always_42/case_1/stmt_1 3.565170 -0.177086 0.444505 -2.247003 2.266958 -0.384339 -3.179585 -0.444234 -0.174207 1.628104 -0.094315 -3.087396 1.664351 -3.186243 7.015975 2.125945 -1.938937 4.738603 -2.404864 -0.632411
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.652489 -0.327028 -1.797071 -0.946151 2.587192 2.623531 -2.720563 3.629277 1.299210 -0.934769 2.386847 0.881782 0.353706 1.126317 -1.442041 -1.743516 -1.107129 0.228406 1.662800 -1.661194
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.419430 -0.132670 2.979065 -1.482636 -4.002320 -1.799680 0.711218 -1.011340 1.195404 4.460232 -0.403081 -4.118913 3.094331 -1.563964 1.053420 0.689167 0.707064 2.832233 1.556026 0.114355
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.600229 1.427276 0.210114 0.646129 0.846306 2.288741 -0.288341 -2.032040 2.416446 0.517653 -0.529914 0.293075 0.194901 -0.428780 -0.746672 -1.019424 -2.560805 3.153576 -0.625076 0.002311
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.604066 -3.026228 -3.128447 1.812126 -0.104013 1.151798 3.231862 -1.950148 -0.232353 2.114072 -0.367918 -1.159487 2.148014 -3.529354 2.083790 0.319296 -1.883733 1.075874 1.099802 -2.247643
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.283375 -0.328312 2.285701 -1.498553 0.654021 -0.883064 1.403483 -0.863591 0.719391 0.470713 2.082232 -4.828424 1.699508 -2.651050 2.283430 -0.513472 -2.934076 3.160976 1.527446 -0.487196
wb_dma/wire_txsz 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_de/always_14/stmt_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_wb_slv/reg_rf_ack -1.664409 0.091298 2.402754 -1.481924 -2.054268 -1.658656 -0.213502 0.643593 2.864527 3.911308 -0.736570 -1.027774 2.465471 -0.610316 0.762168 0.304172 -0.234031 0.315122 3.179815 -0.170609
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.381569 1.705988 -0.489827 -0.180625 -2.316016 -2.473804 1.676590 -1.735016 2.481014 1.931982 -2.898141 2.006887 -0.037112 -0.823838 2.533941 1.860333 1.617874 0.730088 1.541013 0.152941
wb_dma/wire_de_csr_we 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.697545 -2.731820 3.205675 -3.840237 -3.426940 -4.771742 -0.761872 0.163162 -1.382950 1.999285 -0.361135 -2.810267 0.976475 0.256322 -1.402063 -0.164138 -0.200190 -2.747820 3.775551 0.369201
wb_dma/wire_ch1_txsz 1.873296 1.997011 -0.289092 1.843712 0.865033 1.570864 1.126871 2.489550 0.601101 -0.785516 -1.564754 1.019830 -0.670154 0.278261 0.828968 -1.202483 -4.398835 -2.461194 0.104799 -0.985364
wb_dma_rf/inst_u9 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u8 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u7 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_rf/inst_u6 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_rf/inst_u5 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_rf/inst_u4 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_rf/inst_u3 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_rf/inst_u1 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_rf/inst_u0 1.582222 0.791102 2.029884 -0.054402 -0.432929 -1.466544 -0.909627 -2.846818 1.824247 2.026942 -1.127777 0.832697 0.382572 -0.686024 1.197623 2.435767 2.195812 1.393340 -0.817981 3.179042
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 3.515458 1.110935 0.920787 0.028352 0.766859 1.167262 1.204997 -5.150505 0.889496 -0.489068 1.038006 -2.348022 1.013556 -4.383378 1.030005 0.282108 -2.763115 5.440143 -0.409265 1.656910
wb_dma_inc30r/assign_2_out 1.023425 2.387237 -0.398341 0.890034 -1.535530 2.475258 1.493866 -0.080432 2.290267 -3.094554 3.302955 -2.513778 -0.059595 -0.622236 -1.506766 0.893721 -1.610863 5.953014 2.307087 0.167387
wb_dma/wire_mast1_din 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma_ch_sel/assign_2_pri0 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_rf/input_de_adr0_we -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_wb_mast/always_1/if_1/stmt_1 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_ch_sel/always_48/case_1/cond 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_rf/input_wb_rf_we -0.859908 -0.198085 1.294449 1.573868 -1.148956 -2.261604 3.535098 -2.151726 -0.481207 3.883496 -1.110628 1.854126 1.057957 -4.168457 1.131671 -2.559398 2.502449 1.132861 -3.221208 0.680867
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/assign_7_pt0_sel_i 1.596601 1.692783 -0.491990 -1.389505 1.544914 1.585806 0.228188 -0.740088 0.059770 -2.601844 0.245417 -0.889274 -1.782747 1.349720 0.062562 -3.188131 -2.717919 0.036941 1.882637 -1.280331
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.599486 -2.831596 -3.236277 0.218503 -0.177296 0.827206 2.740085 -1.765853 0.094054 -0.535923 1.471410 -0.719005 0.490814 -2.005330 -0.388540 -1.133003 -0.992826 2.056114 2.838415 -2.086330
wb_dma_wb_mast/wire_mast_pt_out -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
assert_wb_dma_ch_arb/input_state 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma/wire_ch0_csr 5.875518 2.821564 1.883935 -0.543271 -0.615334 -3.480292 1.017208 -1.746498 0.710633 0.729354 -0.794871 -1.101773 -1.185086 -0.265407 3.377816 3.454581 -2.123182 1.418040 -2.579335 0.151209
wb_dma_de/assign_69_de_adr0/expr_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_wb_slv/wire_pt_sel 3.007528 2.752153 2.366849 0.975047 0.654852 0.451011 2.674697 1.090807 -3.191998 -2.215550 3.511977 -5.825365 0.052130 -0.936785 1.616574 -1.091641 -5.429984 -1.566811 0.823859 -0.146795
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.321635 -3.701221 0.778252 -1.147280 1.643661 -2.101650 -1.769568 -1.388348 3.148659 -0.473534 -3.939324 0.672961 -0.602545 2.774942 -0.377159 2.595318 -1.783727 -1.680236 1.251586 1.369100
wb_dma_ch_sel/wire_de_start 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_wb_mast/assign_3_mast_drdy 0.280041 -0.371136 -1.074438 0.508637 5.723572 1.409977 0.595146 -2.968341 2.022941 1.016473 -3.239142 -2.841414 1.997125 1.465127 3.787387 0.922499 -0.029018 -4.487487 2.029143 -2.104339
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_de/always_5/stmt_1 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/input_mast1_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/reg_mast0_adr -3.060524 -0.696964 -2.217495 1.488191 -0.646966 2.929938 0.297634 1.375873 1.446040 2.182014 0.360216 -2.313489 3.549329 1.645356 -0.593556 2.755102 0.709515 -1.215497 2.719928 -2.871079
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.299608 -1.316423 -1.843628 1.986172 0.422744 -0.063134 2.702754 3.481685 0.751036 2.303115 -2.187933 -0.151328 2.195344 -0.522324 4.100928 0.382950 -0.386619 -2.162026 -0.310489 -3.290528
wb_dma_ch_rf/assign_15_ch_am0_we -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_rf/inst_u2 0.570434 -1.429626 -2.704967 2.076850 2.196679 0.446576 1.717874 -2.584414 0.416556 1.774184 -1.992590 0.879087 1.052178 -2.415190 2.623420 -0.302480 2.375236 1.572564 -2.938103 -0.837281
wb_dma_ch_rf/wire_ch_adr1_dewe -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_rf/always_17/if_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_de/assign_71_de_csr 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/always_42/case_1 3.962596 -1.067108 1.769143 -1.334318 2.474727 -1.032395 -3.042638 -0.939507 -0.396352 1.105267 -1.820136 -2.680624 0.169656 -1.608535 4.994999 0.918411 -4.016938 2.853667 -3.470550 0.349843
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_sel/always_6/stmt_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_rf/reg_ch_chk_sz_r 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_sel/always_3/stmt_1 1.604066 -3.026228 -3.128447 1.812126 -0.104013 1.151798 3.231862 -1.950148 -0.232353 2.114072 -0.367918 -1.159487 2.148014 -3.529354 2.083790 0.319296 -1.883733 1.075874 1.099802 -2.247643
wb_dma/wire_pointer2_s -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.945030 -2.119503 0.268091 -1.148518 -0.614163 -1.099160 0.371246 1.846271 -0.776807 -2.815101 2.521163 -1.895547 -0.426894 0.711457 -2.895045 0.100452 -2.580670 -1.486735 3.611488 -0.453677
wb_dma_ch_rf/input_de_txsz 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_wb_if/input_pt_sel_i 2.303450 3.390131 1.134560 1.462473 1.889161 3.403306 3.331786 -0.021519 0.723304 -0.769815 -0.229374 -4.406509 1.149478 0.230408 2.222400 -1.918743 -4.980967 0.247656 -0.667261 -2.039572
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.663378 -1.652681 -3.849941 2.227284 3.898439 4.112937 0.215458 -0.632743 1.011491 2.134169 -1.758187 -1.721853 3.253317 0.669199 2.836796 1.826288 -0.687115 -3.053555 1.239348 -3.606511
wb_dma/wire_mast0_go 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_1/stmt_1 -0.589669 -0.168308 -1.167929 -2.963309 -0.932186 -2.532988 -2.826344 3.127544 2.322479 0.822856 0.088835 2.653495 -0.227256 1.693907 1.692214 2.460871 2.765166 0.793998 2.224062 -1.138641
wb_dma_ch_rf/always_10/if_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_165_req_p1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.125494 -0.710065 -4.125231 0.693140 -0.522127 1.624684 1.487332 0.808176 -1.304179 -0.489380 0.510127 -1.005962 0.701351 -1.086607 1.659665 1.579309 -2.627176 -0.089119 1.710595 -3.289509
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/always_2/stmt_1 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/assign_115_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 4.301995 -1.115311 -1.194059 -0.784473 3.828990 -0.290092 0.057720 -2.255066 0.647177 -3.317514 0.613859 1.838832 -0.861813 -3.111810 1.649606 1.236298 -2.343510 2.749979 -1.311271 1.102102
wb_dma/wire_de_txsz 3.129489 2.914494 -3.547491 -0.336568 -2.529549 1.069462 -0.682675 0.020930 -0.727683 0.809304 1.153855 0.448473 0.594326 -1.341502 1.997823 4.760153 -0.580969 0.519764 2.694638 -1.476737
wb_dma_wb_slv/input_slv_pt_in -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
assert_wb_dma_ch_sel/input_ch0_csr 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.140104 0.933392 -4.339649 3.687839 1.664649 4.161160 1.285836 0.771078 1.664460 1.738010 -1.360646 1.092424 2.085238 0.888278 1.759989 2.692692 0.026773 -3.527061 1.846005 -2.637744
wb_dma_ch_sel/assign_149_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_de/wire_adr0_cnt_next -1.491132 -0.018837 0.149282 -0.729514 2.457983 -0.591910 1.891064 1.748222 4.465257 -2.707943 1.574554 -0.849924 0.119407 1.120662 0.654126 -0.902824 1.116263 4.833636 0.108148 -2.098071
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.491728 -0.389870 0.906344 1.617280 0.001699 -1.297264 2.259009 -4.708683 1.973395 1.278637 -3.619752 -1.044291 1.616601 -2.005758 2.079502 4.282171 -0.788517 0.475343 -0.822866 2.534782
wb_dma_ch_rf/always_23/if_1/block_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_rf/wire_ch0_txsz 2.203946 3.392089 -2.543547 0.458152 -3.413403 1.990907 -1.262985 0.912755 -2.138019 4.104690 -0.594438 3.437366 0.492483 -3.389662 2.151151 0.942791 -2.385744 -1.337751 0.917690 -1.512829
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.575243 -2.457000 -1.700958 1.492489 0.595489 -1.128860 -0.690261 3.630694 3.183614 1.911455 -2.258910 5.394802 -0.504942 1.615617 0.621034 1.205347 0.897211 -1.872337 -0.112106 -0.570406
wb_dma_de/always_6/if_1/if_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_sel/assign_128_req_p0 1.776402 0.249702 0.534939 -1.841352 -1.913337 -0.215139 0.551188 -3.336364 -0.178544 2.319290 -0.041648 -5.032300 2.383598 -2.242235 2.405165 0.931079 -2.314205 2.848799 2.544091 -1.347529
wb_dma_de/assign_77_read_hold/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/wire_de_adr0 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_de/wire_de_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_wb_mast/always_4 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_wb_mast/always_1 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_rf/wire_ch3_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_ch_rf/reg_ptr_valid 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_sel/always_9/stmt_1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_rf/assign_6_csr_we/expr_1 1.298007 -2.975831 0.979487 -2.517862 0.134648 -3.683571 -2.760315 -0.107058 -0.145539 2.018901 -2.756711 3.547714 -1.682139 -0.749884 1.101740 -1.309085 -1.404613 -0.768642 -0.835873 0.872857
wb_dma_ch_sel/assign_154_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma/wire_ch5_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_pri_enc/wire_pri10_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_20_ch_done_we 3.454019 -1.356030 -0.620594 -0.479283 -0.358923 -2.343680 1.543596 -2.139518 0.848645 1.891434 -2.682660 0.432345 0.257289 -1.975873 3.174148 0.861569 -1.761346 -0.439463 1.390980 -0.481910
wb_dma_wb_mast/input_wb_ack_i 0.765508 -3.228139 -1.174636 3.256388 2.174076 -0.734930 1.572337 1.377028 -1.804704 1.260552 -3.519553 -0.416409 1.276423 -0.344726 2.606176 2.781238 -2.586455 -6.134394 -2.255259 -1.625205
wb_dma_ch_rf/always_17/if_1/block_1/if_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_rf/input_dma_rest 0.573293 -3.508528 -1.619403 1.066138 3.094839 0.377428 -0.065027 2.920747 1.614200 -2.247832 1.611343 1.454442 -1.115901 1.515128 -0.805193 0.213166 -2.070771 0.431547 -0.333413 -0.790488
wb_dma_ch_sel/always_5/stmt_1 3.838339 2.620783 -0.508940 -0.021055 -0.184677 -1.370782 0.824153 -1.191168 3.306554 -0.873023 -1.648889 2.266171 -1.096537 0.708731 1.364066 3.186879 0.384373 -0.464545 2.461377 1.290049
wb_dma_ch_sel/always_40/case_1 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma/wire_de_csr 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.491728 -0.389870 0.906344 1.617280 0.001699 -1.297264 2.259009 -4.708683 1.973395 1.278637 -3.619752 -1.044291 1.616601 -2.005758 2.079502 4.282171 -0.788517 0.475343 -0.822866 2.534782
wb_dma_ch_sel/always_37/if_1/if_1 2.719439 -3.102733 0.050777 -0.156593 2.775635 -4.183095 2.347708 -2.960044 0.438971 -0.376980 1.406382 3.052508 -2.086612 -2.920339 2.065385 -1.112673 3.108774 1.152238 -0.914837 2.595304
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_rf/always_10/if_1/if_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/input_ch3_adr0 -2.136946 -3.632937 0.471098 -1.189252 2.489397 -1.707324 1.843719 2.019512 1.901492 -2.009524 1.999326 -0.585837 -0.135394 0.402940 -0.466347 -2.923626 0.492861 1.688744 0.854151 -1.255237
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_de/wire_de_txsz 3.129489 2.914494 -3.547491 -0.336568 -2.529549 1.069462 -0.682675 0.020930 -0.727683 0.809304 1.153855 0.448473 0.594326 -1.341502 1.997823 4.760153 -0.580969 0.519764 2.694638 -1.476737
wb_dma_rf/input_de_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_rf/input_de_adr0 -1.356907 -2.481719 0.028795 -3.429817 3.473321 -2.841400 -2.274913 1.820053 2.739823 -1.247649 1.133609 1.268434 0.010106 1.041409 1.971977 0.737112 3.123985 1.166486 1.286439 -0.416070
wb_dma_de/always_2/if_1 -1.679004 -1.216571 1.014148 -1.179870 2.302673 -2.038469 0.056764 2.253905 5.259719 -0.780677 0.987528 1.810361 0.063627 0.679115 1.167398 -0.340764 3.035940 4.052456 0.243375 0.138258
wb_dma_ch_sel/assign_102_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.176466 -2.518310 3.244491 3.929826 1.860815 -1.401229 4.300040 -0.821041 1.068497 2.130291 0.135321 -2.013245 2.008383 -2.342432 2.375167 -1.120795 0.609360 0.558744 -2.595526 1.891623
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_wb_mast/assign_4_mast_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.299608 -1.316423 -1.843628 1.986172 0.422744 -0.063134 2.702754 3.481685 0.751036 2.303115 -2.187933 -0.151328 2.195344 -0.522324 4.100928 0.382950 -0.386619 -2.162026 -0.310489 -3.290528
wb_dma_ch_rf/always_2/if_1 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma/input_wb1_err_i 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_sel/input_dma_busy 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_sel/assign_4_pri1 2.573669 -0.597648 -1.509691 -1.501510 -0.217674 -0.875316 1.655690 -1.281667 -0.012242 -2.187682 0.133146 -0.129251 -1.663432 -0.540873 -0.223629 -1.598463 -3.153631 -0.002557 3.645728 -1.296404
wb_dma_de/always_2/if_1/cond -0.493827 0.486817 0.650941 0.417806 -0.995678 -2.437119 2.856602 3.009433 5.619482 -0.843809 -0.494566 0.992968 0.165880 1.811666 0.349394 1.464272 1.592273 2.357355 1.867066 -0.640233
wb_dma_ch_rf/reg_ch_csr_r 0.636196 -3.389029 1.242538 3.450889 3.180717 -0.514718 4.279412 -2.036007 2.851254 -0.929553 -0.346379 -1.352253 1.065483 0.636092 -0.942680 1.528818 0.399168 -1.421071 -0.678870 1.956117
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_wb_if/wire_slv_we -1.638078 -1.344616 2.152162 2.631576 0.592002 -2.479316 4.314338 -0.389563 0.603077 3.213877 -0.915667 1.868822 0.721697 -2.994893 0.842444 -3.590030 1.946376 0.621944 -4.108851 0.540755
wb_dma_de/assign_70_de_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_ch_sel/always_38/case_1/stmt_4 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/reg_ch_sel_r 2.719439 -3.102733 0.050777 -0.156593 2.775635 -4.183095 2.347708 -2.960044 0.438971 -0.376980 1.406382 3.052508 -2.086612 -2.920339 2.065385 -1.112673 3.108774 1.152238 -0.914837 2.595304
wb_dma_ch_sel/always_38/case_1/stmt_1 2.396783 1.012378 -1.228856 0.464214 -4.156673 -1.709123 0.975028 0.552451 2.230534 1.546611 0.034798 2.493470 0.712568 -0.259028 -0.022803 5.421359 1.791339 0.454464 2.627325 1.258875
wb_dma_ch_sel/always_38/case_1/stmt_3 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/always_38/case_1/stmt_2 2.824950 -0.124911 -2.763279 1.006536 -0.008071 0.736082 2.135638 0.010499 -0.653402 -0.965908 -1.718536 0.935103 -1.025339 -0.530378 1.077305 -0.895019 -3.486915 -2.079174 1.616093 -2.015640
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_pri_enc/wire_pri30_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/reg_ch_sel_d -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_rf/assign_14_ch_adr0_we -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_rf/wire_ch1_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.341931 1.327606 -1.082808 3.762887 0.333452 4.682656 1.151681 1.401157 5.668750 0.968074 1.206284 2.306313 1.008724 -1.036314 -1.100785 -1.127403 -0.445565 4.915434 1.151226 0.152349
wb_dma_rf/wire_pause_req 2.312822 -3.351324 1.759040 -2.334515 0.869262 -4.517067 -1.159030 -1.510132 0.612247 -0.283289 -1.091652 2.547836 -2.346351 0.844070 -1.029824 0.111236 -1.060948 -2.436636 1.301006 2.439307
wb_dma_ch_sel/assign_95_valid 1.315755 2.929968 0.627394 -0.486945 0.332000 -1.309674 -0.828233 -3.521737 4.290213 4.266353 -3.248827 0.844874 1.745446 -1.163195 4.879194 3.156332 2.817011 1.546152 1.178231 0.516043
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.599486 -2.831596 -3.236277 0.218503 -0.177296 0.827206 2.740085 -1.765853 0.094054 -0.535923 1.471410 -0.719005 0.490814 -2.005330 -0.388540 -1.133003 -0.992826 2.056114 2.838415 -2.086330
wb_dma_ch_rf/reg_ch_stop 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_146_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/always_45/case_1/stmt_1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/input_dma_abort 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/input_adr1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/input_adr0 -3.489050 -3.229822 1.952737 0.724154 2.045668 -0.512139 0.407866 3.429359 3.677015 1.555251 0.297590 1.666334 1.045877 0.423460 0.103207 -2.665032 1.897413 -0.039236 0.559791 0.931847
wb_dma_ch_arb/reg_next_state -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_wb_mast/input_wb_err_i 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_wb_if/wire_wbs_data_o 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma_de/assign_73_dma_busy 1.375053 -2.730376 -1.959007 -3.600233 -0.001756 -3.631810 -1.598060 -0.112152 -1.820143 -0.676429 4.503067 3.823121 -2.330734 -1.149128 -0.633165 0.531757 1.560341 -0.498302 2.995883 0.451534
wb_dma_de/always_22/if_1 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_rf/wire_ch2_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_de/input_de_start 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_pri_enc_sub/always_3/if_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/wire_pri28_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma_ch_rf/always_25/if_1/if_1 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_ch_sel/assign_98_valid/expr_1 -1.970879 -0.833251 0.663437 0.231666 -0.660909 -1.220556 1.081331 -2.190600 3.663321 3.817751 -0.687061 0.140717 2.599224 -1.184009 1.375436 1.268192 4.844483 2.510182 1.069166 0.747401
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.893702 -1.803735 0.981100 1.977337 1.024359 -1.276193 3.689269 -4.290006 1.640915 -0.043774 -0.514769 -2.050684 1.327074 -0.746233 0.400099 2.746957 1.597595 -0.230806 0.309788 2.196744
wb_dma_ch_sel/reg_pointer 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_wb_if/input_wb_err_i 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/input_de_csr 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_165_req_p1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/input_de_adr0_we -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_sel/assign_161_req_p1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.636196 -3.389029 1.242538 3.450889 3.180717 -0.514718 4.279412 -2.036007 2.851254 -0.929553 -0.346379 -1.352253 1.065483 0.636092 -0.942680 1.528818 0.399168 -1.421071 -0.678870 1.956117
wb_dma_ch_sel/assign_129_req_p0 1.776402 0.249702 0.534939 -1.841352 -1.913337 -0.215139 0.551188 -3.336364 -0.178544 2.319290 -0.041648 -5.032300 2.383598 -2.242235 2.405165 0.931079 -2.314205 2.848799 2.544091 -1.347529
wb_dma_de/wire_de_ack 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_arb 0.681276 -4.218546 -0.195322 0.613497 -0.548629 -2.454491 4.124055 -4.473508 -0.161624 2.231024 -2.179620 -1.272621 0.944966 -2.875384 1.625350 -1.985592 1.503157 1.849744 -0.848492 -0.212743
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_pri_enc_sub/always_3/if_1/cond 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.599486 -2.831596 -3.236277 0.218503 -0.177296 0.827206 2.740085 -1.765853 0.094054 -0.535923 1.471410 -0.719005 0.490814 -2.005330 -0.388540 -1.133003 -0.992826 2.056114 2.838415 -2.086330
wb_dma/wire_de_txsz_we 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_pri_enc/wire_pri16_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.096215 -0.099029 1.497662 -1.711437 -1.142789 -1.824566 2.332372 -2.533250 0.930954 0.293458 -0.385312 -2.670684 0.285437 -1.830462 0.509323 -1.444376 -3.692299 0.630475 3.957375 -0.364526
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_pri_enc/wire_pri7_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_wb_if/wire_mast_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.511507 0.073340 -4.801922 1.061726 -1.435006 1.921482 0.219524 -1.678870 -1.164176 1.697745 0.834654 2.165093 0.633743 -2.661831 1.163301 2.774820 0.187104 0.004609 2.108510 -1.022472
wb_dma_wb_if/input_wb_cyc_i 0.472796 1.531445 2.991789 0.065759 -2.299923 -1.189744 2.933003 1.268348 -3.259824 2.596564 1.336020 -7.254860 2.889673 -0.875903 3.764482 -0.374654 -1.535032 -1.561867 0.357672 -1.231667
wb_dma_ch_sel/assign_97_valid -0.305281 1.179249 1.225507 -0.472369 -0.416970 -0.877878 -1.800208 -1.660534 5.445704 4.726777 -2.156133 0.084482 2.999608 -0.393280 3.239519 4.327226 2.473557 3.067202 1.221617 0.535906
wb_dma/wire_mast0_drdy 0.360819 0.088532 -2.126926 -1.241739 5.312935 -0.074567 -0.578704 -2.121210 1.179753 -0.453520 -1.659225 -0.693131 0.927818 1.824220 3.162131 1.755397 1.550357 -4.250560 2.232624 -2.306286
wb_dma_ch_pri_enc/wire_pri8_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_wb_if/wire_pt_sel_o 2.303450 3.390131 1.134560 1.462473 1.889161 3.403306 3.331786 -0.021519 0.723304 -0.769815 -0.229374 -4.406509 1.149478 0.230408 2.222400 -1.918743 -4.980967 0.247656 -0.667261 -2.039572
wb_dma_de/assign_77_read_hold/expr_1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_pri_enc/wire_pri22_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/assign_135_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/wire_gnt_p0_d -0.454998 -5.050205 -1.428496 2.494131 -0.759044 -0.873745 4.996687 -1.129628 0.084633 2.077766 -0.464726 -1.356190 2.167127 -3.234103 1.420641 -0.998413 1.041441 3.174804 -2.047490 -1.470255
wb_dma_de/assign_20_adr0_cnt_next -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.025392 0.160941 -0.938464 -1.032066 1.447810 2.440626 0.184467 0.410303 -0.046565 -2.070400 1.407847 -2.273509 -0.348917 1.590845 -0.002887 -2.377741 -2.122217 0.521537 2.067038 -2.170119
wb_dma_ch_sel/assign_153_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_de/assign_82_rd_ack/expr_1 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 3.454019 -1.356030 -0.620594 -0.479283 -0.358923 -2.343680 1.543596 -2.139518 0.848645 1.891434 -2.682660 0.432345 0.257289 -1.975873 3.174148 0.861569 -1.761346 -0.439463 1.390980 -0.481910
wb_dma_de/reg_de_csr_we 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma/wire_wb0_ack_o -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_pri_enc/wire_pri23_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_103_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.589669 -0.168308 -1.167929 -2.963309 -0.932186 -2.532988 -2.826344 3.127544 2.322479 0.822856 0.088835 2.653495 -0.227256 1.693907 1.692214 2.460871 2.765166 0.793998 2.224062 -1.138641
wb_dma_rf/wire_ch1_txsz 1.873296 1.997011 -0.289092 1.843712 0.865033 1.570864 1.126871 2.489550 0.601101 -0.785516 -1.564754 1.019830 -0.670154 0.278261 0.828968 -1.202483 -4.398835 -2.461194 0.104799 -0.985364
wb_dma_de/always_23/block_1/stmt_13 1.429782 2.173503 -1.743067 1.364664 -0.740045 -1.363218 1.638766 4.792888 3.137692 -0.025012 0.552069 3.191716 0.280840 0.474251 2.687908 3.861199 1.857932 0.316113 0.437743 -1.031633
wb_dma_de/always_23/block_1/stmt_14 2.120128 -2.966117 -2.015124 -3.905665 3.415004 -0.591558 -3.266406 -3.320145 0.256269 -1.147066 3.667891 0.123026 0.388911 -3.208526 1.492613 2.082036 0.722910 4.606969 1.610442 0.690659
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 3.202110 -0.874918 -2.282074 -0.173360 -0.729117 -0.216249 2.041147 -3.723544 -0.940625 -0.049211 -0.445219 -0.038699 -0.490416 -2.405241 0.792309 -0.321385 -1.611873 0.482576 2.173039 -0.581834
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_ch_rf/input_ch_sel 2.572927 -4.248049 -1.355941 -0.746853 1.367197 -4.846141 -0.384465 3.640949 -2.314964 1.132561 4.843168 3.581392 -1.357740 -0.902038 1.981717 2.436314 0.507921 -2.724418 -0.309942 0.505134
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_wb_if/wire_wb_addr_o -2.570441 0.125298 1.101198 -0.034715 -1.388616 1.265974 1.358979 0.915893 1.317395 1.478236 1.177287 -4.425075 3.023369 -0.190158 -0.297427 -0.326865 -0.956874 1.902968 1.939509 -1.836487
wb_dma_ch_rf/wire_ch_txsz_we 2.511507 0.073340 -4.801922 1.061726 -1.435006 1.921482 0.219524 -1.678870 -1.164176 1.697745 0.834654 2.165093 0.633743 -2.661831 1.163301 2.774820 0.187104 0.004609 2.108510 -1.022472
wb_dma_de/assign_70_de_adr1/expr_1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_ch_sel/assign_116_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -1.078962 -0.060456 -1.744691 1.506534 -0.254531 -0.211765 0.448731 2.796826 3.331027 2.497730 -2.429822 4.650486 0.287393 1.124716 1.134084 0.382877 1.799042 -2.669180 1.823576 -0.943666
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_wb_mast/wire_wb_addr_o -2.570441 0.125298 1.101198 -0.034715 -1.388616 1.265974 1.358979 0.915893 1.317395 1.478236 1.177287 -4.425075 3.023369 -0.190158 -0.297427 -0.326865 -0.956874 1.902968 1.939509 -1.836487
wb_dma_ch_rf/reg_ch_csr_r2 2.096215 -0.099029 1.497662 -1.711437 -1.142789 -1.824566 2.332372 -2.533250 0.930954 0.293458 -0.385312 -2.670684 0.285437 -1.830462 0.509323 -1.444376 -3.692299 0.630475 3.957375 -0.364526
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_ch_sel/assign_11_pri3 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_de 2.309368 -1.841498 1.346706 0.128837 0.329319 -3.138269 1.449972 -4.345421 0.875441 1.627298 -1.391372 0.413287 0.368726 -1.549374 0.972268 2.419269 1.647139 -0.288764 -0.595822 2.644910
wb_dma_wb_slv/wire_wb_data_o -1.892977 0.492802 2.763800 -0.720214 1.010709 0.940435 -0.059432 2.370844 1.303093 -0.737624 6.194716 -2.629468 1.276803 -0.200584 -1.970059 -1.793502 -1.648740 1.362708 3.845940 0.516100
wb_dma_inc30r/always_1/stmt_1 -0.657389 2.571390 -0.469762 3.059038 -0.416295 4.792955 1.337217 1.324862 4.068824 -0.651690 2.713823 -1.030948 0.442456 -0.692716 0.044536 -1.166098 -0.238279 5.697471 2.107769 0.236878
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/assign_127_req_p0 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_94_valid 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_pri_enc/wire_pri12_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/always_20/if_1/block_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.663572 -1.630817 -0.113366 -0.552336 -0.362930 -1.698226 2.485008 -2.159819 1.560319 1.272019 -2.263343 -0.001811 0.011586 -1.997345 1.532237 -1.627332 -3.610902 -0.348114 3.155034 -0.829201
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_wb_if/input_slv_din -1.892977 0.492802 2.763800 -0.720214 1.010709 0.940435 -0.059432 2.370844 1.303093 -0.737624 6.194716 -2.629468 1.276803 -0.200584 -1.970059 -1.793502 -1.648740 1.362708 3.845940 0.516100
wb_dma_ch_sel/assign_94_valid/expr_1 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.440501 0.791925 0.077895 -1.167041 -0.443897 0.605705 -3.095722 0.269635 0.970248 2.347333 -1.021705 1.597753 0.503851 -0.953607 1.195754 1.014586 -2.727554 0.001066 1.275757 0.127686
wb_dma_de/always_21 -0.299608 -1.316423 -1.843628 1.986172 0.422744 -0.063134 2.702754 3.481685 0.751036 2.303115 -2.187933 -0.151328 2.195344 -0.522324 4.100928 0.382950 -0.386619 -2.162026 -0.310489 -3.290528
wb_dma_de/always_22 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_de/always_23 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_ch_pri_enc/wire_pri1_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/assign_78_mast0_go 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/wire_dma_done 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_rf/input_wb_rf_adr 1.029297 3.418600 6.578391 -1.671423 -1.129578 -2.371346 -2.854318 0.821658 2.184511 4.108127 -0.738847 2.059072 0.217525 -1.637021 1.024640 -0.779939 -2.098041 -0.280632 -0.598980 4.219548
wb_dma_wb_if -1.395937 -1.116323 2.652745 2.475657 0.133881 -0.895853 3.546114 -1.097807 -0.165111 1.378013 -0.913485 0.329776 0.602462 -1.265458 -1.476738 -2.441623 0.322059 -2.265797 -1.865656 1.855759
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma_ch_pri_enc/wire_pri25_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_wb_mast/reg_mast_cyc 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/input_wb_rf_we -0.627567 0.407444 0.288424 3.601539 -1.146894 0.059965 5.135224 -2.575921 0.321246 2.571870 -0.113596 0.763020 1.848559 -4.431289 0.291528 -1.721561 2.405642 1.738353 -2.123239 0.939755
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_rf/always_20 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_de/always_6/if_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_wb_slv/always_4/stmt_1 -2.003715 0.181927 4.257484 1.664345 0.868860 0.662209 -2.163381 1.629781 2.604321 6.953051 -1.629054 0.251744 3.695555 -0.077391 0.597654 0.925808 -1.481617 -3.829813 -0.427648 2.025852
wb_dma_de/assign_3_ptr_valid 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_wb_mast/input_pt_sel 2.069555 1.873236 2.072044 3.233734 0.838486 1.815270 3.344887 1.713292 1.597941 -1.015426 -0.374122 -3.337415 1.283707 -1.411711 0.379504 0.020343 -6.636417 0.703835 -1.270031 -0.505050
wb_dma_ch_pri_enc/wire_pri15_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_wb_slv/input_wb_we_i -0.886698 1.339042 4.020721 -3.086813 1.035678 -1.699669 -2.668045 -0.814346 2.692397 0.875169 -4.410223 -3.104143 1.684759 1.566160 0.940128 0.834207 -4.325623 0.100300 -0.560799 -1.419462
wb_dma_de/reg_tsz_cnt_is_0_r 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 4.940970 2.405793 -0.548817 -1.038628 2.465657 1.667252 -1.637593 -3.697795 1.535269 -2.221180 1.180735 1.923182 -0.976549 -3.623065 1.372400 0.985233 -3.437345 4.466584 0.200033 1.873001
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_mast1_drdy 0.891512 1.225304 2.309199 -0.363308 0.179990 -0.290497 -0.025261 -0.021684 1.110080 0.570860 -1.998031 -0.196296 -0.384939 -0.204145 0.344047 -2.226903 -3.660768 -1.147945 0.883692 0.389508
wb_dma_ch_rf/wire_ch_csr_we 0.696360 -1.584828 2.961765 2.319486 0.488333 -1.778479 3.472069 -2.841954 0.283602 2.830802 0.223623 -2.712067 2.489327 -3.572405 2.619337 -0.379314 1.199556 1.923108 -1.926809 1.980679
wb_dma_ch_pri_enc/inst_u9 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_8_ch_csr 1.623377 -1.608367 2.153511 -0.030997 1.006022 -2.818597 0.647911 -3.402563 0.815865 1.075687 0.777993 -1.750782 1.088526 -1.611106 1.556038 2.667728 2.271024 1.973268 -1.036507 2.681759
wb_dma_ch_rf/wire_this_ptr_set 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_pri_enc/inst_u5 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u4 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u7 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u6 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u0 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u3 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u2 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_de_start 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.776402 0.249702 0.534939 -1.841352 -1.913337 -0.215139 0.551188 -3.336364 -0.178544 2.319290 -0.041648 -5.032300 2.383598 -2.242235 2.405165 0.931079 -2.314205 2.848799 2.544091 -1.347529
wb_dma_rf/wire_ch_stop 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_rf/input_de_adr0 -1.356907 -2.481719 0.028795 -3.429817 3.473321 -2.841400 -2.274913 1.820053 2.739823 -1.247649 1.133609 1.268434 0.010106 1.041409 1.971977 0.737112 3.123985 1.166486 1.286439 -0.416070
wb_dma_ch_rf/input_de_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_wb_if/input_wbs_data_i 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_de/reg_tsz_dec 2.931645 2.743618 -1.620134 -1.322794 -2.409073 0.726819 -0.815478 0.227774 -1.350965 0.459972 1.622463 -2.195246 1.112060 -1.484900 1.901975 3.854458 -2.482766 0.899790 2.554701 -1.482560
wb_dma_ch_sel/input_ch0_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_sel/input_ch0_am1 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma_ch_sel/assign_162_req_p1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.125494 -0.710065 -4.125231 0.693140 -0.522127 1.624684 1.487332 0.808176 -1.304179 -0.489380 0.510127 -1.005962 0.701351 -1.086607 1.659665 1.579309 -2.627176 -0.089119 1.710595 -3.289509
wb_dma_rf/wire_ch5_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_rf/wire_ch_am1_we -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_inc30r/wire_out -1.967910 -1.092382 -0.025404 0.034774 2.085367 0.811292 2.901908 -0.165310 2.765257 -2.366708 2.693789 -3.172669 0.951708 -0.254656 -0.084870 -2.008589 0.792127 5.416500 0.359492 -2.009800
wb_dma_ch_pri_enc/reg_pri_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/input_wb0_we_i -0.886698 1.339042 4.020721 -3.086813 1.035678 -1.699669 -2.668045 -0.814346 2.692397 0.875169 -4.410223 -3.104143 1.684759 1.566160 0.940128 0.834207 -4.325623 0.100300 -0.560799 -1.419462
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.491132 -0.018837 0.149282 -0.729514 2.457983 -0.591910 1.891064 1.748222 4.465257 -2.707943 1.574554 -0.849924 0.119407 1.120662 0.654126 -0.902824 1.116263 4.833636 0.108148 -2.098071
wb_dma_ch_rf/wire_ch_txsz_dewe 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_de/always_22/if_1/stmt_2 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma/wire_de_ack 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_wb_mast/always_1/if_1 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_wb_if/wire_wb_cyc_o 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/assign_143_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_wb_mast/wire_mast_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma/wire_slv0_dout -1.634417 1.082099 3.857220 0.110603 -0.686521 0.256903 -3.341671 0.650832 1.988324 7.518213 -1.875025 -0.033973 3.830104 -0.323657 1.076463 1.953179 -0.634161 -2.847804 0.130018 1.709016
wb_dma_ch_sel/reg_am1 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma_ch_sel/input_next_ch 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma_de/always_9 2.931645 2.743618 -1.620134 -1.322794 -2.409073 0.726819 -0.815478 0.227774 -1.350965 0.459972 1.622463 -2.195246 1.112060 -1.484900 1.901975 3.854458 -2.482766 0.899790 2.554701 -1.482560
wb_dma_de/always_8 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_wb_mast/always_1/if_1/cond 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_rf/always_1/case_1/stmt_12 -1.007217 0.032093 -0.384223 -1.506845 1.224475 2.150330 -3.737795 3.115879 1.167022 -0.552609 0.892932 0.083654 0.223240 1.665673 -0.542606 -0.056092 -2.712915 -0.314090 2.103809 -0.869241
wb_dma_rf/always_1/case_1/stmt_13 -1.161124 1.169224 0.291751 -0.867422 -1.868550 -0.471433 0.687787 2.844711 1.688662 -1.253656 0.239120 1.995709 -1.485641 0.922366 -1.112513 -2.698513 -0.458272 1.262278 1.838567 -0.837120
wb_dma_de/always_3 -0.890382 1.916696 -0.702678 1.664613 -2.955386 2.129606 3.445589 -0.427530 1.819046 -0.615404 1.617581 -2.598794 1.507685 -0.317198 -2.127457 0.262639 -0.350016 3.226026 2.604200 -1.120611
wb_dma_de/always_2 -1.679004 -1.216571 1.014148 -1.179870 2.302673 -2.038469 0.056764 2.253905 5.259719 -0.780677 0.987528 1.810361 0.063627 0.679115 1.167398 -0.340764 3.035940 4.052456 0.243375 0.138258
wb_dma_de/always_5 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_de/always_4 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_de/always_7 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_de/always_6 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_sel/input_ch3_txsz 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_11/if_1 2.096215 -0.099029 1.497662 -1.711437 -1.142789 -1.824566 2.332372 -2.533250 0.930954 0.293458 -0.385312 -2.670684 0.285437 -1.830462 0.509323 -1.444376 -3.692299 0.630475 3.957375 -0.364526
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/always_45/case_1/cond -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/assign_68_de_txsz 3.129489 2.914494 -3.547491 -0.336568 -2.529549 1.069462 -0.682675 0.020930 -0.727683 0.809304 1.153855 0.448473 0.594326 -1.341502 1.997823 4.760153 -0.580969 0.519764 2.694638 -1.476737
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_rf/always_20/if_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma/input_wb0s_data_i 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_de/reg_dma_done_d 3.283973 -1.067085 -1.494761 0.457572 -0.057906 -1.733103 0.510340 -0.904853 -0.191843 1.228289 -3.326087 2.383835 -0.901705 -0.572791 2.432815 1.270337 -1.216799 -2.431884 -0.124565 -0.248292
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_wb_slv/assign_1_rf_sel -2.697545 -2.731820 3.205675 -3.840237 -3.426940 -4.771742 -0.761872 0.163162 -1.382950 1.999285 -0.361135 -2.810267 0.976475 0.256322 -1.402063 -0.164138 -0.200190 -2.747820 3.775551 0.369201
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.555748 -3.888825 -1.360979 1.311502 1.564792 0.898125 -0.456863 0.704086 -1.543067 2.142873 -0.816378 -1.578427 1.987455 -2.527025 2.977568 2.121357 -5.151802 0.180898 -2.575089 -1.738730
wb_dma_de/always_4/if_1/if_1/cond 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_sel/assign_376_gnt_p1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/wire_wr_ack 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.125494 -0.710065 -4.125231 0.693140 -0.522127 1.624684 1.487332 0.808176 -1.304179 -0.489380 0.510127 -1.005962 0.701351 -1.086607 1.659665 1.579309 -2.627176 -0.089119 1.710595 -3.289509
wb_dma_ch_arb/always_1 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_arb/always_2 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma/wire_ch0_txsz 2.817721 1.261370 -3.803467 0.662711 -1.786982 1.504296 -0.707012 -0.003907 -0.606579 1.832381 -0.644547 1.611449 0.737119 -1.338524 2.120304 3.678572 -1.130981 -0.613459 1.599601 -1.540367
wb_dma_de/always_19 0.258974 -0.828960 2.756175 0.771274 -0.355803 -4.255218 5.605186 3.950262 3.232792 -2.242016 1.572691 -3.224556 0.779708 1.151891 0.511605 1.992301 -0.321998 1.273383 0.244382 -0.574057
wb_dma_de/always_18 -3.060524 -0.696964 -2.217495 1.488191 -0.646966 2.929938 0.297634 1.375873 1.446040 2.182014 0.360216 -2.313489 3.549329 1.645356 -0.593556 2.755102 0.709515 -1.215497 2.719928 -2.871079
wb_dma_de/always_15 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_de/always_14 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/always_11 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/always_13 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma_de/always_12 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.709326 1.232843 3.290235 -3.772251 -0.051278 -3.846851 -2.850205 0.683452 1.444082 1.959391 -1.461914 1.712541 -1.076586 -0.360547 1.873019 -1.486029 -1.414465 -0.319939 1.085920 0.862026
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_pri_enc/wire_pri13_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/reg_read_r 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.035792 -1.295456 -1.353121 1.256098 -0.266025 -0.306929 3.197496 -1.392634 0.095960 1.250201 -2.815765 -0.464167 0.453473 -1.988034 2.269770 -0.729514 -4.005824 -1.522969 1.410668 -1.686381
wb_dma/assign_9_slv0_pt_in -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_rf/always_17/if_1/block_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.499789 -3.136472 0.588041 3.385963 2.472021 -1.044116 5.038321 -2.060242 3.393747 -0.831276 -0.508624 -0.560757 0.841080 1.224567 -0.947644 0.842716 3.236764 -1.664157 0.663609 1.796525
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_pri_enc/wire_pri2_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/always_11/stmt_1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_rf/wire_ch_adr1_we -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel_checker/input_ch_sel -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma_ch_sel/input_ch1_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma/wire_slv0_pt_in -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_rf/always_2/if_1/if_1/cond 1.298007 -2.975831 0.979487 -2.517862 0.134648 -3.683571 -2.760315 -0.107058 -0.145539 2.018901 -2.756711 3.547714 -1.682139 -0.749884 1.101740 -1.309085 -1.404613 -0.768642 -0.835873 0.872857
wb_dma_pri_enc_sub/reg_pri_out_d 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/always_4/case_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/wire_pri29_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_de/wire_read_hold 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_rf/wire_sw_pointer 2.164501 1.567852 -0.417486 0.500945 -3.913550 -3.038281 2.177241 -0.017696 0.579445 1.387915 -5.020249 3.005228 -1.582685 -0.230331 2.397204 -0.254013 0.541451 0.276651 -1.294339 -0.581492
wb_dma/wire_slv0_din 0.211770 -0.679013 1.199903 -0.085175 0.210880 0.983992 -2.670751 3.105673 1.117167 -1.954322 2.145666 -0.880731 0.326242 0.371625 -0.205147 0.024144 -0.392624 1.732045 3.224638 3.232500
wb_dma_ch_rf/input_dma_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_158_req_p1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_17_ch_am1_we -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_ch_rf/assign_7_pointer_s -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_pri_enc_sub/input_valid 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/assign_161_req_p1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/input_dma_rest 0.573293 -3.508528 -1.619403 1.066138 3.094839 0.377428 -0.065027 2.920747 1.614200 -2.247832 1.611343 1.454442 -1.115901 1.515128 -0.805193 0.213166 -2.070771 0.431547 -0.333413 -0.790488
wb_dma_ch_sel/input_de_ack 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/reg_valid_sel 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_de/assign_64_tsz_cnt_is_0_d 3.202110 -0.874918 -2.282074 -0.173360 -0.729117 -0.216249 2.041147 -3.723544 -0.940625 -0.049211 -0.445219 -0.038699 -0.490416 -2.405241 0.792309 -0.321385 -1.611873 0.482576 2.173039 -0.581834
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_wb_mast/always_4/stmt_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/assign_375_gnt_p0 -0.454998 -5.050205 -1.428496 2.494131 -0.759044 -0.873745 4.996687 -1.129628 0.084633 2.077766 -0.464726 -1.356190 2.167127 -3.234103 1.420641 -0.998413 1.041441 3.174804 -2.047490 -1.470255
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma/inst_u2 2.309368 -1.841498 1.346706 0.128837 0.329319 -3.138269 1.449972 -4.345421 0.875441 1.627298 -1.391372 0.413287 0.368726 -1.549374 0.972268 2.419269 1.647139 -0.288764 -0.595822 2.644910
wb_dma/inst_u1 2.844854 -1.489708 0.124860 -0.333340 0.975513 -2.563750 0.185144 -3.955410 0.656425 0.570623 -1.031426 0.436281 -0.300550 -0.870859 1.702427 2.837130 2.161086 0.860416 -0.982667 2.112539
wb_dma/inst_u0 -0.050793 1.320177 1.073475 0.548877 -0.096378 -1.238724 0.145195 -2.110308 1.783758 2.551409 -0.661845 1.967826 0.536285 -1.691675 1.023049 0.400922 3.644953 1.969209 -1.741657 2.180706
wb_dma/inst_u4 0.978140 0.906991 2.408611 -0.086573 0.120644 -0.563452 2.614867 -1.963979 -1.278538 1.544347 -3.356173 -5.601988 1.328928 0.350589 3.242256 -2.228802 -2.820904 -2.552910 -0.213598 -1.410349
wb_dma_ch_rf/assign_2_ch_adr1 -2.180935 0.775872 -0.999447 1.294779 -3.500624 3.440190 1.203766 -1.363100 0.432014 2.879522 0.637024 1.079620 1.462096 -1.718801 -3.456438 -2.038754 -0.843233 -0.017056 3.509691 -0.420705
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_de/wire_de_csr 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_ch_sel/always_40/case_1/stmt_1 0.536233 -3.859957 -3.472174 1.257861 0.349721 0.907620 2.890432 -1.637565 0.957576 0.620025 -0.060356 0.965666 0.586717 -2.138901 -0.056798 -1.557349 -1.093369 1.229376 2.197374 -1.918394
wb_dma_ch_sel/always_40/case_1/stmt_2 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma_ch_sel/always_40/case_1/stmt_4 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_pri_enc_sub 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/reg_ch_am1_r -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_de/assign_72_dma_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/reg_ptr_adr_low -2.068932 -1.640058 -2.078987 2.016451 2.203982 2.801829 0.361846 2.160617 2.004894 0.788604 1.091311 -1.417431 2.751486 1.581758 0.092997 2.699197 -0.066786 -1.535830 1.630062 -2.362355
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_de/reg_state 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_ch_rf/always_26/if_1 2.164501 1.567852 -0.417486 0.500945 -3.913550 -3.038281 2.177241 -0.017696 0.579445 1.387915 -5.020249 3.005228 -1.582685 -0.230331 2.397204 -0.254013 0.541451 0.276651 -1.294339 -0.581492
wb_dma_de/always_23/block_1/case_1/block_5/if_1 4.301995 -1.115311 -1.194059 -0.784473 3.828990 -0.290092 0.057720 -2.255066 0.647177 -3.317514 0.613859 1.838832 -0.861813 -3.111810 1.649606 1.236298 -2.343510 2.749979 -1.311271 1.102102
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_sel/assign_113_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_inc30r/always_1 -0.657389 2.571390 -0.469762 3.059038 -0.416295 4.792955 1.337217 1.324862 4.068824 -0.651690 2.713823 -1.030948 0.442456 -0.692716 0.044536 -1.166098 -0.238279 5.697471 2.107769 0.236878
wb_dma_de/always_23/block_1/case_1/cond 4.953505 -0.381727 0.848042 0.409525 -0.317685 -2.668418 1.340299 -5.617516 0.141954 1.107435 -1.370136 0.176099 0.039053 -1.888682 0.731450 4.467930 -0.367848 -0.879134 -0.063341 3.214921
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.776402 0.249702 0.534939 -1.841352 -1.913337 -0.215139 0.551188 -3.336364 -0.178544 2.319290 -0.041648 -5.032300 2.383598 -2.242235 2.405165 0.931079 -2.314205 2.848799 2.544091 -1.347529
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.726588 1.760055 -3.322075 -0.615106 -1.313174 1.785065 -0.919689 0.955007 -1.573376 -1.114733 2.158186 -0.245390 0.034029 -0.777561 0.650146 3.083504 -2.409219 0.585683 2.043417 -1.820539
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -1.954745 -3.021000 -0.008298 1.071341 -1.401850 -0.050102 2.955756 -2.334538 0.441399 4.423069 -1.354617 -2.087876 3.001227 -2.513730 0.910832 -2.057107 0.601463 0.428190 1.348678 -1.280405
wb_dma_ch_sel/assign_148_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma/wire_ndr 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.951358 -3.969392 -2.894785 1.169788 0.962392 0.403326 3.553929 -1.131276 1.188359 0.880702 -0.356821 0.917119 0.714012 -1.981940 0.725429 -3.260153 0.761596 1.263717 1.489681 -2.249458
wb_dma_rf/input_dma_done_all 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_de/assign_66_dma_done 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma/wire_ch4_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/input_ch3_csr 2.803336 1.684135 -0.193080 0.607673 0.670688 -0.500306 -1.304532 -0.599710 1.628097 2.692195 -3.898283 -0.230909 1.059913 -0.505453 5.899647 3.286923 0.121447 1.462877 -2.641959 -0.639166
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_de/wire_adr1_cnt_next 0.707300 1.791499 -0.544220 1.616590 -1.112514 2.176558 3.354369 -0.056372 1.826695 -2.117104 2.336517 -2.843105 0.666199 -0.990332 -1.001147 -0.061604 -1.994428 4.427151 1.536892 -1.057732
wb_dma/wire_de_adr0 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/reg_adr0_cnt -1.679004 -1.216571 1.014148 -1.179870 2.302673 -2.038469 0.056764 2.253905 5.259719 -0.780677 0.987528 1.810361 0.063627 0.679115 1.167398 -0.340764 3.035940 4.052456 0.243375 0.138258
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma/wire_am1 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_rf/always_22/if_1/if_1 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_de/assign_69_de_adr0 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_de/wire_mast0_go 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_wb_slv/input_slv_din -1.892977 0.492802 2.763800 -0.720214 1.010709 0.940435 -0.059432 2.370844 1.303093 -0.737624 6.194716 -2.629468 1.276803 -0.200584 -1.970059 -1.793502 -1.648740 1.362708 3.845940 0.516100
wb_dma_de/always_3/if_1/if_1 -0.890382 1.916696 -0.702678 1.664613 -2.955386 2.129606 3.445589 -0.427530 1.819046 -0.615404 1.617581 -2.598794 1.507685 -0.317198 -2.127457 0.262639 -0.350016 3.226026 2.604200 -1.120611
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_sel/always_47/case_1 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma_ch_sel/assign_152_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_de/reg_de_adr0_we -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_sel/assign_114_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_rf/assign_4_ch_am1 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_de/wire_dma_done_all 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_wb_slv/input_wb_data_i -2.003715 0.181927 4.257484 1.664345 0.868860 0.662209 -2.163381 1.629781 2.604321 6.953051 -1.629054 0.251744 3.695555 -0.077391 0.597654 0.925808 -1.481617 -3.829813 -0.427648 2.025852
wb_dma_de/input_nd 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/assign_126_ch_sel 1.848411 -2.693474 0.884941 -1.129060 0.198809 -4.760831 1.797901 -3.969460 0.022273 1.303855 0.137731 1.835459 -1.047039 -2.873224 1.654954 -0.668382 3.352380 1.330014 -0.268219 2.440945
wb_dma/wire_mast1_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/wire_ptr_valid 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma/wire_ch_sel 2.572927 -4.248049 -1.355941 -0.746853 1.367197 -4.846141 -0.384465 3.640949 -2.314964 1.132561 4.843168 3.581392 -1.357740 -0.902038 1.981717 2.436314 0.507921 -2.724418 -0.309942 0.505134
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.951358 -3.969392 -2.894785 1.169788 0.962392 0.403326 3.553929 -1.131276 1.188359 0.880702 -0.356821 0.917119 0.714012 -1.981940 0.725429 -3.260153 0.761596 1.263717 1.489681 -2.249458
wb_dma_de/always_12/stmt_1/expr_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma/wire_dma_req 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_sel/assign_136_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_rf/assign_5_sw_pointer 2.164501 1.567852 -0.417486 0.500945 -3.913550 -3.038281 2.177241 -0.017696 0.579445 1.387915 -5.020249 3.005228 -1.582685 -0.230331 2.397204 -0.254013 0.541451 0.276651 -1.294339 -0.581492
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma_ch_sel/assign_97_valid/expr_1 -0.305281 1.179249 1.225507 -0.472369 -0.416970 -0.877878 -1.800208 -1.660534 5.445704 4.726777 -2.156133 0.084482 2.999608 -0.393280 3.239519 4.327226 2.473557 3.067202 1.221617 0.535906
wb_dma_de/always_9/stmt_1 2.931645 2.743618 -1.620134 -1.322794 -2.409073 0.726819 -0.815478 0.227774 -1.350965 0.459972 1.622463 -2.195246 1.112060 -1.484900 1.901975 3.854458 -2.482766 0.899790 2.554701 -1.482560
wb_dma_de/input_pause_req 2.312822 -3.351324 1.759040 -2.334515 0.869262 -4.517067 -1.159030 -1.510132 0.612247 -0.283289 -1.091652 2.547836 -2.346351 0.844070 -1.029824 0.111236 -1.060948 -2.436636 1.301006 2.439307
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.327806 -3.331886 -3.633188 1.573551 1.831859 0.708665 0.747908 2.001086 -0.107774 0.035351 -0.846924 1.464634 0.124622 -0.199217 2.037145 0.811513 -1.554005 -0.703241 -0.986261 -2.517950
wb_dma_de/wire_dma_busy 1.375053 -2.730376 -1.959007 -3.600233 -0.001756 -3.631810 -1.598060 -0.112152 -1.820143 -0.676429 4.503067 3.823121 -2.330734 -1.149128 -0.633165 0.531757 1.560341 -0.498302 2.995883 0.451534
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_pri_enc/always_2/if_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/always_6/if_1/stmt_1 3.030504 1.913158 -4.450587 -0.114825 -2.269805 2.038176 -0.755442 -1.713445 -2.068968 0.605708 3.160579 0.991054 0.327477 -2.823851 0.394762 4.041694 -0.117884 0.917342 3.117801 -0.571640
wb_dma_ch_rf/input_de_txsz_we 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_wb_if/input_wb_addr_i -0.031161 3.346546 7.605795 0.649084 -0.221442 -2.561155 -0.832094 2.409541 2.107505 1.870695 -2.094267 0.594154 -0.385595 -0.678840 0.981870 -2.126174 -3.172325 -2.925832 -0.604237 4.509593
wb_dma_ch_sel/always_7/stmt_1 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.499789 -3.136472 0.588041 3.385963 2.472021 -1.044116 5.038321 -2.060242 3.393747 -0.831276 -0.508624 -0.560757 0.841080 1.224567 -0.947644 0.842716 3.236764 -1.664157 0.663609 1.796525
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.402724 -1.810958 0.214773 1.164931 2.080080 0.303951 0.628661 -0.487876 -0.947074 0.398198 -2.392273 -1.460999 0.252321 -1.586623 2.553101 -0.237719 -5.881999 -0.980766 -2.143862 -0.815555
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_rf/always_4/if_1/block_1 -2.652489 -0.327028 -1.797071 -0.946151 2.587192 2.623531 -2.720563 3.629277 1.299210 -0.934769 2.386847 0.881782 0.353706 1.126317 -1.442041 -1.743516 -1.107129 0.228406 1.662800 -1.661194
wb_dma_de/reg_dma_abort_r 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/input_ch2_txsz 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/input_ch5_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_sel/assign_150_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_sel/assign_155_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/always_43/case_1/stmt_4 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_sel/always_43/case_1/stmt_3 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_sel/always_43/case_1/stmt_2 1.873296 1.997011 -0.289092 1.843712 0.865033 1.570864 1.126871 2.489550 0.601101 -0.785516 -1.564754 1.019830 -0.670154 0.278261 0.828968 -1.202483 -4.398835 -2.461194 0.104799 -0.985364
wb_dma_ch_sel/always_43/case_1/stmt_1 2.817721 1.261370 -3.803467 0.662711 -1.786982 1.504296 -0.707012 -0.003907 -0.606579 1.832381 -0.644547 1.611449 0.737119 -1.338524 2.120304 3.678572 -1.130981 -0.613459 1.599601 -1.540367
wb_dma_de/always_19/stmt_1/expr_1 0.258974 -0.828960 2.756175 0.771274 -0.355803 -4.255218 5.605186 3.950262 3.232792 -2.242016 1.572691 -3.224556 0.779708 1.151891 0.511605 1.992301 -0.321998 1.273383 0.244382 -0.574057
wb_dma_ch_rf/wire_ch_err_we 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.635671 -1.826540 1.123140 -3.263589 0.669702 -2.474270 -0.890265 0.334970 0.331118 -1.444639 4.193039 0.955638 -1.566020 -0.081637 -2.533768 -1.699614 -0.545234 0.666159 3.024576 0.672319
wb_dma_rf/wire_ch1_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 0.113237 -4.164784 -0.257353 -1.437372 3.086890 0.623443 -4.968523 -6.615530 2.419428 2.379266 -3.877840 0.502929 1.020745 -0.211117 -0.770525 1.951122 -2.516431 2.062763 -0.595816 0.212171
assert_wb_dma_wb_if/input_pt_sel_i -0.025392 0.160941 -0.938464 -1.032066 1.447810 2.440626 0.184467 0.410303 -0.046565 -2.070400 1.407847 -2.273509 -0.348917 1.590845 -0.002887 -2.377741 -2.122217 0.521537 2.067038 -2.170119
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.444746 -1.512232 3.825481 -1.238741 1.025671 -3.060534 1.960595 1.518081 1.482032 1.354184 1.185750 -4.212732 1.760424 -1.953731 3.285494 -0.645341 -2.101716 1.656991 0.471133 -0.237582
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_rf/input_paused 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma/wire_mast0_adr -3.060524 -0.696964 -2.217495 1.488191 -0.646966 2.929938 0.297634 1.375873 1.446040 2.182014 0.360216 -2.313489 3.549329 1.645356 -0.593556 2.755102 0.709515 -1.215497 2.719928 -2.871079
wb_dma_ch_pri_enc/inst_u8 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.113651 1.390911 -0.277760 -2.519948 -1.348606 -0.512627 -2.049404 0.173593 0.390877 0.153737 1.242561 -0.169077 -0.037577 -0.306320 0.480554 1.489850 -0.912049 1.361276 2.719280 -0.345249
wb_dma_ch_arb/always_2/block_1 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_ch_sel/always_40/case_1/cond 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_ch_rf/assign_22_ch_err_we 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_rf/wire_pointer 0.159991 -5.657700 -2.398505 1.609713 1.608151 3.868898 -3.369141 -1.024474 0.334443 1.636752 -0.607046 3.385031 0.124592 -0.959102 -2.199511 -1.196547 -2.799678 -0.196609 0.591442 1.871772
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/wire_pri19_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_5_pri1 2.573669 -0.597648 -1.509691 -1.501510 -0.217674 -0.875316 1.655690 -1.281667 -0.012242 -2.187682 0.133146 -0.129251 -1.663432 -0.540873 -0.223629 -1.598463 -3.153631 -0.002557 3.645728 -1.296404
wb_dma_rf/inst_u26 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u27 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/always_23/block_1/case_1/block_10 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_de/always_23/block_1/case_1/block_11 -0.299608 -1.316423 -1.843628 1.986172 0.422744 -0.063134 2.702754 3.481685 0.751036 2.303115 -2.187933 -0.151328 2.195344 -0.522324 4.100928 0.382950 -0.386619 -2.162026 -0.310489 -3.290528
wb_dma_rf/inst_u22 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u23 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u20 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/assign_86_de_ack 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_rf/inst_u28 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/inst_u29 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/always_1/stmt_1 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_de/always_6/if_1/if_1/cond/expr_1 2.726588 1.760055 -3.322075 -0.615106 -1.313174 1.785065 -0.919689 0.955007 -1.573376 -1.114733 2.158186 -0.245390 0.034029 -0.777561 0.650146 3.083504 -2.409219 0.585683 2.043417 -1.820539
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_rf/inst_check_wb_dma_rf -1.649086 2.776417 0.861401 -0.422118 -3.105349 0.471397 0.396149 2.744365 1.498426 1.286142 -0.532500 2.376668 -0.476505 -0.011444 -0.864110 -2.840947 -0.964745 0.245023 1.976476 -0.976184
wb_dma_rf/reg_wb_rf_dout 0.208527 1.306619 1.458124 -0.119988 -1.153625 2.276025 -2.425463 2.700945 2.109455 -2.433074 1.100379 1.132106 -0.561862 -0.106189 -1.352434 -0.510276 -1.596315 2.807340 2.513769 3.229385
wb_dma/input_dma_req_i 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_de/input_am1 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma_de/input_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_sel/reg_next_start 3.838339 2.620783 -0.508940 -0.021055 -0.184677 -1.370782 0.824153 -1.191168 3.306554 -0.873023 -1.648889 2.266171 -1.096537 0.708731 1.364066 3.186879 0.384373 -0.464545 2.461377 1.290049
wb_dma_ch_sel/input_ch4_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma/wire_mast0_dout 0.109181 -4.386846 0.193125 1.625942 1.456750 -0.698594 0.137882 4.390682 -0.936645 1.788324 -1.971173 0.261242 1.526938 -0.775018 2.503730 0.739755 -3.625959 -2.169826 -3.815012 -1.724460
wb_dma_ch_sel/assign_107_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma/wire_next_ch 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma_rf/wire_ch2_txsz 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_ch_rf/wire_ch_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_rf/wire_ch_am1 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma/wire_ch6_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/input_csr 2.976397 -1.339651 3.670557 1.282998 3.995956 -0.309861 -0.387572 0.256806 2.160925 1.074481 -1.427397 -1.429055 1.192217 -2.159498 3.311340 0.712562 -5.814221 1.000122 -3.454683 1.595010
wb_dma_de/reg_read 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma/input_wb1_cyc_i -0.025392 0.160941 -0.938464 -1.032066 1.447810 2.440626 0.184467 0.410303 -0.046565 -2.070400 1.407847 -2.273509 -0.348917 1.590845 -0.002887 -2.377741 -2.122217 0.521537 2.067038 -2.170119
wb_dma_ch_rf/wire_ch_adr0_we -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_sel/assign_140_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_rf/wire_ch3_txsz 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_rf/input_wb_rf_din -1.634417 1.082099 3.857220 0.110603 -0.686521 0.256903 -3.341671 0.650832 1.988324 7.518213 -1.875025 -0.033973 3.830104 -0.323657 1.076463 1.953179 -0.634161 -2.847804 0.130018 1.709016
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_pri_enc_sub/reg_pri_out_d1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/always_19/if_1/block_1 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_ch_rf/always_2 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_ch_rf/always_1 -0.589669 -0.168308 -1.167929 -2.963309 -0.932186 -2.532988 -2.826344 3.127544 2.322479 0.822856 0.088835 2.653495 -0.227256 1.693907 1.692214 2.460871 2.765166 0.793998 2.224062 -1.138641
wb_dma_de/input_mast0_drdy 0.360819 0.088532 -2.126926 -1.241739 5.312935 -0.074567 -0.578704 -2.121210 1.179753 -0.453520 -1.659225 -0.693131 0.927818 1.824220 3.162131 1.755397 1.550357 -4.250560 2.232624 -2.306286
wb_dma_ch_rf/always_6 0.636196 -3.389029 1.242538 3.450889 3.180717 -0.514718 4.279412 -2.036007 2.851254 -0.929553 -0.346379 -1.352253 1.065483 0.636092 -0.942680 1.528818 0.399168 -1.421071 -0.678870 1.956117
wb_dma_ch_rf/always_5 -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_rf/always_4 -2.652489 -0.327028 -1.797071 -0.946151 2.587192 2.623531 -2.720563 3.629277 1.299210 -0.934769 2.386847 0.881782 0.353706 1.126317 -1.442041 -1.743516 -1.107129 0.228406 1.662800 -1.661194
wb_dma_ch_rf/always_9 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_rf/always_8 0.650329 -0.644386 -0.368164 -4.411005 -0.641514 -2.823089 -1.983700 -0.497848 -1.039132 -1.248377 4.701824 1.312919 -1.856667 -0.755426 -1.298413 -0.045945 0.719072 1.613028 3.333663 0.323030
assert_wb_dma_rf/input_wb_rf_dout -1.649086 2.776417 0.861401 -0.422118 -3.105349 0.471397 0.396149 2.744365 1.498426 1.286142 -0.532500 2.376668 -0.476505 -0.011444 -0.864110 -2.840947 -0.964745 0.245023 1.976476 -0.976184
wb_dma/wire_wb1_addr_o -0.960911 -0.470796 1.580991 -0.159680 0.756244 0.753465 1.641703 1.158094 1.008679 -0.209353 2.092783 -4.664147 1.954324 -0.888571 0.707591 -1.143308 -2.419678 2.505017 0.920632 -1.459839
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.664409 0.091298 2.402754 -1.481924 -2.054268 -1.658656 -0.213502 0.643593 2.864527 3.911308 -0.736570 -1.027774 2.465471 -0.610316 0.762168 0.304172 -0.234031 0.315122 3.179815 -0.170609
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.638078 -1.344616 2.152162 2.631576 0.592002 -2.479316 4.314338 -0.389563 0.603077 3.213877 -0.915667 1.868822 0.721697 -2.994893 0.842444 -3.590030 1.946376 0.621944 -4.108851 0.540755
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.835437 2.000261 4.167725 -1.913489 -2.336718 -2.685827 1.134294 -0.609302 2.528266 1.781075 -2.278226 -1.708570 0.521047 0.469279 -0.250956 -2.104837 -1.540771 -0.969652 3.510307 0.496272
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
assert_wb_dma_ch_arb/input_advance 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_wb_slv/reg_slv_dout -2.003715 0.181927 4.257484 1.664345 0.868860 0.662209 -2.163381 1.629781 2.604321 6.953051 -1.629054 0.251744 3.695555 -0.077391 0.597654 0.925808 -1.481617 -3.829813 -0.427648 2.025852
wb_dma_ch_pri_enc/always_2 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/always_4 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/inst_u3 -1.395937 -1.116323 2.652745 2.475657 0.133881 -0.895853 3.546114 -1.097807 -0.165111 1.378013 -0.913485 0.329776 0.602462 -1.265458 -1.476738 -2.441623 0.322059 -2.265797 -1.865656 1.855759
wb_dma_wb_slv/always_1/stmt_1 0.852523 2.940423 7.200846 1.027976 0.340004 -1.218394 -0.820663 2.013607 3.337265 3.436089 -0.796415 2.058280 0.046187 -0.849463 0.469490 -2.161366 -3.367481 -1.688373 -0.966275 4.634573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_rf/wire_ch0_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_wb_mast/wire_mast_drdy 0.280041 -0.371136 -1.074438 0.508637 5.723572 1.409977 0.595146 -2.968341 2.022941 1.016473 -3.239142 -2.841414 1.997125 1.465127 3.787387 0.922499 -0.029018 -4.487487 2.029143 -2.104339
wb_dma_wb_if/wire_mast_pt_out -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_ch_sel/assign_95_valid/expr_1 1.315755 2.929968 0.627394 -0.486945 0.332000 -1.309674 -0.828233 -3.521737 4.290213 4.266353 -3.248827 0.844874 1.745446 -1.163195 4.879194 3.156332 2.817011 1.546152 1.178231 0.516043
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -1.954745 -3.021000 -0.008298 1.071341 -1.401850 -0.050102 2.955756 -2.334538 0.441399 4.423069 -1.354617 -2.087876 3.001227 -2.513730 0.910832 -2.057107 0.601463 0.428190 1.348678 -1.280405
wb_dma/constraint_slv0_din -0.091048 0.831932 1.370545 -2.330561 -0.558826 -2.027827 -2.249299 2.649074 2.806242 1.032874 0.382379 3.234073 -0.661765 1.582874 -1.912563 1.000898 -1.739708 -2.094927 3.321309 0.446836
wb_dma_de/always_4/if_1/if_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_rf/always_2 1.968400 -2.940299 1.696621 -2.109272 0.846070 -3.013365 -3.163710 -0.340769 1.846794 1.299487 -4.074998 2.815088 -1.254623 1.430017 -0.179264 0.638703 -2.523156 -2.085170 0.074589 1.664146
wb_dma_rf/inst_u24 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/always_1 0.208527 1.306619 1.458124 -0.119988 -1.153625 2.276025 -2.425463 2.700945 2.109455 -2.433074 1.100379 1.132106 -0.561862 -0.106189 -1.352434 -0.510276 -1.596315 2.807340 2.513769 3.229385
wb_dma_ch_sel/always_38 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_ch_sel/always_39 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/always_37 2.719439 -3.102733 0.050777 -0.156593 2.775635 -4.183095 2.347708 -2.960044 0.438971 -0.376980 1.406382 3.052508 -2.086612 -2.920339 2.065385 -1.112673 3.108774 1.152238 -0.914837 2.595304
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 4.155371 1.631196 0.946021 -0.269526 2.972543 0.692140 1.195834 -3.822790 1.522330 -1.480242 1.740281 -1.206655 0.313605 -4.330705 2.575668 0.027262 -2.507315 4.697979 -0.501654 1.623137
wb_dma/wire_ch0_adr0 -2.412592 -1.432734 2.971550 -0.284664 2.914454 -0.502317 -1.914553 4.317550 4.631564 2.924178 -0.092076 -0.216521 2.577427 0.196180 2.450974 0.196826 -1.019980 1.556463 -1.022478 -0.505371
wb_dma_rf/inst_u21 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_rf/wire_ch3_adr0 -2.136946 -3.632937 0.471098 -1.189252 2.489397 -1.707324 1.843719 2.019512 1.901492 -2.009524 1.999326 -0.585837 -0.135394 0.402940 -0.466347 -2.923626 0.492861 1.688744 0.854151 -1.255237
wb_dma_ch_rf/input_dma_busy 0.650329 -0.644386 -0.368164 -4.411005 -0.641514 -2.823089 -1.983700 -0.497848 -1.039132 -1.248377 4.701824 1.312919 -1.856667 -0.755426 -1.298413 -0.045945 0.719072 1.613028 3.333663 0.323030
wb_dma_ch_sel/assign_134_req_p0 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma/wire_wb0m_data_o -1.892977 0.492802 2.763800 -0.720214 1.010709 0.940435 -0.059432 2.370844 1.303093 -0.737624 6.194716 -2.629468 1.276803 -0.200584 -1.970059 -1.793502 -1.648740 1.362708 3.845940 0.516100
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_ch_rf/always_6/if_1 0.636196 -3.389029 1.242538 3.450889 3.180717 -0.514718 4.279412 -2.036007 2.851254 -0.929553 -0.346379 -1.352253 1.065483 0.636092 -0.942680 1.528818 0.399168 -1.421071 -0.678870 1.956117
wb_dma 0.456560 0.695656 0.638301 0.806878 -0.110503 -0.277964 -0.105249 -1.674891 -1.002675 0.408525 -0.598204 -0.205093 0.060314 -0.193845 0.372223 1.387538 1.954070 -0.004739 -2.409513 1.473799
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 3.202110 -0.874918 -2.282074 -0.173360 -0.729117 -0.216249 2.041147 -3.723544 -0.940625 -0.049211 -0.445219 -0.038699 -0.490416 -2.405241 0.792309 -0.321385 -1.611873 0.482576 2.173039 -0.581834
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
assert_wb_dma_rf/input_wb_rf_adr -1.649086 2.776417 0.861401 -0.422118 -3.105349 0.471397 0.396149 2.744365 1.498426 1.286142 -0.532500 2.376668 -0.476505 -0.011444 -0.864110 -2.840947 -0.964745 0.245023 1.976476 -0.976184
wb_dma_ch_rf/always_6/if_1/if_1 0.636196 -3.389029 1.242538 3.450889 3.180717 -0.514718 4.279412 -2.036007 2.851254 -0.929553 -0.346379 -1.352253 1.065483 0.636092 -0.942680 1.528818 0.399168 -1.421071 -0.678870 1.956117
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_arb/wire_gnt -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.491761 0.707435 0.180445 -0.464349 0.191062 0.513502 -1.132100 1.795337 2.371917 -0.682919 0.297278 -0.092799 0.373362 2.295869 -1.202434 2.516699 -1.933020 -1.869401 3.281213 -0.032781
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_rf/always_1/case_1/cond 0.208527 1.306619 1.458124 -0.119988 -1.153625 2.276025 -2.425463 2.700945 2.109455 -2.433074 1.100379 1.132106 -0.561862 -0.106189 -1.352434 -0.510276 -1.596315 2.807340 2.513769 3.229385
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_wb_slv/assign_4/expr_1 -3.002253 -1.030727 2.508998 0.395810 -0.701149 -0.421375 0.588873 3.994383 -0.135434 -1.014248 4.274487 -3.048532 1.655908 -0.579299 -2.568500 -0.215084 -2.442128 -0.646788 2.970461 -0.047628
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.542193 -1.340684 -3.825050 1.527069 0.025279 1.490734 1.540634 1.089693 -0.354444 0.881798 -1.249492 0.698785 0.817206 -1.038218 2.169560 0.636572 -2.136842 -1.148089 0.943239 -2.992764
wb_dma_de/always_3/if_1/stmt_1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_sel/assign_104_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_rf/always_9/stmt_1 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_wb_if/input_mast_adr -2.570441 0.125298 1.101198 -0.034715 -1.388616 1.265974 1.358979 0.915893 1.317395 1.478236 1.177287 -4.425075 3.023369 -0.190158 -0.297427 -0.326865 -0.956874 1.902968 1.939509 -1.836487
assert_wb_dma_ch_arb/input_req 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_wb_if/input_wbm_data_i -2.003715 0.181927 4.257484 1.664345 0.868860 0.662209 -2.163381 1.629781 2.604321 6.953051 -1.629054 0.251744 3.695555 -0.077391 0.597654 0.925808 -1.481617 -3.829813 -0.427648 2.025852
wb_dma_de/wire_tsz_cnt_is_0_d 3.202110 -0.874918 -2.282074 -0.173360 -0.729117 -0.216249 2.041147 -3.723544 -0.940625 -0.049211 -0.445219 -0.038699 -0.490416 -2.405241 0.792309 -0.321385 -1.611873 0.482576 2.173039 -0.581834
wb_dma/wire_dma_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel_checker/input_ch_sel_r -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma_ch_sel/assign_119_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_inc30r/input_in -3.479695 -2.674172 -0.999890 2.057039 1.751603 1.175693 3.598323 1.418036 4.722660 -0.821837 0.948415 1.353356 0.586258 0.620559 -1.109404 -3.203182 2.935612 3.007349 1.253215 -1.119801
wb_dma_ch_pri_enc/inst_u15 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u14 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u17 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/wire_dma_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_pri_enc/inst_u11 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u10 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u13 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u12 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u19 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u18 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/assign_110_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_rf/inst_u30 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -1.078962 -0.060456 -1.744691 1.506534 -0.254531 -0.211765 0.448731 2.796826 3.331027 2.497730 -2.429822 4.650486 0.287393 1.124716 1.134084 0.382877 1.799042 -2.669180 1.823576 -0.943666
wb_dma_ch_pri_enc/wire_pri6_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_rf/assign_6_csr_we 1.298007 -2.975831 0.979487 -2.517862 0.134648 -3.683571 -2.760315 -0.107058 -0.145539 2.018901 -2.756711 3.547714 -1.682139 -0.749884 1.101740 -1.309085 -1.404613 -0.768642 -0.835873 0.872857
wb_dma_de/assign_82_rd_ack 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_sel/assign_96_valid -0.415687 -1.753420 1.634944 0.871482 0.094608 -1.972907 -1.598126 -2.638690 5.948528 3.921433 -5.591228 0.513918 0.608831 2.125622 1.240857 2.688198 -0.105306 2.864926 -0.960909 0.042550
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/reg_next_ch 3.390428 0.036024 -1.316424 0.425629 0.099073 -2.422861 1.613204 -0.514018 1.794857 -0.222923 -3.006624 2.665055 -1.394766 -0.096896 2.908975 1.493564 0.406781 0.153148 -0.502144 -0.239632
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.112452 0.584439 -2.645422 -1.119886 -1.701685 0.434505 -0.270238 -0.908454 -1.302168 0.642565 1.090001 -1.889413 1.178188 -1.914615 2.206727 3.621146 -2.087280 1.276948 2.308621 -1.851228
assert_wb_dma_ch_arb 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma/wire_csr 3.962596 -1.067108 1.769143 -1.334318 2.474727 -1.032395 -3.042638 -0.939507 -0.396352 1.105267 -1.820136 -2.680624 0.169656 -1.608535 4.994999 0.918411 -4.016938 2.853667 -3.470550 0.349843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_wb_if/input_mast_din 1.799574 0.794606 -0.948633 1.702332 0.623160 2.777102 0.115431 2.154512 -0.581496 0.103319 1.294799 -1.450253 1.582008 -1.535290 1.033388 1.884137 -4.914791 0.057470 -0.502041 -1.387941
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_rf/reg_sw_pointer_r 2.164501 1.567852 -0.417486 0.500945 -3.913550 -3.038281 2.177241 -0.017696 0.579445 1.387915 -5.020249 3.005228 -1.582685 -0.230331 2.397204 -0.254013 0.541451 0.276651 -1.294339 -0.581492
wb_dma_ch_sel/assign_142_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_rf -0.050793 1.320177 1.073475 0.548877 -0.096378 -1.238724 0.145195 -2.110308 1.783758 2.551409 -0.661845 1.967826 0.536285 -1.691675 1.023049 0.400922 3.644953 1.969209 -1.741657 2.180706
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.659954 0.035735 -0.860038 -1.627759 1.415725 0.638481 -1.446891 1.435743 2.037721 -3.606703 2.684697 0.840838 -1.632095 0.253093 -0.188805 -0.417141 -0.629632 4.111218 1.705734 0.038771
wb_dma_de/reg_chunk_cnt 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_de/always_23/block_1/case_1/block_4/if_1 4.155371 1.631196 0.946021 -0.269526 2.972543 0.692140 1.195834 -3.822790 1.522330 -1.480242 1.740281 -1.206655 0.313605 -4.330705 2.575668 0.027262 -2.507315 4.697979 -0.501654 1.623137
wb_dma_de/always_23/block_1/case_1/block_3/if_1 3.515458 1.110935 0.920787 0.028352 0.766859 1.167262 1.204997 -5.150505 0.889496 -0.489068 1.038006 -2.348022 1.013556 -4.383378 1.030005 0.282108 -2.763115 5.440143 -0.409265 1.656910
wb_dma/input_wb0m_data_i -2.003715 0.181927 4.257484 1.664345 0.868860 0.662209 -2.163381 1.629781 2.604321 6.953051 -1.629054 0.251744 3.695555 -0.077391 0.597654 0.925808 -1.481617 -3.829813 -0.427648 2.025852
wb_dma_de/always_15/stmt_1 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma/wire_ch7_csr 1.533818 -1.325271 -0.816881 1.435420 0.994691 -0.380387 1.314744 -2.384292 0.686378 1.555149 -2.244779 -0.647979 1.085735 -1.329527 3.162641 1.404459 1.418514 1.552234 -2.250870 -0.102752
wb_dma/input_wb0_ack_i 1.064209 -2.187091 -1.192185 3.672421 2.806026 1.026514 1.863545 1.330046 0.570628 1.258251 -3.273090 0.832408 1.310757 0.456745 2.102862 2.007679 -2.550559 -4.336967 -2.380533 -1.596572
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.785569 0.050460 2.516072 -0.554734 -2.045193 -0.777470 1.144597 -0.244454 1.725914 3.465333 -0.049339 -3.321051 3.082017 -1.147907 0.591757 0.064358 -0.418097 1.000820 2.202733 -0.398740
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_ch_sel/assign_125_de_start 3.177223 2.463052 0.039326 -0.062423 -2.304801 -1.873551 1.073689 -2.154157 2.622877 0.962981 -2.531482 1.545808 -0.243351 0.299098 0.984621 3.291888 0.756441 -0.693537 2.645542 1.373635
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.635671 -1.826540 1.123140 -3.263589 0.669702 -2.474270 -0.890265 0.334970 0.331118 -1.444639 4.193039 0.955638 -1.566020 -0.081637 -2.533768 -1.699614 -0.545234 0.666159 3.024576 0.672319
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma_ch_sel/assign_121_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_inc30r -1.967910 -1.092382 -0.025404 0.034774 2.085367 0.811292 2.901908 -0.165310 2.765257 -2.366708 2.693789 -3.172669 0.951708 -0.254656 -0.084870 -2.008589 0.792127 5.416500 0.359492 -2.009800
wb_dma_ch_sel/always_45/case_1 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/assign_117_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.110289 0.860250 -2.382668 2.561661 -0.947877 0.427533 1.954123 3.798706 1.625904 2.438166 -2.338991 2.984671 1.040908 0.264567 2.634335 1.044187 0.647310 -3.096710 0.771122 -2.119167
wb_dma/wire_ch3_adr0 -2.136946 -3.632937 0.471098 -1.189252 2.489397 -1.707324 1.843719 2.019512 1.901492 -2.009524 1.999326 -0.585837 -0.135394 0.402940 -0.466347 -2.923626 0.492861 1.688744 0.854151 -1.255237
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/always_6/if_1/if_1/cond 2.931645 2.743618 -1.620134 -1.322794 -2.409073 0.726819 -0.815478 0.227774 -1.350965 0.459972 1.622463 -2.195246 1.112060 -1.484900 1.901975 3.854458 -2.482766 0.899790 2.554701 -1.482560
wb_dma/wire_mast1_pt_out -0.681062 0.163398 -0.213483 -0.791372 -1.475362 0.102327 -0.226989 2.382015 -1.050763 -1.058789 0.756786 -0.884056 -0.266771 0.612805 -1.704140 -0.602420 -3.229168 -2.211107 2.994127 -1.328342
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_sel/always_48 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_sel/always_43 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_ch_sel/always_42 3.962596 -1.067108 1.769143 -1.334318 2.474727 -1.032395 -3.042638 -0.939507 -0.396352 1.105267 -1.820136 -2.680624 0.169656 -1.608535 4.994999 0.918411 -4.016938 2.853667 -3.470550 0.349843
wb_dma_ch_sel/always_40 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_ch_sel/always_47 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma_ch_sel/always_46 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_sel/always_45 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_ch_sel/always_44 -3.489050 -3.229822 1.952737 0.724154 2.045668 -0.512139 0.407866 3.429359 3.677015 1.555251 0.297590 1.666334 1.045877 0.423460 0.103207 -2.665032 1.897413 -0.039236 0.559791 0.931847
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_rf/input_ndnr 1.604066 -3.026228 -3.128447 1.812126 -0.104013 1.151798 3.231862 -1.950148 -0.232353 2.114072 -0.367918 -1.159487 2.148014 -3.529354 2.083790 0.319296 -1.883733 1.075874 1.099802 -2.247643
wb_dma_de/always_4/if_1/stmt_1 2.738439 -1.430222 -2.384658 -1.683262 -1.015632 -0.985020 -0.653427 -1.404681 1.294464 2.176654 -0.778797 1.383762 0.607942 -1.974140 2.257707 1.789897 -1.609440 1.003015 3.530113 -1.247366
wb_dma_ch_pri_enc/wire_pri4_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_sel/assign_111_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_wb_slv/assign_2_pt_sel 3.007528 2.752153 2.366849 0.975047 0.654852 0.451011 2.674697 1.090807 -3.191998 -2.215550 3.511977 -5.825365 0.052130 -0.936785 1.616574 -1.091641 -5.429984 -1.566811 0.823859 -0.146795
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.228119 1.270511 -1.942566 0.651419 -3.265851 -1.316278 1.740568 0.552965 2.211362 2.161239 -1.317533 2.027769 0.960721 -0.843557 2.151227 3.151863 2.323593 1.672271 1.230632 -0.919812
wb_dma_ch_sel/assign_144_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_de/input_pointer 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.299608 -1.316423 -1.843628 1.986172 0.422744 -0.063134 2.702754 3.481685 0.751036 2.303115 -2.187933 -0.151328 2.195344 -0.522324 4.100928 0.382950 -0.386619 -2.162026 -0.310489 -3.290528
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.575243 -2.457000 -1.700958 1.492489 0.595489 -1.128860 -0.690261 3.630694 3.183614 1.911455 -2.258910 5.394802 -0.504942 1.615617 0.621034 1.205347 0.897211 -1.872337 -0.112106 -0.570406
wb_dma_ch_rf/input_wb_rf_adr -0.781346 3.760848 2.597793 -3.092441 1.127003 -1.723635 2.145843 -2.048473 2.476316 3.446648 1.379832 0.464395 -0.697823 -0.539969 0.058898 1.219135 -1.660625 -1.676218 -2.640914 -3.956087
wb_dma_ch_sel/input_pointer0 0.536233 -3.859957 -3.472174 1.257861 0.349721 0.907620 2.890432 -1.637565 0.957576 0.620025 -0.060356 0.965666 0.586717 -2.138901 -0.056798 -1.557349 -1.093369 1.229376 2.197374 -1.918394
wb_dma_ch_sel/input_pointer1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma_ch_sel/input_pointer2 -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma_ch_sel/input_pointer3 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma_de/reg_chunk_0 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_sel/reg_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma/assign_2_dma_req 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.198344 -2.518359 -1.395060 0.216127 1.023426 -0.581274 3.741710 -2.225527 0.788576 -0.640361 -0.920745 1.086004 -1.068818 -1.373997 -0.099544 -5.225204 0.096427 0.185262 2.068432 -1.171033
wb_dma_ch_rf/wire_ch_csr 1.623377 -1.608367 2.153511 -0.030997 1.006022 -2.818597 0.647911 -3.402563 0.815865 1.075687 0.777993 -1.750782 1.088526 -1.611106 1.556038 2.667728 2.271024 1.973268 -1.036507 2.681759
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.907956 0.359848 1.411905 1.966216 0.795538 2.086549 0.793914 4.603242 4.869809 0.703918 0.431808 -0.437754 1.599098 0.955955 0.119835 -1.204340 -1.037692 3.020323 -0.118537 -1.105846
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_sel/assign_118_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_ch_rf/input_de_adr1_we -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_de/always_8/stmt_1/expr_1 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.043186 -2.171887 1.489267 2.558382 -0.632991 -2.493245 3.891940 1.428975 0.000513 4.119709 1.555520 2.151108 1.701587 -3.873560 0.597073 -1.451635 2.190410 1.587305 -4.257770 0.248500
wb_dma_de/always_2/if_1/stmt_1 -3.489050 -3.229822 1.952737 0.724154 2.045668 -0.512139 0.407866 3.429359 3.677015 1.555251 0.297590 1.666334 1.045877 0.423460 0.103207 -2.665032 1.897413 -0.039236 0.559791 0.931847
wb_dma_de/assign_65_done/expr_1 4.019160 -0.264354 -1.808000 -0.558705 -0.709015 -0.909522 0.949212 -1.968799 -0.360237 0.161678 -1.742300 0.626540 -0.763322 -1.414603 1.793412 0.755401 -2.951422 -0.756533 2.035957 -0.821323
wb_dma_ch_sel/reg_de_start_r 2.381569 1.705988 -0.489827 -0.180625 -2.316016 -2.473804 1.676590 -1.735016 2.481014 1.931982 -2.898141 2.006887 -0.037112 -0.823838 2.533941 1.860333 1.617874 0.730088 1.541013 0.152941
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_wb_mast/assign_1 0.614764 2.351772 1.801351 4.038142 -1.112715 2.961756 3.900094 0.927249 2.319679 0.504521 -2.839393 -3.889410 2.334874 0.305151 -0.984681 -0.312187 -6.348021 -0.183723 -0.730593 -1.426088
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.709978 -6.130445 -3.708113 1.270229 1.636816 0.856968 0.562144 -0.437512 0.387298 -0.732330 0.197676 2.262617 -0.608489 -0.674884 -1.717948 -0.369726 -2.199685 0.815605 0.307115 -1.215001
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_rf/wire_pointer_s -2.297519 -0.087283 -2.051170 -0.052057 0.709430 1.905397 -0.111445 3.178148 0.108415 -0.411763 1.470322 0.663875 0.287701 0.024256 -0.804969 -2.480966 -1.007439 0.304640 0.881274 -2.786123
wb_dma_ch_sel/reg_ndnr 1.604066 -3.026228 -3.128447 1.812126 -0.104013 1.151798 3.231862 -1.950148 -0.232353 2.114072 -0.367918 -1.159487 2.148014 -3.529354 2.083790 0.319296 -1.883733 1.075874 1.099802 -2.247643
wb_dma_ch_rf/assign_26_ch_adr1_dewe -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_sel/reg_txsz 3.126533 1.414819 -3.278650 1.040349 -1.468310 1.441092 1.286048 -2.930423 -1.473201 0.627782 -0.625898 1.676398 -0.615072 -1.984909 0.378788 0.610340 -1.183310 -1.672704 2.485417 -0.352678
wb_dma_rf/always_1/case_1/stmt_10 -1.878991 2.217026 0.382335 -0.535409 -2.281465 1.470798 -0.373348 2.215637 0.229390 2.817409 0.377712 1.285945 0.867899 -1.215379 -0.578998 -2.380899 -1.914135 -0.879953 2.267192 -1.649796
wb_dma_ch_pri_enc/inst_u28 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u29 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_de_adr1 -0.398044 -1.227339 -1.737554 0.433171 -0.149655 1.725531 1.567698 -0.545010 -0.074669 -1.152909 2.066841 -0.925807 0.260957 -0.956293 -1.784611 -1.367565 -1.423943 1.434460 2.152244 -1.177961
wb_dma_ch_arb/always_2/block_1/case_1 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_de/always_18/stmt_1/expr_1 -3.060524 -0.696964 -2.217495 1.488191 -0.646966 2.929938 0.297634 1.375873 1.446040 2.182014 0.360216 -2.313489 3.549329 1.645356 -0.593556 2.755102 0.709515 -1.215497 2.719928 -2.871079
wb_dma_ch_arb/always_1/if_1 -0.090269 -3.991855 -0.058264 2.249160 0.285619 -1.233112 5.420268 -2.977437 0.332891 1.318621 -1.964418 -1.416853 1.046310 -2.483309 0.981814 -3.004330 0.537714 1.342924 -1.466043 -0.572037
wb_dma_ch_pri_enc/inst_u20 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u21 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u22 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u23 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u24 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u25 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u26 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_pri_enc/inst_u27 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/wire_dma_busy 1.375053 -2.730376 -1.959007 -3.600233 -0.001756 -3.631810 -1.598060 -0.112152 -1.820143 -0.676429 4.503067 3.823121 -2.330734 -1.149128 -0.633165 0.531757 1.560341 -0.498302 2.995883 0.451534
wb_dma_ch_sel/reg_ack_o 0.528942 -1.939183 -2.730019 2.669568 0.315451 -0.303707 1.167442 3.777396 1.584874 1.877705 -1.902472 4.068994 0.222884 0.372425 2.024966 1.459777 0.287839 -2.206341 -0.815018 -1.456892
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_rf/reg_csr_r 1.968400 -2.940299 1.696621 -2.109272 0.846070 -3.013365 -3.163710 -0.340769 1.846794 1.299487 -4.074998 2.815088 -1.254623 1.430017 -0.179264 0.638703 -2.523156 -2.085170 0.074589 1.664146
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124879 -0.650279 3.071457 -2.678633 0.077306 -2.953305 -1.128112 1.182463 3.550484 2.759564 -0.192151 -0.630849 1.565229 -0.980659 2.207624 0.425704 -1.300647 1.215862 2.651968 0.262184
assert_wb_dma_ch_sel 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.892250 -0.075266 -0.715204 0.455892 -1.914305 -3.271712 1.715437 -1.371974 1.436140 2.240062 -4.501763 2.414642 -0.390066 -0.526392 3.171103 2.025708 1.085585 -0.541154 -0.439524 -0.070488
wb_dma_ch_sel/inst_ch2 -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
assert_wb_dma_ch_arb/input_grant0 0.933856 0.360042 1.950360 -2.212099 -1.256123 -1.157208 -0.188801 -0.528527 1.959319 2.332644 0.235954 -2.212912 1.760131 -1.900936 1.312508 0.173700 -3.367455 1.294159 3.878196 -0.409600
wb_dma_ch_sel/assign_122_valid 1.589050 -1.649290 -0.538254 -1.651062 -0.268318 -2.295400 -0.801231 -0.349310 2.414477 2.780224 -0.994800 1.361590 1.038340 -1.457617 2.894680 2.043016 0.018996 1.121650 2.120007 -0.414047
wb_dma_rf/wire_dma_abort 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_de/assign_67_dma_done_all/expr_1 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
wb_dma_de/always_4/if_1/cond 3.456316 -0.119678 -0.528690 -2.067555 -0.918928 -2.005982 0.058764 -2.209383 1.175199 0.457856 -1.397977 1.211712 -1.025269 -1.173631 1.169900 0.150685 -2.535639 -0.022743 3.633844 -0.027667
wb_dma_de/always_3/if_1/if_1/stmt_1 0.707300 1.791499 -0.544220 1.616590 -1.112514 2.176558 3.354369 -0.056372 1.826695 -2.117104 2.336517 -2.843105 0.666199 -0.990332 -1.001147 -0.061604 -1.994428 4.427151 1.536892 -1.057732
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.638078 -1.344616 2.152162 2.631576 0.592002 -2.479316 4.314338 -0.389563 0.603077 3.213877 -0.915667 1.868822 0.721697 -2.994893 0.842444 -3.590030 1.946376 0.621944 -4.108851 0.540755
wb_dma_ch_sel/assign_156_req_p0 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.978055 -1.496087 1.641352 -1.106243 0.392113 -1.941994 -0.555241 3.005509 3.093103 1.890851 -0.478513 0.730143 1.069223 0.715626 0.905728 -0.408445 0.217941 -0.203055 1.452595 -0.529761
wb_dma_ch_rf/reg_ch_tot_sz_r 3.030504 1.913158 -4.450587 -0.114825 -2.269805 2.038176 -0.755442 -1.713445 -2.068968 0.605708 3.160579 0.991054 0.327477 -2.823851 0.394762 4.041694 -0.117884 0.917342 3.117801 -0.571640
wb_dma_ch_rf/wire_ch_adr0 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_ch_rf/wire_ch_adr1 -2.180935 0.775872 -0.999447 1.294779 -3.500624 3.440190 1.203766 -1.363100 0.432014 2.879522 0.637024 1.079620 1.462096 -1.718801 -3.456438 -2.038754 -0.843233 -0.017056 3.509691 -0.420705
wb_dma_ch_sel/assign_10_pri3 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma/wire_ch0_adr1 -2.665915 0.545647 0.100867 -0.387174 -2.666807 0.937337 0.432573 0.865096 1.211445 2.027859 0.529354 -1.638811 2.158066 0.336762 -1.344424 -0.210323 0.013150 0.256268 3.373639 -1.423823
wb_dma_ch_pri_enc/wire_pri24_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma/input_dma_rest_i 0.573293 -3.508528 -1.619403 1.066138 3.094839 0.377428 -0.065027 2.920747 1.614200 -2.247832 1.611343 1.454442 -1.115901 1.515128 -0.805193 0.213166 -2.070771 0.431547 -0.333413 -0.790488
wb_dma_inc30r/assign_1_out -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_sel/assign_133_req_p0 -1.323504 -2.547580 -0.377924 -1.169156 -2.409590 -1.178096 0.727829 -3.649095 -0.687178 4.802036 -0.570607 -1.398998 2.406242 -2.689555 1.068057 -0.822563 2.325297 0.788033 2.291280 -0.555981
wb_dma_ch_rf/always_23 -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_inc30r/reg_out_r -0.657389 2.571390 -0.469762 3.059038 -0.416295 4.792955 1.337217 1.324862 4.068824 -0.651690 2.713823 -1.030948 0.442456 -0.692716 0.044536 -1.166098 -0.238279 5.697471 2.107769 0.236878
wb_dma/wire_pointer2 -0.823228 -0.766141 -0.451679 1.061735 0.997690 1.006585 -0.329720 2.636683 1.646119 1.306315 -1.762756 2.553062 0.146049 0.401928 0.502067 -1.787413 -1.756720 -1.876728 0.303599 -0.973658
wb_dma/wire_pointer3 0.270923 -4.774541 -2.605333 0.567906 2.205006 -0.431046 -0.243652 2.226583 1.014304 -0.176286 -1.137028 2.819591 -0.654294 0.556644 0.652032 -0.307755 -1.333023 -0.672673 -0.526272 -1.742792
wb_dma/wire_pointer0 0.536233 -3.859957 -3.472174 1.257861 0.349721 0.907620 2.890432 -1.637565 0.957576 0.620025 -0.060356 0.965666 0.586717 -2.138901 -0.056798 -1.557349 -1.093369 1.229376 2.197374 -1.918394
wb_dma/wire_pointer1 0.850865 -3.224625 -2.571190 0.359168 0.562701 -0.485399 1.680817 0.738484 1.657441 1.255948 -1.444539 1.740318 0.409573 -1.075640 1.711529 -0.918108 -1.665572 -0.305516 2.054189 -2.320682
wb_dma/wire_mast0_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_rf/always_26 2.164501 1.567852 -0.417486 0.500945 -3.913550 -3.038281 2.177241 -0.017696 0.579445 1.387915 -5.020249 3.005228 -1.582685 -0.230331 2.397204 -0.254013 0.541451 0.276651 -1.294339 -0.581492
wb_dma_de/always_23/block_1/case_1/block_5 4.301995 -1.115311 -1.194059 -0.784473 3.828990 -0.290092 0.057720 -2.255066 0.647177 -3.317514 0.613859 1.838832 -0.861813 -3.111810 1.649606 1.236298 -2.343510 2.749979 -1.311271 1.102102
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.294819 -1.069348 0.466517 -1.225843 -1.851964 -2.142911 -0.134478 -1.167584 2.266999 4.251272 -1.628280 0.272048 2.075075 -1.491047 2.107966 1.692058 0.657566 0.660117 2.428948 -0.150992
wb_dma_ch_rf/wire_ch_am0_we -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma_ch_rf/always_25 -0.369709 2.630290 -0.294672 0.077688 -2.397094 0.069960 1.965162 2.281909 2.912517 -2.097879 0.617168 1.457369 -1.187189 0.920471 -0.961196 -0.939298 0.435337 3.419061 1.582303 -0.839457
wb_dma/wire_dma_rest 0.573293 -3.508528 -1.619403 1.066138 3.094839 0.377428 -0.065027 2.920747 1.614200 -2.247832 1.611343 1.454442 -1.115901 1.515128 -0.805193 0.213166 -2.070771 0.431547 -0.333413 -0.790488
wb_dma_wb_mast/input_mast_adr -2.570441 0.125298 1.101198 -0.034715 -1.388616 1.265974 1.358979 0.915893 1.317395 1.478236 1.177287 -4.425075 3.023369 -0.190158 -0.297427 -0.326865 -0.956874 1.902968 1.939509 -1.836487
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.176766 -3.682287 -2.233012 0.070685 2.345117 -0.677643 2.372613 0.922605 2.049015 0.362070 -1.062238 2.054827 -0.050800 -0.820709 2.115120 -3.871286 1.057035 0.655921 0.940798 -2.576257
wb_dma_ch_sel/always_44/case_1 -3.489050 -3.229822 1.952737 0.724154 2.045668 -0.512139 0.407866 3.429359 3.677015 1.555251 0.297590 1.666334 1.045877 0.423460 0.103207 -2.665032 1.897413 -0.039236 0.559791 0.931847
wb_dma/wire_ch0_am0 -0.532325 -0.109482 1.333153 -2.308966 2.533195 0.395348 -2.815201 1.407825 2.396229 0.235390 2.063828 -2.120429 1.752070 -0.099463 1.154147 1.274508 -2.383368 2.586605 0.961491 -1.029106
wb_dma/wire_ch0_am1 0.277818 1.359111 -0.950564 0.466388 -0.533192 -0.015607 2.325438 1.489274 3.587343 -2.103605 0.762604 -0.028670 -0.113889 1.120357 -0.054834 1.015930 0.592049 2.964345 1.899345 -1.191820
wb_dma_ch_rf/always_19/if_1 1.423219 1.411675 -1.703243 -2.475468 -0.837665 0.187009 -2.483659 0.657017 0.167107 -0.919912 1.545376 0.714531 -0.687609 0.191555 0.382241 1.671939 -0.805941 1.439116 2.666033 -0.912606
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.461609 -2.660834 1.896507 -1.871903 3.189563 -1.800806 -1.792633 2.574710 3.851017 0.664845 1.088233 0.841344 0.881250 0.211767 1.504123 -0.895718 1.683496 2.693526 -0.270456 0.120620
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 0.113237 -4.164784 -0.257353 -1.437372 3.086890 0.623443 -4.968523 -6.615530 2.419428 2.379266 -3.877840 0.502929 1.020745 -0.211117 -0.770525 1.951122 -2.516431 2.062763 -0.595816 0.212171
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.068932 -1.640058 -2.078987 2.016451 2.203982 2.801829 0.361846 2.160617 2.004894 0.788604 1.091311 -1.417431 2.751486 1.581758 0.092997 2.699197 -0.066786 -1.535830 1.630062 -2.362355
wb_dma_de/always_3/if_1 -0.890382 1.916696 -0.702678 1.664613 -2.955386 2.129606 3.445589 -0.427530 1.819046 -0.615404 1.617581 -2.598794 1.507685 -0.317198 -2.127457 0.262639 -0.350016 3.226026 2.604200 -1.120611
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_16_ch_adr1_we -2.026156 -0.195207 -1.752010 0.787780 -3.128491 1.958958 1.765036 -1.203417 0.255216 1.509375 0.903870 -0.624802 1.559058 -0.599170 -2.868474 -0.760962 0.232303 0.255357 3.784423 -1.168813
wb_dma_wb_if/wire_wbm_data_o -1.892977 0.492802 2.763800 -0.720214 1.010709 0.940435 -0.059432 2.370844 1.303093 -0.737624 6.194716 -2.629468 1.276803 -0.200584 -1.970059 -1.793502 -1.648740 1.362708 3.845940 0.516100
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.491215 -1.498896 -0.175041 -1.620500 -1.317754 -1.338791 1.535752 -1.581441 1.790530 2.372956 -0.109972 -1.924293 1.865437 -2.605903 1.847847 0.177378 -2.730121 1.691349 4.320186 -1.505251
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.454998 -5.050205 -1.428496 2.494131 -0.759044 -0.873745 4.996687 -1.129628 0.084633 2.077766 -0.464726 -1.356190 2.167127 -3.234103 1.420641 -0.998413 1.041441 3.174804 -2.047490 -1.470255
wb_dma_ch_sel/always_48/case_1/stmt_2 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_pri_enc/wire_pri18_out 2.062562 -1.731534 -1.464764 -0.282119 0.608472 -1.060052 1.741763 -0.340241 0.988773 -0.807920 -1.745321 1.862838 -1.520924 -0.340510 0.515315 -2.152891 -2.759293 -1.222750 2.315180 -1.179066
wb_dma_de/assign_6_adr0_cnt_next 0.659954 0.035735 -0.860038 -1.627759 1.415725 0.638481 -1.446891 1.435743 2.037721 -3.606703 2.684697 0.840838 -1.632095 0.253093 -0.188805 -0.417141 -0.629632 4.111218 1.705734 0.038771
wb_dma_ch_rf/reg_ch_err 1.097417 -2.347787 0.984542 -0.092132 0.458581 -2.676743 2.465122 -1.128766 2.555315 1.889431 -2.788899 0.746220 0.257524 -1.247853 1.871577 -1.767666 -1.321760 -0.511316 1.497024 -0.201365
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.284184 -2.524637 -2.520581 -1.058484 -0.198213 -0.674063 1.631998 -0.068509 1.308688 0.301989 0.093976 0.200461 0.321397 -1.366059 1.166991 -0.696122 -2.186800 0.906158 3.851079 -2.518869
wb_dma_wb_slv/input_wb_addr_i -0.031161 3.346546 7.605795 0.649084 -0.221442 -2.561155 -0.832094 2.409541 2.107505 1.870695 -2.094267 0.594154 -0.385595 -0.678840 0.981870 -2.126174 -3.172325 -2.925832 -0.604237 4.509593
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.372389 0.991973 0.324746 -1.165278 0.277447 -0.188273 0.337252 0.320349 0.558278 -2.191108 -0.022430 0.219647 -1.749836 0.557924 -0.910764 -2.126267 -3.307292 -0.604594 2.404436 -0.391733
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.841337 -1.007350 -3.021487 -0.288313 -0.821027 0.389062 -0.201143 -0.830691 -0.568422 1.682630 -0.521331 -0.134959 1.162601 -1.990195 2.662208 2.730259 -1.938574 0.552884 1.444925 -1.862279
