FIFO_32X16.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/udp/FIFO_32X16/sim/FIFO_32X16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
