{
  "design": {
    "design_info": {
      "boundary_crc": "0x720A681B8DB82C06",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA.gen/sources_1/bd/assembly",
      "name": "assembly",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "clock_divider_0": "",
      "spi_0": "",
      "xlconcat_0": "",
      "xlslice_pan": "",
      "xlslice_tilt": "",
      "xlslice_3": "",
      "not_gate_1": "",
      "xlslice_4": "",
      "pwm_pan": "",
      "pwm_tilt": "",
      "xlslice_5": "",
      "xlslice_6": "",
      "not_gate_2": "",
      "encoder_tilt": "",
      "encoder_pan": "",
      "xlconcat_1": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I"
      },
      "ss": {
        "direction": "I"
      },
      "sclk": {
        "direction": "I"
      },
      "sdo": {
        "direction": "O"
      },
      "sdi": {
        "direction": "I"
      },
      "tilt_b": {
        "direction": "I"
      },
      "tilt_a": {
        "direction": "I"
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "pan_in1": {
        "direction": "O"
      },
      "pan_in2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pan_en": {
        "direction": "O"
      },
      "pan_b": {
        "direction": "I"
      },
      "pan_a": {
        "direction": "I"
      },
      "tilt_en": {
        "direction": "O"
      },
      "tilt_in1": {
        "direction": "O"
      },
      "tilt_in2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ar": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "xci_name": "assembly_clock_divider_0_0",
        "xci_path": "ip/assembly_clock_divider_0_0/assembly_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "parameters": {
          "n_bits": {
            "value": "3"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "assembly_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "spi_0": {
        "vlnv": "xilinx.com:module_ref:spi:1.0",
        "xci_name": "assembly_spi_0_0",
        "xci_path": "ip/assembly_spi_0_0/assembly_spi_0_0.xci",
        "inst_hier_path": "spi_0",
        "parameters": {
          "data_width": {
            "value": "16"
          },
          "sph": {
            "value": "\"1\""
          },
          "spo": {
            "value": "\"0\""
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sclk": {
            "direction": "I"
          },
          "sdi": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              }
            }
          },
          "ss": {
            "direction": "I"
          },
          "sdo": {
            "direction": "O"
          },
          "data_out": {
            "direction": "O",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "4",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "assembly_xlconcat_0_2",
        "xci_path": "ip/assembly_xlconcat_0_2/assembly_xlconcat_0_2.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlslice_pan": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "assembly_xlslice_0_2",
        "xci_path": "ip/assembly_xlslice_0_2/assembly_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_pan",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlslice_tilt": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "assembly_xlslice_0_3",
        "xci_path": "ip/assembly_xlslice_0_3/assembly_xlslice_0_3.xci",
        "inst_hier_path": "xlslice_tilt",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "assembly_xlslice_3_0",
        "xci_path": "ip/assembly_xlslice_3_0/assembly_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "not_gate_1": {
        "vlnv": "xilinx.com:module_ref:not_gate:1.0",
        "xci_name": "assembly_not_gate_1_0",
        "xci_path": "ip/assembly_not_gate_1_0/assembly_not_gate_1_0.xci",
        "inst_hier_path": "not_gate_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "not_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i": {
            "direction": "I"
          },
          "o": {
            "direction": "O"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "assembly_xlslice_3_1",
        "xci_path": "ip/assembly_xlslice_3_1/assembly_xlslice_3_1.xci",
        "inst_hier_path": "xlslice_4",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "7"
          }
        }
      },
      "pwm_pan": {
        "vlnv": "xilinx.com:module_ref:pwm:1.0",
        "xci_name": "assembly_pwm_0_0",
        "xci_path": "ip/assembly_pwm_0_0/assembly_pwm_0_0.xci",
        "inst_hier_path": "pwm_pan",
        "parameters": {
          "n_bits": {
            "value": "7"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "duty_cycle": {
            "direction": "I",
            "left": "6",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "4",
                "value_src": "ip_prop"
              }
            }
          },
          "o": {
            "direction": "O"
          }
        }
      },
      "pwm_tilt": {
        "vlnv": "xilinx.com:module_ref:pwm:1.0",
        "xci_name": "assembly_pwm_pan_0",
        "xci_path": "ip/assembly_pwm_pan_0/assembly_pwm_pan_0.xci",
        "inst_hier_path": "pwm_tilt",
        "parameters": {
          "n_bits": {
            "value": "7"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "duty_cycle": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "o": {
            "direction": "O"
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "assembly_xlslice_4_0",
        "xci_path": "ip/assembly_xlslice_4_0/assembly_xlslice_4_0.xci",
        "inst_hier_path": "xlslice_5",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "7"
          }
        }
      },
      "xlslice_6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "assembly_xlslice_3_2",
        "xci_path": "ip/assembly_xlslice_3_2/assembly_xlslice_3_2.xci",
        "inst_hier_path": "xlslice_6",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "not_gate_2": {
        "vlnv": "xilinx.com:module_ref:not_gate:1.0",
        "xci_name": "assembly_not_gate_1_1",
        "xci_path": "ip/assembly_not_gate_1_1/assembly_not_gate_1_1.xci",
        "inst_hier_path": "not_gate_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "not_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i": {
            "direction": "I"
          },
          "o": {
            "direction": "O"
          }
        }
      },
      "encoder_tilt": {
        "vlnv": "xilinx.com:module_ref:encoder:1.0",
        "xci_name": "assembly_encoder_0_0",
        "xci_path": "ip/assembly_encoder_0_0/assembly_encoder_0_0.xci",
        "inst_hier_path": "encoder_tilt",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "encoder_pan": {
        "vlnv": "xilinx.com:module_ref:encoder:1.0",
        "xci_name": "assembly_encoder_tilt_0",
        "xci_path": "ip/assembly_encoder_tilt_0/assembly_encoder_tilt_0.xci",
        "inst_hier_path": "encoder_pan",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "assembly_xlconcat_1_0",
        "xci_path": "ip/assembly_xlconcat_1_0/assembly_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      }
    },
    "nets": {
      "ss_0_1": {
        "ports": [
          "ss",
          "spi_0/ss"
        ]
      },
      "sclk_0_1": {
        "ports": [
          "sclk",
          "spi_0/sclk"
        ]
      },
      "spi_0_sdo": {
        "ports": [
          "spi_0/sdo",
          "sdo"
        ]
      },
      "sdi_0_1": {
        "ports": [
          "sdi",
          "spi_0/sdi"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "clock_divider_0/rst",
          "spi_0/rst",
          "encoder_tilt/rst",
          "encoder_pan/rst"
        ]
      },
      "clock_divider_0_clk_div": {
        "ports": [
          "clock_divider_0/clk_div",
          "spi_0/clk",
          "pwm_pan/clk",
          "pwm_tilt/clk",
          "encoder_tilt/clk",
          "encoder_pan/clk"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clock_divider_0/clk"
        ]
      },
      "encoder_0_cnt": {
        "ports": [
          "encoder_tilt/cnt",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "spi_0/data_in"
        ]
      },
      "spi_0_data_out": {
        "ports": [
          "spi_0/data_out",
          "xlslice_pan/Din",
          "xlslice_tilt/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_pan/Dout",
          "xlslice_3/Din",
          "xlslice_4/Din"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "not_gate_1/i",
          "pan_in2"
        ]
      },
      "not_gate_1_o": {
        "ports": [
          "not_gate_1/o",
          "pan_in1"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "pwm_pan/duty_cycle"
        ]
      },
      "pwm_0_o": {
        "ports": [
          "pwm_pan/o",
          "pan_en"
        ]
      },
      "encoder_tilt1_cnt": {
        "ports": [
          "encoder_pan/cnt",
          "xlconcat_0/In1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_tilt/Dout",
          "xlslice_5/Din",
          "xlslice_6/Din"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "xlslice_5/Dout",
          "pwm_tilt/duty_cycle"
        ]
      },
      "pwm_tilt_o": {
        "ports": [
          "pwm_tilt/o",
          "tilt_en"
        ]
      },
      "xlslice_6_Dout": {
        "ports": [
          "xlslice_6/Dout",
          "not_gate_2/i",
          "tilt_in2"
        ]
      },
      "not_gate_2_o": {
        "ports": [
          "not_gate_2/o",
          "tilt_in1"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "ar"
        ]
      },
      "tilt_a_1": {
        "ports": [
          "tilt_a",
          "encoder_tilt/a",
          "xlconcat_1/In2"
        ]
      },
      "tilt_b_1": {
        "ports": [
          "tilt_b",
          "encoder_tilt/b",
          "xlconcat_1/In3"
        ]
      },
      "pan_a_1": {
        "ports": [
          "pan_a",
          "encoder_pan/a",
          "xlconcat_1/In0"
        ]
      },
      "pan_b_1": {
        "ports": [
          "pan_b",
          "encoder_pan/b",
          "xlconcat_1/In1"
        ]
      }
    }
  }
}