# VE370-Project
5 stages MIPS pipeline CPU design with FPGA implementation
