# Microsemi Physical design constraints file

# Version: v11.8 SP1 11.8.1.12

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Fri Sep 08 15:25:51 2017 


#
# I/O constraints
#

set_io DEBOUNCE_IN\[0\] -DIRECTION INPUT -pinname R8 -fixed no
set_io DEBOUNCE_IN\[1\] -DIRECTION INPUT -pinname U10 -fixed no
set_io DEBOUNCE_IN\[2\] -DIRECTION INPUT -pinname W11 -fixed no
set_io DEBOUNCE_OUT_1 -DIRECTION OUTPUT -pinname V10 -fixed no
set_io DEBOUNCE_OUT_2 -DIRECTION OUTPUT -pinname V11 -fixed no
set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io Data_FAIL -DIRECTION OUTPUT -pinname N20 -fixed no
set_io GPIO_0_BI -DIRECTION INOUT -pinname J2 -fixed no
set_io GPIO_11_M2F -DIRECTION OUTPUT -pinname K2 -fixed no
set_io GPIO_12_BI -DIRECTION INOUT -pinname G5 -fixed no
set_io GPIO_14_BI -DIRECTION INOUT -pinname G1 -fixed no
set_io GPIO_15_BI -DIRECTION INOUT -pinname F2 -fixed no
set_io GPIO_16_BI -DIRECTION INOUT -pinname F3 -fixed no
set_io GPIO_17_BI -DIRECTION INOUT -pinname P2 -fixed no
set_io GPIO_18_BI -DIRECTION INOUT -pinname R2 -fixed no
set_io GPIO_1_BI\[0\] -DIRECTION INOUT -pinname J1 -fixed no
set_io GPIO_20_OUT -DIRECTION OUTPUT -pinname T1 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_22_M2F -DIRECTION OUTPUT -pinname K5 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_31_BI -DIRECTION INOUT -pinname K1 -fixed no
set_io GPIO_3_BI -DIRECTION INOUT -pinname T5 -fixed no
set_io GPIO_4_BI -DIRECTION INOUT -pinname U5 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6_PAD\[0\] -DIRECTION INOUT -pinname H5 -fixed no
set_io GPIO_7_PADI\[0\] -DIRECTION INOUT -pinname H4 -fixed no
set_io GPIO_8_M2F -DIRECTION OUTPUT -pinname J4 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io ID_RES\[0\] -DIRECTION INPUT -pinname N1 -fixed no
set_io ID_RES\[1\] -DIRECTION INPUT -pinname T2 -fixed no
set_io ID_RES\[2\] -DIRECTION INPUT -pinname V1 -fixed no
set_io ID_RES\[3\] -DIRECTION INPUT -pinname M4 -fixed no
set_io MAC_MII_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io MAC_MII_CRS -DIRECTION INPUT -pinname M20 -fixed no
set_io MAC_MII_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io MAC_MII_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io MAC_MII_RXD\[0\] -DIRECTION INPUT -pinname L18 -fixed no
set_io MAC_MII_RXD\[1\] -DIRECTION INPUT -pinname L17 -fixed no
set_io MAC_MII_RXD\[2\] -DIRECTION INPUT -pinname K18 -fixed no
set_io MAC_MII_RXD\[3\] -DIRECTION INPUT -pinname K17 -fixed no
set_io MAC_MII_RX_CLK -DIRECTION INPUT -pinname M18 -fixed no
set_io MAC_MII_RX_DV -DIRECTION INPUT -pinname L20 -fixed no
set_io MAC_MII_RX_ER -DIRECTION INPUT -pinname E17 -fixed no
set_io MAC_MII_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io MAC_MII_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io MAC_MII_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io MAC_MII_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io MAC_MII_TX_CLK -DIRECTION INPUT -pinname J18 -fixed no
set_io MAC_MII_TX_EN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname Y1 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io PULLDOWN_R9 -DIRECTION INPUT -pinname R9 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK\[0\] -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DI_CAM -DIRECTION INPUT -pinname D21 -fixed no
set_io SPI_1_DI_OTH -DIRECTION INPUT -pinname N7 -fixed no
set_io SPI_1_DO_CAM -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_DO_OTH -DIRECTION OUTPUT -pinname M5 -fixed no
set_io SPI_1_SS0_CAM\[0\] -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_1_SS0_OTH\[0\] -DIRECTION INOUT -pinname L5 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[3\] -fixed no 102 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 309 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[0\] -fixed no 409 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 431 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[2\] -fixed no 601 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 417 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 393 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed no 354 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[7\] -fixed no 402 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 363 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 414 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[1\] -fixed no 501 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 566 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2\[0\] -fixed no 512 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed no 440 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 383 166
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1 -fixed no 662 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[0\] -fixed no 391 162
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 839 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 428 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[1\] -fixed no 106 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 366 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[0\] -fixed no 576 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 376 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 420 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 399 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_6_0_x2 -fixed no 553 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5\[4\] -fixed no 568 135
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[15\] -fixed no 114 127
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 533 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[10\] -fixed no 500 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[6\] -fixed no 457 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.TX_DataEn_7_iv -fixed no 510 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[2\] -fixed no 374 166
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO\[0\] -fixed no 398 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed no 479 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 361 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[9\] -fixed no 499 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 284 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 566 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 343 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[1\] -fixed no 496 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 366 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[4\] -fixed no 401 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 436 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un49_apb3_addr_0_a2_2_a2 -fixed no 604 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[5\] -fixed no 509 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI07741\[6\] -fixed no 527 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[4\] -fixed no 411 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_1\[2\] -fixed no 511 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0\[2\] -fixed no 600 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_3\[7\] -fixed no 511 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 294 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 295 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 433 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_1 -fixed no 560 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 555 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed no 452 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 394 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 391 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[3\] -fixed no 281 166
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 567 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 421 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_5_reg_en_0_a2_1_a2_1_a2 -fixed no 592 147
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2_0_a2 -fixed no 351 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[1\] -fixed no 369 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 116 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[5\] -fixed no 600 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[1\] -fixed no 551 148
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 861 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[1\] -fixed no 467 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed no 364 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed no 339 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[6\] -fixed no 549 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[7\] -fixed no 573 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 338 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[11\] -fixed no 507 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4 -fixed no 598 145
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 866 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed no 479 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[7\] -fixed no 357 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed no 417 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 363 142
set_location CoreAPB3_0/iPSELS_raw\[0\] -fixed no 865 150
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 860 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed no 342 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 418 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 368 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[3\] -fixed no 619 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_7_i_m2\[0\] -fixed no 608 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[6\] -fixed no 591 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 422 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 442 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr -fixed no 583 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 356 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[0\] -fixed no 97 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[5\] -fixed no 548 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 564 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI3ML21\[15\] -fixed no 119 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[4\] -fixed no 604 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2_0 -fixed no 594 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[15\] -fixed no 406 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 359 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[5\] -fixed no 501 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en -fixed no 613 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[5\] -fixed no 610 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[2\] -fixed no 479 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[1\] -fixed no 535 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 359 136
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 861 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 553 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKREG\[3\] -fixed no 377 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 424 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[5\] -fixed no 511 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed no 482 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[6\] -fixed no 417 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[7\] -fixed no 496 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNO -fixed no 546 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[7\] -fixed no 555 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en_RNO -fixed no 375 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO -fixed no 374 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 396 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 433 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIL7N4\[3\] -fixed no 381 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[6\] -fixed no 575 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 467 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 367 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[2\] -fixed no 560 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 403 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/N_1634_i_i -fixed no 485 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_o2 -fixed no 623 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed no 436 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[6\] -fixed no 502 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed no 601 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[5\] -fixed no 590 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[4\] -fixed no 514 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 417 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed no 386 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[3\] -fixed no 583 154
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 854 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[6\] -fixed no 513 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[1\] -fixed no 279 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[14\] -fixed no 427 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[1\] -fixed no 410 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 552 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[12\] -fixed no 431 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[1\] -fixed no 541 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIU6PQ\[0\] -fixed no 345 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1528_i -fixed no 465 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed no 476 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[14\] -fixed no 403 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 437 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[2\] -fixed no 558 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed no 385 127
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 560 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en -fixed no 603 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_8 -fixed no 503 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[1\] -fixed no 409 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed no 371 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12\[3\] -fixed no 570 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[5\] -fixed no 558 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_73 -fixed no 506 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_71 -fixed no 511 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[3\] -fixed no 578 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[2\] -fixed no 101 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 303 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 577 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 381 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIDMB2\[7\] -fixed no 370 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_a2 -fixed no 373 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed no 442 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 567 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[3\] -fixed no 536 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 436 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[1\] -fixed no 563 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2\[2\] -fixed no 487 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[6\] -fixed no 565 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_9 -fixed no 447 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[6\] -fixed no 555 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 432 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[0\] -fixed no 615 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un89_apb3_addr_0_a2_0 -fixed no 613 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[0\] -fixed no 509 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed no 410 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 400 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[5\] -fixed no 501 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 417 145
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 870 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_0_o2\[8\] -fixed no 364 162
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 829 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 570 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0 -fixed no 384 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[2\] -fixed no 530 148
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31\[12\] -fixed no 870 168
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 868 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4\[5\] -fixed no 558 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[4\] -fixed no 494 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_0_o2 -fixed no 389 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 401 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 422 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 431 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed no 343 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[0\] -fixed no 377 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 413 124
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 867 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed no 482 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_0 -fixed no 607 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[5\] -fixed no 573 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 559 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 376 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[6\] -fixed no 507 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[8\] -fixed no 289 163
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 566 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 366 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 395 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 565 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 423 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11\[1\] -fixed no 572 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[7\] -fixed no 547 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[3\] -fixed no 516 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[0\] -fixed no 501 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[1\] -fixed no 572 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 369 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 557 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 434 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 374 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[7\] -fixed no 484 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[1\] -fixed no 373 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed no 488 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 438 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[7\] -fixed no 586 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 558 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed no 337 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[7\] -fixed no 540 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en -fixed no 512 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 554 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[4\] -fixed no 514 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[2\] -fixed no 563 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[9\] -fixed no 546 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_a2 -fixed no 617 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[5\] -fixed no 539 127
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 662 129
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 553 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 424 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 434 121
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO\[1\] -fixed no 577 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[5\] -fixed no 483 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 579 124
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 564 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 462 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[5\] -fixed no 499 139
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s -fixed no 855 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 356 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 407 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13\[6\] -fixed no 570 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[0\] -fixed no 495 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 458 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 424 115
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 556 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[11\] -fixed no 289 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[8\] -fixed no 358 166
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 872 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[0\] -fixed no 104 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0_i_i_a2 -fixed no 424 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 577 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 418 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 583 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 358 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 569 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 421 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed no 365 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[2\] -fixed no 375 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[3\] -fixed no 392 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[2\] -fixed no 570 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[5\] -fixed no 541 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 418 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 355 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[14\] -fixed no 294 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 422 126
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 868 178
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 832 162
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 832 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7\[1\] -fixed no 597 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 394 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[7\] -fixed no 357 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[1\] -fixed no 553 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[3\] -fixed no 496 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[5\] -fixed no 493 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[2\] -fixed no 605 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[3\] -fixed no 622 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[11\] -fixed no 564 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed no 524 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[4\] -fixed no 285 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[3\] -fixed no 431 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[8\] -fixed no 299 172
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 856 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 403 124
set_location CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err_RNO -fixed no 473 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNILH5M -fixed no 565 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[6\] -fixed no 368 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.rx_packet_depth_status2_i_a2_0_5 -fixed no 562 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed no 416 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 367 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed no 484 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[2\] -fixed no 543 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 560 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 608 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 572 148
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 561 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 555 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 378 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 573 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 499 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed no 351 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 118 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 311 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m16_i_0_a2 -fixed no 487 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[3\] -fixed no 556 127
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA -fixed no 450 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[9\] -fixed no 399 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 296 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed no 437 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed no 420 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 435 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[6\] -fixed no 564 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un19_tx_dataen -fixed no 534 129
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr\[1\] -fixed no 577 136
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst -fixed no 552 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[0\] -fixed no 541 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[6\] -fixed no 548 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12\[4\] -fixed no 584 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNIRS9S -fixed no 358 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[0\] -fixed no 607 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[6\] -fixed no 620 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en -fixed no 598 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIEGI5\[1\] -fixed no 617 150
set_location m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 -fixed no 862 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret -fixed no 621 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed no 490 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2_0_a2 -fixed no 610 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed no 426 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 386 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[6\] -fixed no 500 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[3\] -fixed no 361 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[14\] -fixed no 522 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[1\] -fixed no 512 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 367 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[13\] -fixed no 426 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en -fixed no 590 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 427 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[6\] -fixed no 494 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 352 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8\[6\] -fixed no 578 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[7\] -fixed no 369 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 348 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 443 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[1\] -fixed no 578 135
set_location CommsFPGA_top_0/long_reset_set -fixed no 606 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 457 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[6\] -fixed no 559 127
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 866 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en -fixed no 397 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 406 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_2 -fixed no 450 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set -fixed no 461 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1 -fixed no 548 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 420 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[0\] -fixed no 569 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 351 141
set_location I_394/U0_RGB1 -fixed no 662 132
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 442 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[7\] -fixed no 497 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_pipe_d1_NE_2 -fixed no 495 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[2\] -fixed no 482 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed no 466 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 431 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_1\[3\] -fixed no 411 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[1\] -fixed no 100 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE -fixed no 562 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[5\] -fixed no 575 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 452 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 465 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0\[7\] -fixed no 556 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed no 369 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 455 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 423 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_1_i_0_0_a2_0 -fixed no 400 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 556 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 561 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 443 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[7\] -fixed no 503 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[2\] -fixed no 419 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 423 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 382 142
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 823 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[7\] -fixed no 619 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en -fixed no 619 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 557 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[8\] -fixed no 525 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 393 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 571 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 407 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 398 124
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 846 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_0 -fixed no 611 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[7\] -fixed no 508 130
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 828 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[4\] -fixed no 513 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 565 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0\[5\] -fixed no 611 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[0\] -fixed no 480 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_tx_fifo_underrun_int_c_0 -fixed no 542 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1_RNISD6M -fixed no 532 126
set_location CommsFPGA_top_0/long_reset -fixed no 565 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[6\] -fixed no 550 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un73_apb3_addr_0_a2_0_a2_0 -fixed no 576 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed no 465 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 372 142
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 821 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[10\] -fixed no 354 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[4\] -fixed no 290 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[2\] -fixed no 488 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNI0CAL -fixed no 371 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2\[0\] -fixed no 491 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 399 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19\[3\] -fixed no 560 141
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 856 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1\[2\] -fixed no 569 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 442 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 357 142
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 840 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[6\] -fixed no 388 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 360 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[5\] -fixed no 496 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[9\] -fixed no 108 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[6\] -fixed no 584 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 418 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 378 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 609 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[4\] -fixed no 512 138
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 870 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[5\] -fixed no 431 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[2\] -fixed no 416 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 431 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[3\] -fixed no 587 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[9\] -fixed no 875 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIC0CR\[6\] -fixed no 526 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[4\] -fixed no 502 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC.un2_sample_5 -fixed no 406 168
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 873 178
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 869 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 493 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 416 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[5\] -fixed no 570 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[7\] -fixed no 529 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1 -fixed no 458 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 424 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_25\[3\] -fixed no 614 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIH597\[3\] -fixed no 525 120
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 834 165
set_location CommsFPGA_top_0/byte_clk_en -fixed no 532 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[0\] -fixed no 572 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5\[3\] -fixed no 571 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 382 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 420 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[2\] -fixed no 415 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[7\] -fixed no 495 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1 -fixed no 407 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[7\] -fixed no 568 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[0\] -fixed no 404 162
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 871 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 430 127
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[6\] -fixed no 860 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16\[1\] -fixed no 583 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 423 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 352 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[7\] -fixed no 551 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un8_rx_crc_error_int_c_0 -fixed no 534 147
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 853 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[7\] -fixed no 611 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 463 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 565 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNO\[10\] -fixed no 549 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2 -fixed no 621 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12_RNO\[3\] -fixed no 553 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[3\] -fixed no 493 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_1 -fixed no 608 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error -fixed no 405 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[6\] -fixed no 578 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 441 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 372 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[5\] -fixed no 358 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m56_i_0_0 -fixed no 512 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 345 169
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 860 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 561 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 441 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 437 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_ss0_0_o2 -fixed no 510 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 391 124
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 849 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[1\] -fixed no 561 154
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 858 169
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1 -fixed no 869 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 409 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 343 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 565 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 432 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_control_reg_en_0 -fixed no 604 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 439 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNO -fixed no 548 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0\[3\] -fixed no 392 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 443 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[1\] -fixed no 467 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[3\] -fixed no 531 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 572 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNIU2E51 -fixed no 394 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 580 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 415 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 433 145
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 864 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[1\] -fixed no 554 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 395 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed no 560 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[0\] -fixed no 414 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed no 431 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_24\[3\] -fixed no 551 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 581 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[9\] -fixed no 523 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed no 431 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed no 347 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0\[4\] -fixed no 603 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 572 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_0\[3\] -fixed no 509 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 418 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 416 145
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 867 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 393 168
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 852 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 441 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed no 464 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[0\] -fixed no 853 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 394 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 411 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 606 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[13\] -fixed no 112 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.tx_collision_detect2 -fixed no 495 144
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 820 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set -fixed no 540 133
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 397 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 399 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed no 418 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[0\] -fixed no 559 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[1\] -fixed no 512 129
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 568 130
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 865 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 431 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[2\] -fixed no 874 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 432 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/N_89_i -fixed no 488 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[5\] -fixed no 562 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[13\] -fixed no 519 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 355 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 575 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[5\] -fixed no 599 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[4\] -fixed no 417 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61 -fixed no 398 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[2\] -fixed no 505 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 430 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[4\] -fixed no 521 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 585 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2\[1\] -fixed no 563 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 425 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0 -fixed no 391 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 392 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 400 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 564 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[4\] -fixed no 556 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[7\] -fixed no 547 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[8\] -fixed no 354 163
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 840 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un85_apb3_addr_0_a2_1_a2 -fixed no 603 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[7\] -fixed no 462 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 430 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2\[3\] -fixed no 486 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI69TM1\[4\] -fixed no 296 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 553 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 430 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr_0_a2_1_a2_0 -fixed no 598 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 584 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[4\] -fixed no 597 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[6\] -fixed no 309 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[7\] -fixed no 495 141
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 829 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[1\] -fixed no 463 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[7\] -fixed no 297 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_tx_byte_cntr_0_a2_0_a2_0_6_1 -fixed no 530 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[0\] -fixed no 513 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_3\[3\] -fixed no 516 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[9\] -fixed no 422 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed no 368 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[3\] -fixed no 581 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1 -fixed no 476 142
set_location m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1 -fixed no 858 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[0\] -fixed no 511 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[10\] -fixed no 506 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9\[5\] -fixed no 573 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 420 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 383 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[7\] -fixed no 606 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 291 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 117 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed no 436 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[2\] -fixed no 527 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 571 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[2\] -fixed no 577 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed no 340 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4 -fixed no 622 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[7\] -fixed no 621 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 484 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 414 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT -fixed no 574 145
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 870 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed no 453 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 416 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 359 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[7\] -fixed no 562 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[11\] -fixed no 350 121
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 830 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0 -fixed no 609 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed no 462 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[6\] -fixed no 612 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[2\] -fixed no 576 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 411 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1 -fixed no 534 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m56_i_0_a2_1 -fixed no 548 123
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 830 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[0\] -fixed no 518 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNI94BE -fixed no 568 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 412 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 368 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 359 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2\[7\] -fixed no 485 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[7\] -fixed no 485 145
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_109 -fixed no 875 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 557 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1 -fixed no 463 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3 -fixed no 589 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR.un4_col_detect_c -fixed no 543 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed no 470 138
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 873 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 578 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_a2 -fixed no 595 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 423 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 276 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[6\] -fixed no 553 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[3\] -fixed no 521 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed no 437 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[1\] -fixed no 105 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[6\] -fixed no 553 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[6\] -fixed no 478 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[2\] -fixed no 348 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[3\] -fixed no 497 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed no 434 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO\[2\] -fixed no 562 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 409 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_tx_fifo_underrun_int_c_0_0 -fixed no 540 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 380 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 423 117
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 867 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 286 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[1\] -fixed no 105 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0 -fixed no 514 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[5\] -fixed no 307 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP -fixed no 605 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[5\] -fixed no 497 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_o2 -fixed no 589 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_i_0_o2\[0\] -fixed no 397 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[6\] -fixed no 546 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un73_apb3_addr_0_a2_0_a2 -fixed no 590 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce -fixed no 403 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed no 390 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed no 433 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[2\] -fixed no 375 163
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 854 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 445 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[1\] -fixed no 389 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[3\] -fixed no 500 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[8\] -fixed no 420 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[0\] -fixed no 534 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 431 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 422 124
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1 -fixed no 218 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8\[5\] -fixed no 566 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[1\] -fixed no 463 136
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 862 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[5\] -fixed no 546 136
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 563 163
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 869 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[1\] -fixed no 373 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2\[8\] -fixed no 427 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line -fixed no 310 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[1\] -fixed no 359 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18\[3\] -fixed no 572 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[5\] -fixed no 355 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed no 446 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0\[1\] -fixed no 387 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[5\] -fixed no 517 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[3\] -fixed no 587 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 291 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[0\] -fixed no 487 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[1\] -fixed no 412 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 410 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 374 142
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 847 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[1\] -fixed no 494 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 433 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen -fixed no 374 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 577 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[7\] -fixed no 560 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[4\] -fixed no 604 136
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 827 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7\[6\] -fixed no 559 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 401 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un89_apb3_addr_0_a2_1 -fixed no 581 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 390 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 117 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 439 118
set_location CFG0_GND_INST -fixed no 505 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 474 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 421 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2.un3_rx_packet_depth_d2 -fixed no 558 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[7\] -fixed no 379 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 436 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en_0 -fixed no 599 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 401 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[7\] -fixed no 617 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 425 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d\[0\] -fixed no 504 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 437 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI5JJV\[15\] -fixed no 357 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[0\] -fixed no 343 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 342 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 378 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 434 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[2\] -fixed no 618 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 406 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 440 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[4\] -fixed no 370 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 439 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 405 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 450 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 420 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4\[7\] -fixed no 568 141
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 564 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un13_apb3_addr_0_a2_2_a2_0 -fixed no 604 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 449 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 415 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 346 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9\[4\] -fixed no 582 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[5\] -fixed no 499 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end -fixed no 410 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 871 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[4\] -fixed no 569 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en -fixed no 615 145
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 836 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_1\[4\] -fixed no 519 132
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16_RNIAB3P3 -fixed no 613 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_0\[1\] -fixed no 543 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 417 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 621 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 395 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 430 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_2\[5\] -fixed no 519 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[6\] -fixed no 546 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1 -fixed no 486 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14\[0\] -fixed no 573 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/N_1632_i_i -fixed no 467 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed no 518 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 421 121
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 872 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out -fixed no 97 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[1\] -fixed no 426 166
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 853 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_pipe_d1_NE_1 -fixed no 499 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2 -fixed no 403 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[1\] -fixed no 386 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 578 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[0\] -fixed no 558 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[3\] -fixed no 411 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[1\] -fixed no 500 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_68 -fixed no 481 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[1\] -fixed no 373 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[3\] -fixed no 520 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 437 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un101_apb3_addr_0_a2_3_a2 -fixed no 622 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 362 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 405 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 408 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 389 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed no 341 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/N_875_i -fixed no 350 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 384 139
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 833 166
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 568 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2015_i -fixed no 616 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg0 -fixed no 288 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 416 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 427 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d\[1\] -fixed no 544 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_2 -fixed no 428 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[0\] -fixed no 496 121
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 864 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en -fixed no 616 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 438 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt\[1\] -fixed no 490 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 575 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[7\] -fixed no 311 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 424 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[5\] -fixed no 425 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[1\] -fixed no 556 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed no 430 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed no 452 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_a2\[1\] -fixed no 406 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 558 123
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 830 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 410 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/N_89_i -fixed no 456 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[6\] -fixed no 496 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 571 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 578 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 428 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 449 139
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 446 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[4\] -fixed no 598 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[8\] -fixed no 526 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_9\[0\] -fixed no 564 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed no 432 148
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 567 162
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 873 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_3_reg_en_0_a2_1_a2_0_a2 -fixed no 597 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i -fixed no 600 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[4\] -fixed no 521 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 349 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 617 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 558 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_0_a2 -fixed no 390 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[5\] -fixed no 547 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 288 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[7\] -fixed no 497 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[3\] -fixed no 419 159
set_location CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err -fixed no 473 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[0\] -fixed no 368 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[4\] -fixed no 370 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[2\] -fixed no 429 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[2\] -fixed no 558 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 380 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[1\] -fixed no 518 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR.un6_rx_fifo_underrun_c -fixed no 564 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[6\] -fixed no 523 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed no 429 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en -fixed no 589 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[9\] -fixed no 505 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed no 393 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[3\] -fixed no 514 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en -fixed no 615 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 373 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 427 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 442 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 438 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 411 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 864 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2\[2\] -fixed no 581 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[5\] -fixed no 576 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_4_iv_0_0_1_1 -fixed no 535 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[0\] -fixed no 506 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K -fixed no 365 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 569 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[3\] -fixed no 342 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed no 516 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 564 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[4\] -fixed no 616 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 338 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC.un1_tx_collision_detect -fixed no 486 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[5\] -fixed no 553 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[3\] -fixed no 291 169
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 867 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 277 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[7\] -fixed no 399 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1 -fixed no 542 133
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[3\] -fixed no 571 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[10\] -fixed no 290 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 448 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_1 -fixed no 564 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2_1 -fixed no 603 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_4 -fixed no 421 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[1\] -fixed no 554 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[2\] -fixed no 545 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 567 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO -fixed no 400 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[5\] -fixed no 408 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[5\] -fixed no 501 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 357 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 434 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18\[1\] -fixed no 569 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed no 353 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_1\[5\] -fixed no 585 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[4\] -fixed no 561 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[4\] -fixed no 496 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed no 345 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/N_499_i -fixed no 351 159
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 561 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_0 -fixed no 567 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 567 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[2\] -fixed no 456 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[4\] -fixed no 606 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2NNB\[1\] -fixed no 378 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[1\] -fixed no 386 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 288 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[1\] -fixed no 550 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[11\] -fixed no 429 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIKP5P\[9\] -fixed no 105 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIJ6P51\[2\] -fixed no 389 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed no 384 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un17_apb3_addr_0_a2_0_a2 -fixed no 607 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 289 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_1\[3\] -fixed no 566 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[3\] -fixed no 486 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 353 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4\[7\] -fixed no 583 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_535_i -fixed no 461 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_o2 -fixed no 561 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0 -fixed no 364 163
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 560 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_4 -fixed no 575 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 416 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[8\] -fixed no 367 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[6\] -fixed no 421 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[1\] -fixed no 499 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[1\] -fixed no 572 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[1\] -fixed no 360 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 568 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable_RNO -fixed no 514 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 278 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 429 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIAHR61\[4\] -fixed no 293 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[2\] -fixed no 488 148
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 866 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[2\] -fixed no 578 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[2\] -fixed no 564 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 299 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 443 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 868 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed no 479 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 383 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0\[5\] -fixed no 359 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 405 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 859 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[3\] -fixed no 498 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 388 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9\[7\] -fixed no 563 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[3\] -fixed no 578 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 553 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed no 425 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 441 117
set_location I_397 -fixed no 451 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11\[7\] -fixed no 562 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[0\] -fixed no 587 148
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 872 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 379 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 869 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[7\] -fixed no 494 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 349 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[0\] -fixed no 336 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2\[3\] -fixed no 578 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_70 -fixed no 513 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4\[0\] -fixed no 336 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[6\] -fixed no 545 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en -fixed no 510 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed no 478 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0_a2 -fixed no 599 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d\[1\] -fixed no 537 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 579 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[4\] -fixed no 622 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 402 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[6\] -fixed no 563 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[0\] -fixed no 517 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[0\] -fixed no 412 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 391 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un16_clk1x_enable -fixed no 416 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int -fixed no 545 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 362 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[5\] -fixed no 600 136
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 871 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[2\] -fixed no 416 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[3\] -fixed no 499 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed no 413 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 428 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNI6LOQ -fixed no 128 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[10\] -fixed no 385 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[1\] -fixed no 543 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed no 489 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[6\] -fixed no 498 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[6\] -fixed no 507 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 582 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed no 422 139
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 831 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un93_apb3_addr_0_a2_0_a2 -fixed no 621 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt\[0\] -fixed no 487 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[3\] -fixed no 460 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 560 124
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 830 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[3\] -fixed no 579 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_7\[0\] -fixed no 564 147
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 113 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 433 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_6_i_m2\[1\] -fixed no 595 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 379 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int -fixed no 548 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 450 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 556 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 430 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 413 121
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_112 -fixed no 866 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[2\] -fixed no 341 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[3\] -fixed no 397 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 287 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2 -fixed no 612 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[4\] -fixed no 510 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15\[0\] -fixed no 571 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un17_apb3_addr_0_a2_0_a2_0 -fixed no 576 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed no 395 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_pipe_d1_NE_0 -fixed no 492 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 412 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[2\] -fixed no 484 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 288 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/fulli_0_a2_7 -fixed no 574 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[2\] -fixed no 456 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 410 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un13_apb3_addr_0_a2_2_a2 -fixed no 606 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 445 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[8\] -fixed no 504 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_1 -fixed no 594 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 421 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 542 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed no 468 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 441 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[14\] -fixed no 353 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set -fixed no 491 139
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 833 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2\[2\] -fixed no 416 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[5\] -fixed no 483 145
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 875 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[1\] -fixed no 617 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 380 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d\[0\] -fixed no 469 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[8\] -fixed no 491 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 420 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 562 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[10\] -fixed no 109 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[3\] -fixed no 503 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[3\] -fixed no 594 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 297 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO\[7\] -fixed no 550 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_9 -fixed no 400 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10\[4\] -fixed no 582 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 280 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[5\] -fixed no 541 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 355 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[2\] -fixed no 542 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 398 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 585 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 437 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 349 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 856 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[0\] -fixed no 533 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 386 169
set_location CoreAPB3_0/iPSELS_raw_1\[0\] -fixed no 867 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[2\] -fixed no 604 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 370 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_2\[3\] -fixed no 519 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 437 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11\[1\] -fixed no 585 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_0\[0\] -fixed no 567 147
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 568 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[4\] -fixed no 376 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[5\] -fixed no 571 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[4\] -fixed no 545 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed no 425 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[2\] -fixed no 399 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6\[0\] -fixed no 569 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 372 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0\[3\] -fixed no 405 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 443 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[4\] -fixed no 557 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 382 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[1\] -fixed no 298 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed no 344 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[11\] -fixed no 357 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[6\] -fixed no 594 136
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 863 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[10\] -fixed no 563 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[7\] -fixed no 459 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_6_0_x2 -fixed no 563 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 420 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO -fixed no 408 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 569 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 423 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[7\] -fixed no 496 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2 -fixed no 406 129
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 875 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[0\] -fixed no 489 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 432 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[0\] -fixed no 572 154
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[1\] -fixed no 476 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[1\] -fixed no 857 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[2\] -fixed no 505 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[2\] -fixed no 549 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[6\] -fixed no 622 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0\[4\] -fixed no 572 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 411 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 566 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un3_i_i\[1\] -fixed no 530 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[0\] -fixed no 574 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 402 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_o2 -fixed no 597 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNICMBG1\[10\] -fixed no 446 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 414 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[3\] -fixed no 421 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 580 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 436 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_10\[0\] -fixed no 585 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[2\] -fixed no 498 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_3\[6\] -fixed no 518 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m38_i_0_a2_0 -fixed no 492 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d\[0\] -fixed no 539 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 421 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 348 135
set_location CommsFPGA_top_0/FIFOS_INST/N_1914_i -fixed no 559 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[2\] -fixed no 508 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[5\] -fixed no 584 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 349 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i -fixed no 365 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[0\] -fixed no 380 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO\[4\] -fixed no 555 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 411 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 433 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[0\] -fixed no 549 151
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 863 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[2\] -fixed no 487 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[11\] -fixed no 404 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNIBRMI -fixed no 550 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2 -fixed no 593 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_3 -fixed no 561 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 412 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 858 174
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr\[0\] -fixed no 576 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[3\] -fixed no 497 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 418 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 394 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[7\] -fixed no 529 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 567 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[3\] -fixed no 618 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed no 419 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 398 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[7\] -fixed no 568 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 412 144
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 874 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[0\] -fixed no 610 135
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 832 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2\[0\] -fixed no 549 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[3\] -fixed no 460 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[4\] -fixed no 423 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 557 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[3\] -fixed no 586 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIOHLJ\[9\] -fixed no 355 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2_0 -fixed no 608 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 429 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[9\] -fixed no 394 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[3\] -fixed no 392 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en -fixed no 589 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[9\] -fixed no 366 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_1_byte_1_reg_en_20 -fixed no 606 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 416 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[12\] -fixed no 283 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[0\] -fixed no 610 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[2\] -fixed no 542 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 568 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 431 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_8 -fixed no 493 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[9\] -fixed no 287 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[5\] -fixed no 377 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[13\] -fixed no 352 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[9\] -fixed no 393 163
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 436 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2_0_a2 -fixed no 394 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6\[3\] -fixed no 582 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[5\] -fixed no 473 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 376 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed no 438 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 430 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 409 144
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 860 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 862 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 423 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d\[1\] -fixed no 471 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 581 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 454 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[5\] -fixed no 497 138
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 863 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 455 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 347 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0_RGB1 -fixed no 665 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[3\] -fixed no 383 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_3 -fixed no 405 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 496 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 392 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_4 -fixed no 553 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 296 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2\[2\] -fixed no 388 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIPALP -fixed no 404 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_6_RNO -fixed no 555 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[1\] -fixed no 525 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[1\] -fixed no 498 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 361 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[3\] -fixed no 585 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[1\] -fixed no 498 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 567 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[7\] -fixed no 494 141
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[2\] -fixed no 478 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 374 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[4\] -fixed no 480 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[6\] -fixed no 417 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[3\] -fixed no 544 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 440 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7\[6\] -fixed no 546 147
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 866 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 425 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI4U4H2\[10\] -fixed no 420 114
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 863 174
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 856 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 567 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en -fixed no 596 148
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 853 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10\[0\] -fixed no 572 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[8\] -fixed no 461 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 349 142
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 851 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1_RNO -fixed no 505 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwe_0_a2 -fixed no 565 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set -fixed no 456 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[10\] -fixed no 421 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in -fixed no 372 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 410 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[1\] -fixed no 340 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 570 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[2\] -fixed no 542 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 426 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[4\] -fixed no 545 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 441 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[5\] -fixed no 623 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_3 -fixed no 556 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[0\] -fixed no 413 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_int_mask_reg_en -fixed no 609 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed no 346 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 439 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un45_apb3_addr_0_a2_0_a2 -fixed no 606 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 399 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 397 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 399 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d\[2\] -fixed no 540 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[6\] -fixed no 499 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19\[0\] -fixed no 559 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[7\] -fixed no 550 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 575 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 398 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 373 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 389 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 563 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 379 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4\[6\] -fixed no 585 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed no 487 138
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_3L3 -fixed no 861 171
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[5\] -fixed no 854 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_6\[3\] -fixed no 415 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 363 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 340 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[0\] -fixed no 480 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/empty_r -fixed no 561 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[0\] -fixed no 623 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15\[1\] -fixed no 595 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[8\] -fixed no 107 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[2\] -fixed no 560 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7\[7\] -fixed no 556 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 392 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en -fixed no 620 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 404 124
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 440 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIIKI5\[5\] -fixed no 582 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[15\] -fixed no 284 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 575 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[7\] -fixed no 541 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[13\] -fixed no 112 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[0\] -fixed no 609 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[1\] -fixed no 379 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_1\[0\] -fixed no 383 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[5\] -fixed no 408 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed no 423 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s\[0\] -fixed no 372 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 350 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIMLDU\[9\] -fixed no 125 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed no 489 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[0\] -fixed no 468 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[9\] -fixed no 348 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 872 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[7\] -fixed no 500 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[5\] -fixed no 353 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 377 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[2\] -fixed no 545 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[0\] -fixed no 552 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[4\] -fixed no 496 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed no 458 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[7\] -fixed no 404 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 600 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[0\] -fixed no 508 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[4\] -fixed no 510 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[0\] -fixed no 614 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_o2 -fixed no 507 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 428 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[15\] -fixed no 524 127
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 856 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 620 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[4\] -fixed no 525 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[2\] -fixed no 379 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[9\] -fixed no 549 121
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_110 -fixed no 852 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 419 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 352 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[7\] -fixed no 425 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[7\] -fixed no 459 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 404 130
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 852 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[3\] -fixed no 623 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[5\] -fixed no 422 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 552 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[5\] -fixed no 496 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[0\] -fixed no 372 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed no 429 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_i_a2\[0\] -fixed no 513 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[2\] -fixed no 364 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[0\] -fixed no 616 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[3\] -fixed no 586 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 448 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[0\] -fixed no 533 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11\[3\] -fixed no 558 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[1\] -fixed no 563 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 351 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO -fixed no 401 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 426 115
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 871 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[4\] -fixed no 502 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 582 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 400 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 404 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[0\] -fixed no 509 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 439 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_6_RNO -fixed no 563 150
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 868 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[0\] -fixed no 607 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[10\] -fixed no 551 127
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 833 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 557 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 415 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 555 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 617 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[3\] -fixed no 565 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2_0 -fixed no 611 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 438 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 440 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un69_apb3_addr_0_a2_0_a2 -fixed no 611 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 393 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_6 -fixed no 502 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 403 136
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 837 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 443 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed no 441 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed no 441 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 422 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[0\] -fixed no 517 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[5\] -fixed no 597 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst -fixed no 413 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIEGB01\[9\] -fixed no 383 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[7\] -fixed no 588 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_2\[7\] -fixed no 509 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 595 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 420 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed no 415 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[0\] -fixed no 384 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_0_o2 -fixed no 547 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[7\] -fixed no 571 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 583 123
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 828 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_4\[0\] -fixed no 577 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[1\] -fixed no 543 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 426 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m6 -fixed no 855 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2 -fixed no 594 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_0\[5\] -fixed no 510 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[6\] -fixed no 555 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[3\] -fixed no 575 148
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2_0_a2 -fixed no 357 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un101_apb3_addr_0_a2_3_a2_0 -fixed no 609 138
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 869 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en_RNIR40J4 -fixed no 608 141
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 218 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5\[6\] -fixed no 545 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un105_apb3_addr_0_a2_0_a2 -fixed no 613 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en -fixed no 594 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 97 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_3 -fixed no 554 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[3\] -fixed no 496 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 581 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 308 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 370 166
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 871 171
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 841 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed no 416 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 571 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 292 162
set_location CommsFPGA_top_0/long_reset_RNIUA27 -fixed no 447 108
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed no 487 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2 -fixed no 377 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_0\[2\] -fixed no 512 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 484 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 429 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0\[3\] -fixed no 564 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[0\] -fixed no 554 124
set_location m2s010_som_sb_0/SPI_1_SS0_MX -fixed no 874 177
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[6\] -fixed no 587 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_0 -fixed no 501 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 302 169
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 865 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[9\] -fixed no 543 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[3\] -fixed no 537 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[6\] -fixed no 593 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2_1_a2 -fixed no 611 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_9 -fixed no 393 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen -fixed no 529 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed no 431 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIGII5\[3\] -fixed no 583 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[1\] -fixed no 497 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[4\] -fixed no 366 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[6\] -fixed no 403 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[2\] -fixed no 519 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 870 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed no 401 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 442 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNO -fixed no 570 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[10\] -fixed no 549 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 381 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp -fixed no 394 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse -fixed no 543 132
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[4\] -fixed no 378 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 498 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed no 437 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse -fixed no 491 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed no 397 114
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[3\] -fixed no 540 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[7\] -fixed no 520 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[0\] -fixed no 563 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[1\] -fixed no 482 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 421 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 437 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 429 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un37_sm_advance_i -fixed no 552 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10\[3\] -fixed no 574 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[2\] -fixed no 351 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 422 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[3\] -fixed no 564 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 552 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[6\] -fixed no 499 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[6\] -fixed no 500 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[2\] -fixed no 507 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[2\] -fixed no 508 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 98 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[3\] -fixed no 503 148
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 854 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO -fixed no 560 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[6\] -fixed no 550 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[12\] -fixed no 292 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[1\] -fixed no 398 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_6 -fixed no 559 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 353 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 608 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3\[0\] -fixed no 609 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 400 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 585 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 587 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[2\] -fixed no 578 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[3\] -fixed no 514 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[3\] -fixed no 586 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 572 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 443 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[7\] -fixed no 555 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed no 394 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 301 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[8\] -fixed no 481 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[7\] -fixed no 561 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 442 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn -fixed no 510 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 584 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2 -fixed no 597 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 433 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 357 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un56_sm_advance_i_0_I_9_RNIHE6D -fixed no 376 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[13\] -fixed no 282 166
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 831 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 357 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed no 455 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[3\] -fixed no 598 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_1\[0\] -fixed no 548 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_tx_byte_cntr_0_a2_0_a2_0_6 -fixed no 538 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed no 444 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6DH11\[8\] -fixed no 386 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/N_89_i -fixed no 462 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[7\] -fixed no 554 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_2\[2\] -fixed no 521 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 348 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[3\] -fixed no 427 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[2\] -fixed no 588 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2\[8\] -fixed no 515 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[1\] -fixed no 387 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[2\] -fixed no 429 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 398 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[8\] -fixed no 476 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 430 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 575 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[2\] -fixed no 513 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[2\] -fixed no 502 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess -fixed no 381 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_0 -fixed no 592 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNIQ9VF -fixed no 550 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed no 434 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_234_a2 -fixed no 405 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/TRANISTION_DETECT_SHIFTREG_PROC.un2_rst_i_a2 -fixed no 399 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 411 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err -fixed no 552 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 364 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0\[1\] -fixed no 854 168
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 844 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d\[2\] -fixed no 531 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[6\] -fixed no 489 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 436 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[8\] -fixed no 466 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[6\] -fixed no 389 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2\[6\] -fixed no 484 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed no 355 141
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 865 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 405 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[7\] -fixed no 349 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 357 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIFHI5\[2\] -fixed no 614 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 869 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un61_apb3_addr_0_a2_1_a2 -fixed no 596 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[9\] -fixed no 356 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 408 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en -fixed no 507 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 501 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[4\] -fixed no 554 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_3 -fixed no 402 114
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNIEI071\[13\] -fixed no 857 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_742_i -fixed no 377 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 418 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set -fixed no 462 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed no 561 123
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 866 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed no 432 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 401 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed no 470 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 406 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 353 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1\[1\] -fixed no 573 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 427 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed no 469 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed no 414 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[1\] -fixed no 493 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2.un3_rx_packet_depth_d2_4 -fixed no 554 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 436 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 352 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[1\] -fixed no 578 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[7\] -fixed no 418 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[4\] -fixed no 567 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[0\] -fixed no 489 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 425 115
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 861 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[1\] -fixed no 491 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7\[5\] -fixed no 577 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 437 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[7\] -fixed no 524 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4\[2\] -fixed no 553 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg\[0\] -fixed no 412 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8\[4\] -fixed no 552 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_2174_i -fixed no 406 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int -fixed no 570 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[6\] -fixed no 409 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 344 136
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 559 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[3\] -fixed no 495 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC.un109_apb3_addr_0_a2 -fixed no 605 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 391 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed no 865 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 413 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8\[6\] -fixed no 579 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL -fixed no 363 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed no 388 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un97_apb3_addr_0_a2_0_a2_0 -fixed no 590 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10\[1\] -fixed no 544 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 436 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[5\] -fixed no 402 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 568 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5\[2\] -fixed no 556 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[3\] -fixed no 488 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[8\] -fixed no 387 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 592 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_3_reg_en_0_a2_0_a2_1_a2 -fixed no 590 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 429 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 390 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 560 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed no 426 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[9\] -fixed no 296 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[2\] -fixed no 417 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset -fixed no 413 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[7\] -fixed no 569 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIS4IE\[0\] -fixed no 524 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 428 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[4\] -fixed no 557 139
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 565 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 426 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 382 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_5\[0\] -fixed no 574 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 418 142
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 834 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[3\] -fixed no 485 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2\[1\] -fixed no 385 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 429 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[11\] -fixed no 503 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2\[5\] -fixed no 571 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 426 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 351 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 422 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[5\] -fixed no 391 166
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 826 166
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 864 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[8\] -fixed no 396 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_3\[0\] -fixed no 576 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 559 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3\[6\] -fixed no 369 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d\[1\] -fixed no 571 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 392 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[1\] -fixed no 579 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2_1 -fixed no 619 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 566 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[2\] -fixed no 379 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status -fixed no 560 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 410 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 573 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 431 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_72 -fixed no 509 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 282 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1 -fixed no 457 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 415 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 451 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0_i_i_a2\[0\] -fixed no 483 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed no 421 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 412 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d\[1\] -fixed no 528 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[9\] -fixed no 366 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 435 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 428 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 387 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[4\] -fixed no 507 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 404 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 421 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[3\] -fixed no 562 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7\[0\] -fixed no 569 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed no 405 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO_0 -fixed no 382 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10 -fixed no 358 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en_RNIO9BI1 -fixed no 599 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2\[1\] -fixed no 482 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[1\] -fixed no 551 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed no 426 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE -fixed no 558 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 410 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[3\] -fixed no 375 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 377 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[4\] -fixed no 500 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10\[1\] -fixed no 581 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[7\] -fixed no 500 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[3\] -fixed no 365 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[7\] -fixed no 586 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 98 171
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 836 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 560 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 413 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 412 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_6_reg_en_0_a2_1_a2_0_a2 -fixed no 588 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2s2_i_a2 -fixed no 507 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[7\] -fixed no 559 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[9\] -fixed no 526 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[3\] -fixed no 464 136
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0 -fixed no 868 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[1\] -fixed no 599 150
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[0\] -fixed no 474 141
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 830 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[1\] -fixed no 616 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[2\] -fixed no 555 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[6\] -fixed no 557 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[4\] -fixed no 513 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 414 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11_RNO\[1\] -fixed no 580 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_4_reg_en_0_a2_1_a2_0_a2 -fixed no 593 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[5\] -fixed no 522 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 350 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13\[4\] -fixed no 575 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_4 -fixed no 556 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1 -fixed no 459 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 402 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_2\[1\] -fixed no 522 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 435 145
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[7\] -fixed no 547 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 431 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed no 401 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 435 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 434 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 430 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[2\] -fixed no 419 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr_0_a2_0_a2 -fixed no 594 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[1\] -fixed no 554 151
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 536 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[4\] -fixed no 584 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_0\[6\] -fixed no 518 132
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[7\] -fixed no 494 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[6\] -fixed no 371 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 586 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable -fixed no 514 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[4\] -fixed no 607 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en -fixed no 598 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 417 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2_0 -fixed no 596 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 407 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[0\] -fixed no 362 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 447 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 365 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 370 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 497 130
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 839 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[7\] -fixed no 418 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 352 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 427 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 372 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[0\] -fixed no 103 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[9\] -fixed no 393 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNI38GO -fixed no 409 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1 -fixed no 618 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[6\] -fixed no 457 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 406 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 579 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un53_apb3_addr_0_a2_0_a2 -fixed no 602 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 570 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[1\] -fixed no 500 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[8\] -fixed no 498 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[7\] -fixed no 566 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 403 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_16_0_0_0_o2 -fixed no 619 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[10\] -fixed no 358 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[0\] -fixed no 103 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[7\] -fixed no 402 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed no 435 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8\[5\] -fixed no 568 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed no 443 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[0\] -fixed no 540 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[12\] -fixed no 351 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en -fixed no 620 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[9\] -fixed no 562 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un81_apb3_addr_0_a2_0_a2 -fixed no 600 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[3\] -fixed no 383 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 424 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 433 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[7\] -fixed no 339 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIV7PQ\[1\] -fixed no 343 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 391 130
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 818 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 346 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8\[4\] -fixed no 584 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 422 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_5_reg_en_0_a2_1_a2_0_a2 -fixed no 592 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9\[6\] -fixed no 557 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[0\] -fixed no 533 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 344 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 562 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed no 427 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse -fixed no 460 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[4\] -fixed no 411 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 411 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 832 168
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 867 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 402 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 389 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set_RNO -fixed no 540 132
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_9 -fixed no 407 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[1\] -fixed no 567 142
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 858 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[2\] -fixed no 552 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 407 130
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 874 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2 -fixed no 609 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en -fixed no 596 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[2\] -fixed no 614 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 428 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6\[6\] -fixed no 561 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 416 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 386 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m56_i_0_a2_0 -fixed no 544 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 435 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[4\] -fixed no 612 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[6\] -fixed no 499 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_a2 -fixed no 590 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_2 -fixed no 352 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_0 -fixed no 559 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 342 136
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 530 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[0\] -fixed no 368 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9\[2\] -fixed no 580 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD -fixed no 441 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2\[0\] -fixed no 545 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed no 552 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 435 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 425 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 565 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed no 395 138
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 825 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12\[6\] -fixed no 587 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 425 114
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 871 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[7\] -fixed no 567 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[0\] -fixed no 469 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 337 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[6\] -fixed no 498 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[3\] -fixed no 482 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 417 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[2\] -fixed no 603 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[2\] -fixed no 581 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int -fixed no 546 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[0\] -fixed no 508 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_6 -fixed no 404 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 360 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 348 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 378 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 387 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIHJI5\[4\] -fixed no 612 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[4\] -fixed no 589 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 395 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 308 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6UU61\[3\] -fixed no 376 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en_0 -fixed no 596 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 424 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 586 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 859 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO\[1\] -fixed no 546 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 413 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[6\] -fixed no 395 160
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[1\] -fixed no 346 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un101_apb3_addr_0_a2_3_a2_1 -fixed no 622 141
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 831 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[0\] -fixed no 410 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[7\] -fixed no 390 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE -fixed no 561 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[2\] -fixed no 506 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed no 424 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 585 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2\[5\] -fixed no 483 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 416 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 434 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[1\] -fixed no 494 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[1\] -fixed no 613 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 852 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[4\] -fixed no 611 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO\[9\] -fixed no 422 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 364 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[7\] -fixed no 581 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[6\] -fixed no 569 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[0\] -fixed no 505 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 442 124
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 562 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1 -fixed no 218 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[1\] -fixed no 543 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 440 142
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228 -fixed no 435 108
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 359 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed no 451 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[4\] -fixed no 538 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIS8401\[0\] -fixed no 85 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 426 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[0\] -fixed no 378 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg0 -fixed no 276 165
set_location CommsFPGA_top_0/RESET_i_1_i_set -fixed no 367 157
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 425 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[0\] -fixed no 860 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d\[0\] -fixed no 532 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 570 130
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 835 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[5\] -fixed no 575 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[4\] -fixed no 378 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 398 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[5\] -fixed no 566 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 446 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 298 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNI8DIP -fixed no 341 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 570 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12\[6\] -fixed no 587 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[7\] -fixed no 494 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 433 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIJO5P\[8\] -fixed no 106 123
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 829 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en -fixed no 589 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[2\] -fixed no 395 165
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 438 108
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 873 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD -fixed no 411 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[4\] -fixed no 503 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[0\] -fixed no 553 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 306 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 416 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 418 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en -fixed no 583 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[3\] -fixed no 586 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 392 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 554 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_1 -fixed no 563 147
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[14\] -fixed no 113 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.control_reg_3\[5\] -fixed no 604 147
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7 -fixed no 437 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[1\] -fixed no 529 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 281 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 563 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 428 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 358 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[1\] -fixed no 485 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[2\] -fixed no 504 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[6\] -fixed no 609 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[11\] -fixed no 519 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 423 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[4\] -fixed no 512 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 371 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 386 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 439 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3 -fixed no 438 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 421 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 558 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s -fixed no 485 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 427 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 356 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_2 -fixed no 616 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 420 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 346 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 569 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2016_i -fixed no 614 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 441 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 344 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_o2 -fixed no 588 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 580 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 424 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2_0 -fixed no 595 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1_RNIS6SK -fixed no 541 132
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 421 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[10\] -fixed no 521 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 440 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[4\] -fixed no 575 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[10\] -fixed no 349 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 405 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/N_874_i -fixed no 348 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[5\] -fixed no 605 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 407 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 405 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 415 118
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 855 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[6\] -fixed no 495 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[7\] -fixed no 501 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 424 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 437 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_21\[3\] -fixed no 566 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[7\] -fixed no 390 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d\[0\] -fixed no 541 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable -fixed no 407 163
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2\[3\] -fixed no 586 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[8\] -fixed no 548 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[6\] -fixed no 523 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[7\] -fixed no 508 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[5\] -fixed no 280 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[1\] -fixed no 398 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 466 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[4\] -fixed no 504 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[2\] -fixed no 504 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_17\[0\] -fixed no 572 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2 -fixed no 391 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 423 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_0_0_x2 -fixed no 392 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en_i_o2 -fixed no 514 120
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 581 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 437 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a2_0_a2 -fixed no 508 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 582 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[2\] -fixed no 465 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4\[0\] -fixed no 97 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 573 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed no 423 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[5\] -fixed no 591 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[1\] -fixed no 493 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp -fixed no 358 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 554 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[7\] -fixed no 493 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[2\] -fixed no 580 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[1\] -fixed no 581 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_13\[1\] -fixed no 588 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 364 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/N_876_i -fixed no 515 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 391 123
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 829 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_26\[3\] -fixed no 574 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 580 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4\[0\] -fixed no 96 126
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 838 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[3\] -fixed no 423 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 410 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 406 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[14\] -fixed no 286 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3\[1\] -fixed no 589 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 419 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 382 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 604 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[5\] -fixed no 391 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[4\] -fixed no 507 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3\[0\] -fixed no 620 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[0\] -fixed no 582 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[3\] -fixed no 584 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[10\] -fixed no 277 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_2_reg_en_0_a2_0_a2_1_a2 -fixed no 601 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[3\] -fixed no 495 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 403 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed no 409 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 575 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed no 436 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 422 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[1\] -fixed no 106 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4\[4\] -fixed no 557 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse -fixed no 458 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed no 428 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[7\] -fixed no 618 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7_0\[0\] -fixed no 574 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 430 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 354 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[2\] -fixed no 608 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3\[4\] -fixed no 587 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 219 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[0\] -fixed no 548 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2_0 -fixed no 621 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed no 411 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[6\] -fixed no 523 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask -fixed no 401 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 365 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 427 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[5\] -fixed no 601 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 305 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 567 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2\[0\] -fixed no 468 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6\[1\] -fixed no 572 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed no 420 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable\[1\] -fixed no 482 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 396 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIAJB2\[2\] -fixed no 381 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[3\] -fixed no 567 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_1\[1\] -fixed no 504 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0\[1\] -fixed no 567 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 428 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[8\] -fixed no 107 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg\[0\] -fixed no 608 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 604 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en -fixed no 605 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d\[2\] -fixed no 543 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[6\] -fixed no 494 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 436 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2_3\[2\] -fixed no 418 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed no 391 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[4\] -fixed no 503 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[5\] -fixed no 544 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[12\] -fixed no 111 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_start_tx_fifo_s -fixed no 485 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 390 123
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO\[0\] -fixed no 576 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[4\] -fixed no 587 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m181_0_a2 -fixed no 472 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNILKDU\[8\] -fixed no 94 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIRBFL\[1\] -fixed no 102 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 425 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un57_apb3_addr_0_a2_1_a2 -fixed no 607 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed no 450 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 425 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 574 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_0\[5\] -fixed no 384 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[3\] -fixed no 581 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[1\] -fixed no 530 127
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 870 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[6\] -fixed no 492 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[2\] -fixed no 559 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 402 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 427 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4\[1\] -fixed no 602 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 571 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 571 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[1\] -fixed no 492 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2 -fixed no 598 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[6\] -fixed no 560 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[8\] -fixed no 388 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[2\] -fixed no 415 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed no 392 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_2\[5\] -fixed no 379 159
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[2\] -fixed no 868 171
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 843 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI1PNL\[15\] -fixed no 119 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2\[6\] -fixed no 594 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[0\] -fixed no 585 148
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 864 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[5\] -fixed no 355 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 356 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5\[7\] -fixed no 540 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed no 867 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 408 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 447 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI2LL21\[14\] -fixed no 115 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 573 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_1 -fixed no 589 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2_0 -fixed no 598 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[0\] -fixed no 506 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 389 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 438 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 566 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[1\] -fixed no 414 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO\[2\] -fixed no 417 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en -fixed no 597 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[2\] -fixed no 362 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[0\] -fixed no 344 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt -fixed no 408 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1 -fixed no 465 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[6\] -fixed no 352 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[2\] -fixed no 395 163
set_location I_394 -fixed no 449 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[2\] -fixed no 297 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 622 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed no 359 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed no 397 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 377 142
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 831 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed no 436 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[5\] -fixed no 613 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO\[0\] -fixed no 568 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed no 395 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7\[7\] -fixed no 550 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 412 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed no 426 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 429 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[0\] -fixed no 414 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO\[2\] -fixed no 507 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIT9401\[1\] -fixed no 89 171
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 439 108
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 427 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1 -fixed no 513 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[10\] -fixed no 550 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[3\] -fixed no 520 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2\[1\] -fixed no 482 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 370 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 429 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO -fixed no 412 162
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 828 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 552 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_2\[4\] -fixed no 524 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 350 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 569 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[0\] -fixed no 424 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 573 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[6\] -fixed no 523 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[1\] -fixed no 559 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 373 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 295 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 418 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[2\] -fixed no 620 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ\[2\] -fixed no 549 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_6 -fixed no 403 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 575 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 495 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_4 -fixed no 569 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un77_apb3_addr_0_a2_0_a2 -fixed no 602 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4\[6\] -fixed no 565 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un89_apb3_addr_0_a2 -fixed no 614 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 387 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[8\] -fixed no 542 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[11\] -fixed no 110 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_4\[3\] -fixed no 414 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[10\] -fixed no 527 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_RNO\[5\] -fixed no 541 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 559 124
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 865 172
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 832 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 405 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[2\] -fixed no 593 151
set_location I_397/U0_RGB1 -fixed no 663 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[4\] -fixed no 538 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[5\] -fixed no 547 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_3_reg_en_0_a2_0_a2_0_a2 -fixed no 590 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[5\] -fixed no 495 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 360 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[7\] -fixed no 490 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6\[2\] -fixed no 585 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 407 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNINGLJ\[8\] -fixed no 347 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[2\] -fixed no 619 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed no 413 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 444 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3 -fixed no 863 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 442 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed no 433 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 340 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 422 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 291 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un2_re_p_i_i_a2 -fixed no 471 141
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 835 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[0\] -fixed no 490 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[1\] -fixed no 483 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 446 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[2\] -fixed no 557 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[3\] -fixed no 506 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 394 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 375 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 572 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed no 472 142
set_location CommsFPGA_top_0/ID_RES_DECODE_PROC.un4_id_res -fixed no 870 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[5\] -fixed no 592 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 396 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 338 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 600 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_pipe_d1_NE_3 -fixed no 493 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 365 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[7\] -fixed no 547 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 421 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P\[1\] -fixed no 618 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 387 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[3\] -fixed no 102 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[5\] -fixed no 501 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 420 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 342 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[6\] -fixed no 557 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed no 454 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[6\] -fixed no 607 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[0\] -fixed no 481 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[8\] -fixed no 367 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13\[1\] -fixed no 579 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 448 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 337 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 867 171
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 861 175
set_location I_391 -fixed no 453 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1 -fixed no 380 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 566 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg\[5\] -fixed no 556 148
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 530 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[7\] -fixed no 520 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2 -fixed no 451 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[0\] -fixed no 487 139
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 409 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[3\] -fixed no 582 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 453 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1 -fixed no 460 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 116 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2_2 -fixed no 506 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 555 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[3\] -fixed no 361 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 299 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 435 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[15\] -fixed no 428 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[13\] -fixed no 295 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 393 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg\[3\] -fixed no 554 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 373 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/N_1631_i_i -fixed no 463 138
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr\[0\] -fixed no 389 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 571 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 374 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1\[9\] -fixed no 343 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 403 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 351 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[0\] -fixed no 543 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_tx_byte_cntr_0_a2_0_a2_0_5 -fixed no 539 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS -fixed no 399 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIQAFL\[0\] -fixed no 100 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed no 473 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[2\] -fixed no 351 166
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 533 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[1\] -fixed no 584 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[0\] -fixed no 104 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 415 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 361 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9\[0\] -fixed no 562 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[4\] -fixed no 544 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en -fixed no 593 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[10\] -fixed no 354 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out -fixed no 117 172
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO\[1\] -fixed no 402 126
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 857 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 351 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 358 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2\[6\] -fixed no 550 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3\[7\] -fixed no 581 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 386 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 381 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed no 483 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[1\] -fixed no 413 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6\[7\] -fixed no 555 147
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 346 123
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 664 204
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_0\[1\] -fixed no 505 129
set_location m2s010_som_sb_0/SPI_1_DI_MX -fixed no 875 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5\[0\] -fixed no 619 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 432 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 354 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un2_rx_fifo_wr_en_0_a2 -fixed no 481 144
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 828 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 409 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[3\] -fixed no 400 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed no 429 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[5\] -fixed no 367 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un37_apb3_addr_0_a2_0_a2_0 -fixed no 610 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 381 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[0\] -fixed no 96 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[3\] -fixed no 481 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC.un117_apb3_addr_0_a2 -fixed no 605 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed no 439 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_2 -fixed no 423 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 300 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 357 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[0\] -fixed no 397 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 478 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 413 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2 -fixed no 623 145
set_location CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr\[1\] -fixed no 403 130
set_location I_391/U0_RGB1 -fixed no 220 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed no 362 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 407 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 573 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[5\] -fixed no 602 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 563 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[0\] -fixed no 276 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[4\] -fixed no 509 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2 -fixed no 455 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 385 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9\[7\] -fixed no 583 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1 -fixed no 599 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[4\] -fixed no 584 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d\[2\] -fixed no 564 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_14\[4\] -fixed no 609 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 572 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[4\] -fixed no 525 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_4_iv_0_0 -fixed no 537 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[4\] -fixed no 470 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3 -fixed no 432 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 431 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0\[6\] -fixed no 350 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[5\] -fixed no 617 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 385 130
set_location CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2\[3\] -fixed no 475 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.rx_packet_depth_status2_i_a2_0_4 -fixed no 555 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS01B2\[10\] -fixed no 563 117
set_location CommsFPGA_top_0/BIT_CLK -fixed no 536 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[1\] -fixed no 518 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[10\] -fixed no 109 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 375 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[0\] -fixed no 574 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0\[1\] -fixed no 490 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 427 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10\[2\] -fixed no 577 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0\[4\] -fixed no 352 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr_0_a2_1_a2 -fixed no 606 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_RNO -fixed no 407 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[10\] -fixed no 400 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[0\] -fixed no 547 151
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT -fixed no 448 108
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 875 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en -fixed no 398 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15\[6\] -fixed no 542 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[0\] -fixed no 544 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 406 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2_1 -fixed no 570 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2_1_0\[0\] -fixed no 505 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[2\] -fixed no 101 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[2\] -fixed no 589 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[6\] -fixed no 492 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 494 130
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 828 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[0\] -fixed no 505 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_1\[7\] -fixed no 515 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 461 130
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 857 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 571 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg\[0\] -fixed no 559 151
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1\[12\] -fixed no 874 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 396 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_2\[3\] -fixed no 580 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[1\] -fixed no 541 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[3\] -fixed no 349 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 381 139
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 873 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_3 -fixed no 552 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNI4TUR -fixed no 115 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd -fixed no 547 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_0 -fixed no 554 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable\[0\] -fixed no 491 148
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 838 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 435 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16\[0\] -fixed no 570 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[4\] -fixed no 528 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_6 -fixed no 560 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 566 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 390 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg\[6\] -fixed no 566 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_6 -fixed no 558 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_1\[5\] -fixed no 511 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_3\[2\] -fixed no 517 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[6\] -fixed no 421 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble_38 -fixed no 508 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[3\] -fixed no 574 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 399 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 866 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[1\] -fixed no 615 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[8\] -fixed no 548 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 444 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_0\[3\] -fixed no 565 138
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/fulli_0 -fixed no 570 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r\[4\] -fixed no 490 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[2\] -fixed no 410 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[5\] -fixed no 497 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_0 -fixed no 444 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 383 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 404 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 438 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[0\] -fixed no 568 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 420 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2\[4\] -fixed no 480 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 414 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_a2 -fixed no 550 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[11\] -fixed no 528 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 399 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un65_apb3_addr_0_a2_0_a2_0 -fixed no 591 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[0\] -fixed no 544 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 427 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 411 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[2\] -fixed no 504 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS5U13\[10\] -fixed no 382 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNIUVE11 -fixed no 591 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 434 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed no 412 127
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 565 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 409 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 423 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2 -fixed no 615 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed no 387 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[8\] -fixed no 388 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[1\] -fixed no 382 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_2 -fixed no 553 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_0 -fixed no 605 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 450 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[6\] -fixed no 546 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 451 136
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 873 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[5\] -fixed no 479 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[9\] -fixed no 523 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINPSM1\[1\] -fixed no 299 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed no 390 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 103 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 440 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI4IJV\[14\] -fixed no 356 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en -fixed no 599 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[2\] -fixed no 492 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 295 163
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 612 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 556 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 436 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed no 526 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_3\[5\] -fixed no 517 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 427 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_1\[1\] -fixed no 547 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed no 443 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[2\] -fixed no 536 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 419 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 434 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1\[9\] -fixed no 381 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 363 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 573 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[7\] -fixed no 548 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 426 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12\[3\] -fixed no 555 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 431 136
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 855 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[8\] -fixed no 561 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3\[5\] -fixed no 580 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[5\] -fixed no 497 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4\[3\] -fixed no 500 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 570 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1 -fixed no 543 133
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 549 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3 -fixed no 408 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[4\] -fixed no 504 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del\[5\] -fixed no 535 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 564 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[1\] -fixed no 559 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 441 121
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 554 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_7 -fixed no 387 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 502 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO\[5\] -fixed no 493 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[4\] -fixed no 428 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 430 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition -fixed no 411 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d\[0\] -fixed no 542 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_6\[0\] -fixed no 578 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 378 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un97_apb3_addr_0_a2_0_a2 -fixed no 612 144
set_location CommsFPGA_top_0/ClkDivider_RNO\[2\] -fixed no 531 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 404 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 586 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un2_re_p_i_i_a2 -fixed no 470 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[7\] -fixed no 493 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 448 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 413 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 399 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed no 445 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16_0 -fixed no 589 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[4\] -fixed no 423 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed no 442 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed no 385 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7\[2\] -fixed no 561 138
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 845 169
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 865 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 559 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1\[3\] -fixed no 564 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m55_0_a2_0_a2 -fixed no 510 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 394 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2\[7\] -fixed no 588 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1 -fixed no 505 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6\[5\] -fixed no 577 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0\[8\] -fixed no 380 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 408 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[4\] -fixed no 350 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_76 -fixed no 480 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 388 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_o2 -fixed no 620 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed no 428 139
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 872 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 292 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 449 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision -fixed no 406 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 561 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg\[2\] -fixed no 614 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[0\] -fixed no 374 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 446 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 115 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[4\] -fixed no 552 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d\[2\] -fixed no 573 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC.RX_FIFO_DIN_pipe_d1_2_0_a2\[2\] -fixed no 502 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 341 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[1\] -fixed no 477 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3\[1\] -fixed no 501 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 574 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 425 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un2_re_p_i_i_a2 -fixed no 479 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_1\[3\] -fixed no 587 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all -fixed no 404 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 396 114
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 579 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 393 130
set_location CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC.byte_clk_en_1 -fixed no 532 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[0\] -fixed no 602 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_11\[0\] -fixed no 582 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 380 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed no 445 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1\[3\] -fixed no 590 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1633_i_i -fixed no 466 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 438 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed no 370 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[2\] -fixed no 601 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[7\] -fixed no 567 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 401 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 389 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 433 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed no 447 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_3 -fixed no 558 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg\[6\] -fixed no 565 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 432 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 570 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7\[5\] -fixed no 581 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC.un2_sample_4 -fixed no 405 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[0\] -fixed no 384 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 392 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m72_i_i_a2 -fixed no 484 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2\[1\] -fixed no 410 159
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 870 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_o3_0_o2_0_o2\[0\] -fixed no 401 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNO -fixed no 566 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[0\] -fixed no 489 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 424 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 374 169
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 829 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[3\] -fixed no 595 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIJLI5\[6\] -fixed no 580 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_2\[0\] -fixed no 566 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[5\] -fixed no 473 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[1\] -fixed no 580 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO\[6\] -fixed no 542 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 369 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed no 476 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7\[4\] -fixed no 563 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[1\] -fixed no 100 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 413 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out -fixed no 339 121
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 850 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO\[6\] -fixed no 492 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed no 439 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 422 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse -fixed no 457 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed no 363 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2_2 -fixed no 592 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un14_tx_byte_cntr_0_a2_8_a2 -fixed no 545 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9\[2\] -fixed no 580 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6\[1\] -fixed no 584 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 575 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 424 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 426 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1 -fixed no 464 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_2_byte_2_reg_en_0_a2_0_a2_0_a2 -fixed no 589 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 417 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r\[4\] -fixed no 470 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 370 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed no 366 139
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 872 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r\[5\] -fixed no 473 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_0 -fixed no 565 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_7 -fixed no 488 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_RNID0IJ -fixed no 600 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 422 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un85_apb3_addr_0_a2_1_a2_0 -fixed no 601 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[2\] -fixed no 527 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 422 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16 -fixed no 591 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed no 491 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed no 440 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12\[7\] -fixed no 586 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 408 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int -fixed no 566 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 351 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 553 118
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 831 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 459 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed no 429 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[4\] -fixed no 528 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5\[1\] -fixed no 492 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3\[7\] -fixed no 611 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 426 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 406 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 350 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[1\] -fixed no 499 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 565 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[10\] -fixed no 551 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/N_1527_i -fixed no 486 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 423 115
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 862 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[1\] -fixed no 345 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3 -fixed no 614 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[5\] -fixed no 577 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 350 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[15\] -fixed no 354 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 371 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[9\] -fixed no 108 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 399 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed no 424 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed no 438 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 435 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2_1_a2_0 -fixed no 579 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 545 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 409 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable -fixed no 411 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[0\] -fixed no 551 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[0\] -fixed no 288 172
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 830 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_1 -fixed no 568 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 423 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 387 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[6\] -fixed no 385 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[6\] -fixed no 283 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[6\] -fixed no 495 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2\[1\] -fixed no 550 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10_RNO -fixed no 353 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5\[1\] -fixed no 571 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 450 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_3\[1\] -fixed no 525 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 379 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIUILD -fixed no 571 144
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 824 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg\[4\] -fixed no 582 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg\[1\] -fixed no 596 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 495 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 373 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[4\] -fixed no 545 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[4\] -fixed no 579 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 375 136
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 837 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg\[4\] -fixed no 580 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 376 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 564 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_2 -fixed no 555 117
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 568 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1 -fixed no 466 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[6\] -fixed no 371 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIRK5K\[10\] -fixed no 289 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 440 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 442 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[7\] -fixed no 425 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1\[4\] -fixed no 561 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[3\] -fixed no 400 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3 -fixed no 374 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 395 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[5\] -fixed no 509 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1\[5\] -fixed no 492 145
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en -fixed no 375 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 402 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 402 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 406 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 358 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2 -fixed no 622 147
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 841 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 429 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d\[0\] -fixed no 568 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_pipe_d1_NE -fixed no 493 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 422 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[6\] -fixed no 418 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble -fixed no 508 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 500 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[7\] -fixed no 497 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[5\] -fixed no 545 121
set_location CommsFPGA_top_0/bd_reset -fixed no 831 162
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1 -fixed no 666 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6\[4\] -fixed no 587 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[11\] -fixed no 551 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2_i -fixed no 420 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[1\] -fixed no 856 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[0\] -fixed no 554 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 96 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[12\] -fixed no 401 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2\[4\] -fixed no 600 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 409 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 464 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[3\] -fixed no 531 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un3_rx_packet_depth_status_0_a2 -fixed no 545 144
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[12\] -fixed no 111 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed no 449 118
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed no 367 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_0\[7\] -fixed no 506 129
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 838 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 290 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[2\] -fixed no 395 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/empty_r_RNI5UNI -fixed no 542 132
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10\[6\] -fixed no 554 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0\[6\] -fixed no 540 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed no 428 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[5\] -fixed no 576 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_6 -fixed no 509 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 408 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 487 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO\[2\] -fixed no 506 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s -fixed no 501 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3\[7\] -fixed no 551 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[4\] -fixed no 556 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt -fixed no 487 124
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 822 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 424 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int_RNIF9DL -fixed no 567 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 575 120
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 568 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[1\] -fixed no 579 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en_RNIJCRR2 -fixed no 593 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[4\] -fixed no 393 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 414 118
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 576 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[6\] -fixed no 356 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT -fixed no 537 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[5\] -fixed no 494 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 576 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed no 361 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_a2 -fixed no 591 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 433 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg\[6\] -fixed no 607 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINA351\[10\] -fixed no 290 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0 -fixed no 452 108
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 874 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_7 -fixed no 454 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_2\[6\] -fixed no 522 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7\[3\] -fixed no 575 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/full_r -fixed no 570 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0\[6\] -fixed no 557 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 398 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[9\] -fixed no 546 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[1\] -fixed no 387 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 354 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 304 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 398 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[4\] -fixed no 420 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 421 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 425 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 578 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO\[2\] -fixed no 513 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[3\] -fixed no 419 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[5\] -fixed no 494 145
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 863 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_571_i -fixed no 612 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2 -fixed no 596 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed no 574 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed no 865 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[4\] -fixed no 557 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIR1R61\[1\] -fixed no 292 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 434 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[6\] -fixed no 498 139
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 859 175
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[11\] -fixed no 110 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[6\] -fixed no 547 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_69 -fixed no 512 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[5\] -fixed no 612 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[4\] -fixed no 476 139
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 864 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[6\] -fixed no 584 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[7\] -fixed no 512 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 446 139
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 833 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[1\] -fixed no 477 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed no 408 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO\[5\] -fixed no 610 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_RNO\[10\] -fixed no 385 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[1\] -fixed no 542 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO\[7\] -fixed no 501 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 460 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9\[4\] -fixed no 586 150
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 388 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI0ONL\[14\] -fixed no 118 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 567 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 340 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg\[15\] -fixed no 293 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 452 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg\[4\] -fixed no 615 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 584 130
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 556 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_3\[4\] -fixed no 520 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg\[4\] -fixed no 621 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en -fixed no 599 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en -fixed no 592 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 425 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[7\] -fixed no 561 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[2\] -fixed no 519 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15\[3\] -fixed no 569 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[13\] -fixed no 407 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 426 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[1\] -fixed no 485 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 338 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 409 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed no 360 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 377 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[2\] -fixed no 403 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 362 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed no 405 114
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed no 389 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret -fixed no 600 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/N_1530_i -fixed no 464 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 363 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_1_byte_2_reg_en_20 -fixed no 618 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg\[5\] -fixed no 573 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3\[3\] -fixed no 567 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[3\] -fixed no 498 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2 -fixed no 389 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg\[1\] -fixed no 552 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[3\] -fixed no 485 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 383 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 397 139
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 871 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[14\] -fixed no 118 127
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed no 453 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_1\[3\] -fixed no 510 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 427 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 361 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 448 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[3\] -fixed no 543 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_a2 -fixed no 595 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 574 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[1\] -fixed no 412 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10\[7\] -fixed no 553 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 425 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed no 338 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/fulli_0_a2_8 -fixed no 573 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare\[2\] -fixed no 493 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[5\] -fixed no 414 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 390 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 398 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[1\] -fixed no 347 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 583 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 424 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en -fixed no 612 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 421 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed no 470 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO -fixed no 603 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2\[3\] -fixed no 601 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg\[4\] -fixed no 603 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[4\] -fixed no 393 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_23\[3\] -fixed no 565 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/fulli_0_a2_6 -fixed no 569 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 572 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11\[0\] -fixed no 562 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[6\] -fixed no 484 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg\[6\] -fixed no 553 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_16\[6\] -fixed no 573 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNO -fixed no 360 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un33_apb3_addr_0_a2_1_a2 -fixed no 609 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 360 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC.TX_FIFO_DOUT_d5_sync2RX_2\[3\] -fixed no 481 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_74 -fixed no 504 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[0\] -fixed no 346 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 383 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[1\] -fixed no 617 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_7 -fixed no 494 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 434 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIKMI5\[7\] -fixed no 581 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa -fixed no 529 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[0\] -fixed no 380 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_6_reg_en_0_a2_1_a2_0_a2 -fixed no 599 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[6\] -fixed no 546 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 399 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s -fixed no 424 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX\[1\] -fixed no 496 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[0\] -fixed no 391 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 428 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[5\] -fixed no 522 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2\[4\] -fixed no 490 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[15\] -fixed no 114 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2.un3_rx_packet_depth_d2_5 -fixed no 598 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[9\] -fixed no 394 165
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 855 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en -fixed no 590 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[7\] -fixed no 546 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 563 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1 -fixed no 485 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_0_0 -fixed no 610 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2 -fixed no 591 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[1\] -fixed no 382 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0_o2_0\[3\] -fixed no 402 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKDTC\[2\] -fixed no 395 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[1\] -fixed no 554 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg\[6\] -fixed no 613 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 408 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIB3V61\[8\] -fixed no 388 159
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 875 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[5\] -fixed no 558 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un8_rx_crc_error_int_c_0_0 -fixed no 535 147
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 857 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed no 461 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un29_apb3_addr_0_a2_1_a2 -fixed no 602 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 410 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8\[2\] -fixed no 576 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un37_apb3_addr_0_a2_0_a2 -fixed no 603 144
set_location CommsFPGA_top_0/ClkDivider\[2\] -fixed no 531 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 430 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8\[2\] -fixed no 582 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14_RNO\[0\] -fixed no 540 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm -fixed no 409 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_15\[1\] -fixed no 583 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 552 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_1\[0\] -fixed no 560 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR.un4_rx_crc_error_c -fixed no 573 144
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 558 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3\[6\] -fixed no 603 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND -fixed no 868 18
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 363 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 422 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 420 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 467 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed no 384 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un65_apb3_addr_0_a2_0_a2 -fixed no 593 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[6\] -fixed no 371 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1 -fixed no 858 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 588 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[5\] -fixed no 355 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.mac_4_byte_6_reg_en_1 -fixed no 615 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m111_i_o2 -fixed no 372 162
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 563 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[0\] -fixed no 413 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[8\] -fixed no 347 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[2\] -fixed no 279 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNI3OBV -fixed no 410 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[0\] -fixed no 511 139
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1 -fixed no 663 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg\[2\] -fixed no 553 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 348 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iINT_1_0 -fixed no 574 144
set_location CommsFPGA_top_0/RX_FIFO_RST -fixed no 550 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 358 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 392 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 385 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d\[1\] -fixed no 515 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed no 420 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 424 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.irx_packet_end_all_5_0_a3_0_a2_1_a2 -fixed no 402 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 341 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 285 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2 -fixed no 859 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 353 136
set_location m2s010_som_sb_0/SYSRESET_POR -fixed no 876 8
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[4\] -fixed no 401 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1 -fixed no 488 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_tx_byte_cntr_0_a2_0_a2 -fixed no 546 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[5\] -fixed no 526 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_75 -fixed no 483 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 444 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[8\] -fixed no 548 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[2\] -fixed no 395 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_8\[0\] -fixed no 552 144
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9 -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC.TX_FIFO_DOUT_d5_syncCompare_2\[6\] -fixed no 492 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[4\] -fixed no 415 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 384 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed no 445 139
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 383 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg\[2\] -fixed no 555 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2\[7\] -fixed no 558 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed no 448 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en -fixed no 595 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr_0_a2_0_a2_0 -fixed no 579 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed no 435 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_mac_1_byte_4_reg_en_0_a2_0_a2_0_a2 -fixed no 588 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_6 -fixed no 557 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 420 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 381 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 435 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 434 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un57_apb3_addr_0_a2_1_a2_0 -fixed no 596 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 400 139
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 576 124
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 427 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg\[3\] -fixed no 596 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 577 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_0\[4\] -fixed no 517 132
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 384 130
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 432 144
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 859 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[12\] -fixed no 524 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 347 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 412 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2\[4\] -fixed no 586 153
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 869 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 572 124
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 562 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3\[2\] -fixed no 586 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2\[7\] -fixed no 606 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[10\] -fixed no 864 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg\[1\] -fixed no 585 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg\[4\] -fixed no 599 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[7\] -fixed no 586 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 432 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r\[6\] -fixed no 458 136
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 566 117
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 430 115
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKEIV\[10\] -fixed no 404 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2_0_a2_0_a2 -fixed no 359 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d\[2\] -fixed no 534 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 298 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_i_0_m2_1\[6\] -fixed no 516 132
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d\[1\] -fixed no 549 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1_0\[3\] -fixed no 585 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un16_irx_center_sample_0_a2_0_a2 -fixed no 396 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m56_i_0_a2 -fixed no 547 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[3\] -fixed no 540 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10\[3\] -fixed no 579 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 369 136
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/N_1529_i -fixed no 459 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg\[4\] -fixed no 552 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2 -fixed no 407 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un12_mac_2_byte_1_reg_en_16_1 -fixed no 598 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_ss0_0_a2 -fixed no 504 126
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 584 123
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 575 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1 -fixed no 667 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg\[11\] -fixed no 278 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 347 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE -fixed no 560 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_4_iv_0_0_1 -fixed no 528 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[5\] -fixed no 430 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 421 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[5\] -fixed no 430 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 403 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO\[6\] -fixed no 389 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iINT_1_0_0 -fixed no 575 144
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 568 121
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed no 480 134
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed no 372 134
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 0 194
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 -fixed no 552 134
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed no 444 134
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 18 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed no 408 134
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_s_382 -fixed no 564 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0 -fixed no 360 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[2\] -fixed no 471 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 375 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385 -fixed no 99 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[2\] -fixed no 576 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\] -fixed no 345 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[3\] -fixed no 594 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 555 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy\[0\] -fixed no 396 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 420 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 552 126
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux -fixed no 468 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[1\] -fixed no 474 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[5\] -fixed no 474 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\] -fixed no 495 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[3\] -fixed no 483 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 438 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[3\] -fixed no 582 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_373 -fixed no 456 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 432 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 339 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S\[0\] -fixed no 531 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un25_tx_byte_cntr_a_4_cry_0 -fixed no 534 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[4\] -fixed no 477 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_377 -fixed no 408 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[7\] -fixed no 486 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_378 -fixed no 336 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux\[1\] -fixed no 540 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[7\] -fixed no 618 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_369 -fixed no 432 126
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_371 -fixed no 384 126
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368 -fixed no 819 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.op_eq.tx_state29_6_RNI9SJ61 -fixed no 489 123
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/full_r_RNIAPCJ -fixed no 396 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un1_sampler_clk1x_en_0_I_1 -fixed no 420 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[7\] -fixed no 567 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux\[5\] -fixed no 600 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4\[3\] -fixed no 276 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[5\] -fixed no 612 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387 -fixed no 339 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 432 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/full_r_RNIUQB21 -fixed no 384 135
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 567 123
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux\[8\] -fixed no 480 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384 -fixed no 540 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[0\] -fixed no 615 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[4\] -fixed no 615 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 348 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/full_r_RNI0B631 -fixed no 444 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 384 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[6\] -fixed no 612 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_375 -fixed no 444 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[4\] -fixed no 579 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_s_383 -fixed no 540 120
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 408 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[2\] -fixed no 588 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_376 -fixed no 420 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_370 -fixed no 492 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[5\] -fixed no 570 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[1\] -fixed no 615 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un65_sm_advance_i_cry_0 -fixed no 360 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388 -fixed no 348 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[0\] -fixed no 471 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux\[2\] -fixed no 603 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_s_381 -fixed no 576 129
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/full_r_RNIC97K -fixed no 396 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[4\] -fixed no 597 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386 -fixed no 99 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux -fixed no 480 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux\[4\] -fixed no 606 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0 -fixed no 372 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31\[6\] -fixed no 516 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un56_sm_advance_i_0_I_1 -fixed no 336 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_s_379 -fixed no 396 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[6\] -fixed no 564 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[6\] -fixed no 468 135
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 372 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux\[6\] -fixed no 552 141
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_389 -fixed no 552 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[3\] -fixed no 618 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux\[7\] -fixed no 546 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_372 -fixed no 432 147
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_380 -fixed no 360 138
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_s_374 -fixed no 420 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\] -fixed no 516 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3\[3\] -fixed no 294 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[5\] -fixed no 591 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[2\] -fixed no 618 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 218 168
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 219 165
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 664 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 219 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 664 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 218 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 664 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 219 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 220 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 219 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 219 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 162
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB20 -fixed no 219 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 218 159
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 662 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 144
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 663 144
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 664 141
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 663 162
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 218 156
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10 -fixed no 219 120
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11 -fixed no 663 120
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12 -fixed no 664 117
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 663 141
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 663 138
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 663 135
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 663 132
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 666 129
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 219 126
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 664 126
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9 -fixed no 664 123
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB0 -fixed no 218 144
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB1 -fixed no 662 144
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB10 -fixed no 218 126
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB11 -fixed no 218 123
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB12 -fixed no 663 123
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB13 -fixed no 218 120
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB14 -fixed no 218 117
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB15 -fixed no 663 117
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB16 -fixed no 218 114
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB2 -fixed no 218 141
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB3 -fixed no 662 141
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4 -fixed no 218 138
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB5 -fixed no 662 138
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB6 -fixed no 218 135
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB7 -fixed no 662 135
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB8 -fixed no 218 129
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB9 -fixed no 664 129
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB0 -fixed no 663 150
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB1 -fixed no 666 147
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB2 -fixed no 667 144
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB3 -fixed no 668 141
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB4 -fixed no 668 138
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB5 -fixed no 667 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1_RGB0 -fixed no 218 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0_RGB1_RGB0 -fixed no 663 126
set_location I_391/U0_RGB1_RGB0 -fixed no 219 168
set_location I_391/U0_RGB1_RGB1 -fixed no 220 165
set_location I_391/U0_RGB1_RGB10 -fixed no 666 135
set_location I_391/U0_RGB1_RGB11 -fixed no 668 129
set_location I_391/U0_RGB1_RGB12 -fixed no 222 126
set_location I_391/U0_RGB1_RGB13 -fixed no 666 126
set_location I_391/U0_RGB1_RGB14 -fixed no 666 123
set_location I_391/U0_RGB1_RGB15 -fixed no 221 120
set_location I_391/U0_RGB1_RGB16 -fixed no 665 120
set_location I_391/U0_RGB1_RGB2 -fixed no 220 162
set_location I_391/U0_RGB1_RGB3 -fixed no 219 159
set_location I_391/U0_RGB1_RGB4 -fixed no 219 156
set_location I_391/U0_RGB1_RGB5 -fixed no 221 147
set_location I_391/U0_RGB1_RGB6 -fixed no 665 147
set_location I_391/U0_RGB1_RGB7 -fixed no 666 144
set_location I_391/U0_RGB1_RGB8 -fixed no 667 141
set_location I_391/U0_RGB1_RGB9 -fixed no 667 138
set_location I_394/U0_RGB1_RGB0 -fixed no 663 129
set_location I_394/U0_RGB1_RGB1 -fixed no 662 126
set_location I_394/U0_RGB1_RGB2 -fixed no 662 123
set_location I_394/U0_RGB1_RGB3 -fixed no 662 120
set_location I_394/U0_RGB1_RGB4 -fixed no 662 117
set_location I_397/U0_RGB1_RGB0 -fixed no 664 144
set_location I_397/U0_RGB1_RGB1 -fixed no 665 141
set_location I_397/U0_RGB1_RGB2 -fixed no 665 138
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 664 171
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 665 168
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 665 144
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 220 141
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 666 141
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 220 138
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 666 138
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 220 135
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 665 135
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 219 132
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 665 132
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 667 129
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 662 165
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB20 -fixed no 221 126
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB21 -fixed no 665 126
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB22 -fixed no 220 123
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB23 -fixed no 665 123
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB24 -fixed no 220 120
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB25 -fixed no 664 120
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB26 -fixed no 220 117
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB27 -fixed no 665 117
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 665 162
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 662 159
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 662 153
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 662 150
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 220 147
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 664 147
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 220 144
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1_RGB0 -fixed no 662 162
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1_RGB0 -fixed no 664 165
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0 -fixed no 663 165
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1 -fixed no 663 159
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 662 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 -fixed no 662 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2 -fixed no 662 171
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB3 -fixed no 663 168
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB0 -fixed no 663 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB1 -fixed no 663 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB2 -fixed no 663 171
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB3 -fixed no 664 168
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB4 -fixed no 664 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0 -fixed no 384 137
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0 -fixed no 396 137
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 348 140
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0 -fixed no 336 140
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 372 140
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0 -fixed no 360 140
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0 -fixed no 396 125
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0 -fixed no 420 137
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 432 122
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0 -fixed no 444 119
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 408 116
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0 -fixed no 408 128
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0 -fixed no 444 137
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0 -fixed no 456 131
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 420 149
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0 -fixed no 432 149
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 432 140
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0 -fixed no 420 140
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0 -fixed no 396 140
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0 -fixed no 492 131
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 438 125
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1 -fixed no 444 125
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0 -fixed no 432 128
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 384 131
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0 -fixed no 384 128
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux\[8\]_CC_0 -fixed no 480 137
set_location CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0 -fixed no 468 143
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0 -fixed no 564 131
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0 -fixed no 576 131
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 555 122
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1 -fixed no 564 122
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0 -fixed no 540 122
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 567 125
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1 -fixed no 576 125
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 552 128
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy\[0\]_CC_1 -fixed no 564 128
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy\[0\]_CC_0 -fixed no 396 170
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4\[3\]_CC_0 -fixed no 276 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4\[3\]_CC_1 -fixed no 288 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 339 170
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 348 170
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0 -fixed no 420 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0 -fixed no 336 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0 -fixed no 360 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1 -fixed no 372 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\]_CC_0 -fixed no 345 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\]_CC_1 -fixed no 348 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0 -fixed no 372 167
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0 -fixed no 360 167
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0 -fixed no 348 167
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31\[6\]_CC_0 -fixed no 516 122
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\]_CC_0 -fixed no 516 125
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\]_CC_1 -fixed no 528 125
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3\[3\]_CC_0 -fixed no 294 170
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3\[3\]_CC_1 -fixed no 300 170
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 375 170
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 384 170
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S\[0\]_CC_0 -fixed no 531 125
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0 -fixed no 489 125
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1 -fixed no 492 125
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0 -fixed no 534 128
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_1 -fixed no 540 128
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\]_CC_0 -fixed no 495 122
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\]_CC_1 -fixed no 504 122
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux\[1\]_CC_0 -fixed no 540 143
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[0\]_CC_0 -fixed no 471 140
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[1\]_CC_0 -fixed no 474 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[2\]_CC_0 -fixed no 471 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[3\]_CC_0 -fixed no 483 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[4\]_CC_0 -fixed no 477 140
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 474 140
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[6\]_CC_0 -fixed no 468 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 486 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[2\]_CC_0 -fixed no 576 155
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[3\]_CC_0 -fixed no 582 155
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[4\]_CC_0 -fixed no 579 155
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 570 155
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[6\]_CC_0 -fixed no 564 155
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 567 155
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[2\]_CC_0 -fixed no 588 152
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[3\]_CC_0 -fixed no 594 152
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[4\]_CC_0 -fixed no 597 152
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 591 152
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[0\]_CC_0 -fixed no 615 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[1\]_CC_0 -fixed no 615 143
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[2\]_CC_0 -fixed no 618 140
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[3\]_CC_0 -fixed no 618 143
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[4\]_CC_0 -fixed no 615 140
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 612 140
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[6\]_CC_0 -fixed no 612 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 618 137
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux\[2\]_CC_0 -fixed no 603 152
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux\[4\]_CC_0 -fixed no 606 152
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 600 152
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux\[6\]_CC_0 -fixed no 552 143
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 546 143
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0 -fixed no 480 140
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0 -fixed no 540 137
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0 -fixed no 99 128
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1 -fixed no 108 128
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0 -fixed no 99 173
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1 -fixed no 108 173
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0 -fixed no 339 122
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1 -fixed no 348 122
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0 -fixed no 552 164
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0 -fixed no 819 167
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1 -fixed no 828 167
set_location mdr_CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\]_CFG1A_TEST -fixed no 440 141
set_location mdr_CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\]_CFG1A_TEST -fixed no 378 141
set_location mdr_CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\]_CFG1A_TEST -fixed no 376 141
