#ifndef TA1CCTL0_
#define TA1CCTL0_ 0x0382
#endif
#ifndef TA1CCTL0
#define TA1CCTL0 0x0382
#endif
#ifndef MPYC
#define MPYC (1<<0)
#endif
#ifndef MPY_
#define MPY_ __MSP430_MPY32_BASE__ + 0x00
#endif
#ifndef MPY
#define MPY __MSP430_MPY32_BASE__ + 0x00
#endif
#ifndef TA1CCTL1_
#define TA1CCTL1_ 0x0384
#endif
#ifndef TA1CCTL1
#define TA1CCTL1 0x0384
#endif
#ifndef TA1EX0_
#define TA1EX0_ 0x03A0
#endif
#ifndef TA1EX0
#define TA1EX0 0x03A0
#endif
#ifndef TA1CCTL2_
#define TA1CCTL2_ 0x0386
#endif
#ifndef TA1CCTL2
#define TA1CCTL2 0x0386
#endif
#ifndef JMBCLR1OFF
#define JMBCLR1OFF (1<<7)
#endif
#ifndef TIMER0_B1_VECTOR
#define TIMER0_B1_VECTOR 0x76
#endif
#ifndef MC_UPDOWN
#define MC_UPDOWN MC_3
#endif
#ifndef __FLT_MIN__
#define __FLT_MIN__ 1.17549435e-38F
#endif
#ifndef __FLT_MIN_
#define __FLT_MIN_ 1.17549435e-38F
#endif
#ifndef UCB0IFG_
#define UCB0IFG_ 0x05FD
#endif
#ifndef UCB0IFG
#define UCB0IFG 0x05FD
#endif
#ifndef SYSBSLR
#define SYSBSLR (1<<2)
#endif
#ifndef P1IES_
#define P1IES_ __MSP430_PORT1_BASE__ + 0x18
#endif
#ifndef P1IES
#define P1IES __MSP430_PORT1_BASE__ + 0x18
#endif
#ifndef __ASSEMBLER__
#define __ASSEMBLER__ 1
#endif
#ifndef __ASSEMBLER_
#define __ASSEMBLER_ 1
#endif
#ifndef __CHAR_BIT__
#define __CHAR_BIT__ 8
#endif
#ifndef __CHAR_BIT_
#define __CHAR_BIT_ 8
#endif
#ifndef PJDS_
#define PJDS_ __MSP430_PORTJ_BASE__ + 0x08
#endif
#ifndef PJDS
#define PJDS __MSP430_PORTJ_BASE__ + 0x08
#endif
#ifndef SYSBSLC_H_
#define SYSBSLC_H_ __MSP430_SYS_BASE__ + 0x03
#endif
#ifndef SYSBSLC_H
#define SYSBSLC_H __MSP430_SYS_BASE__ + 0x03
#endif
#ifndef P5DIR_
#define P5DIR_ __MSP430_PORT5_BASE__ + 0x04
#endif
#ifndef P5DIR
#define P5DIR __MSP430_PORT5_BASE__ + 0x04
#endif
#ifndef TA1IV_H_
#define TA1IV_H_ 0x03AF
#endif
#ifndef TA1IV_H
#define TA1IV_H 0x03AF
#endif
#ifndef WDTSSEL_0
#define WDTSSEL_0 (0<<5)
#endif
#ifndef WDTSSEL_1
#define WDTSSEL_1 (1<<5)
#endif
#ifndef WDTSSEL_2
#define WDTSSEL_2 (2<<5)
#endif
#ifndef WDTSSEL_3
#define WDTSSEL_3 (3<<5)
#endif
#ifndef __MSP430_PORT3_BASE__
#define __MSP430_PORT3_BASE__ 0x220
#endif
#ifndef __MSP430_PORT3_BASE_
#define __MSP430_PORT3_BASE_ 0x220
#endif
#ifndef P8OUT_
#define P8OUT_ __MSP430_PORT8_BASE__ + 0x03
#endif
#ifndef P8OUT
#define P8OUT __MSP430_PORT8_BASE__ + 0x03
#endif
#ifndef __WINT_MAX__
#define __WINT_MAX__ 65535U
#endif
#ifndef __WINT_MAX_
#define __WINT_MAX_ 65535U
#endif
#ifndef TA0R_
#define TA0R_ 0x0350
#endif
#ifndef TA0R
#define TA0R 0x0350
#endif
#ifndef UCSCTL8_H_
#define UCSCTL8_H_ 0x0171
#endif
#ifndef UCSCTL8_H
#define UCSCTL8_H 0x0171
#endif
#ifndef P11REN_
#define P11REN_ __MSP430_PORT11_BASE__ + 0x06
#endif
#ifndef P11REN
#define P11REN __MSP430_PORT11_BASE__ + 0x06
#endif
#ifndef SYSBSLC_L_
#define SYSBSLC_L_ __MSP430_SYS_BASE__ + 0x02
#endif
#ifndef SYSBSLC_L
#define SYSBSLC_L __MSP430_SYS_BASE__ + 0x02
#endif
#ifndef P8SEL_
#define P8SEL_ __MSP430_PORT8_BASE__ + 0x0B
#endif
#ifndef P8SEL
#define P8SEL __MSP430_PORT8_BASE__ + 0x0B
#endif
#ifndef __SIZE_MAX__
#define __SIZE_MAX__ 65535U
#endif
#ifndef __SIZE_MAX_
#define __SIZE_MAX_ 65535U
#endif
#ifndef __WCHAR_MAX__
#define __WCHAR_MAX__ 32767
#endif
#ifndef __WCHAR_MAX_
#define __WCHAR_MAX_ 32767
#endif
#ifndef UCA0IV_
#define UCA0IV_ 0x05DE
#endif
#ifndef UCA0IV
#define UCA0IV 0x05DE
#endif
#ifndef MC0
#define MC0 0x0010
#endif
#ifndef __FLT_EVAL_METHOD__
#define __FLT_EVAL_METHOD__ 0
#endif
#ifndef __FLT_EVAL_METHOD_
#define __FLT_EVAL_METHOD_ 0
#endif
#ifndef RES0_
#define RES0_ __MSP430_MPY32_BASE__ + 0x24
#endif
#ifndef RES0
#define RES0 __MSP430_MPY32_BASE__ + 0x24
#endif
#ifndef P3REN_
#define P3REN_ __MSP430_PORT3_BASE__ + 0x06
#endif
#ifndef P3REN
#define P3REN __MSP430_PORT3_BASE__ + 0x06
#endif
#ifndef RTC_A_VECTOR
#define RTC_A_VECTOR 0x52
#endif
#ifndef RES1_
#define RES1_ __MSP430_MPY32_BASE__ + 0x26
#endif
#ifndef RES1
#define RES1 __MSP430_MPY32_BASE__ + 0x26
#endif
#ifndef TA0EX0_
#define TA0EX0_ 0x0360
#endif
#ifndef TA0EX0
#define TA0EX0 0x0360
#endif
#ifndef OUTMOD_2
#define OUTMOD_2 (2<<5)
#endif
#ifndef RES2_
#define RES2_ __MSP430_MPY32_BASE__ + 0x28
#endif
#ifndef RES2
#define RES2 __MSP430_MPY32_BASE__ + 0x28
#endif
#ifndef CM_BOTH
#define CM_BOTH CM_3
#endif
#ifndef __MSP430_HAS_T0A5__
#define __MSP430_HAS_T0A5__ 
#endif
#ifndef __MSP430_HAS_T0A5_
#define __MSP430_HAS_T0A5_ 
#endif
#ifndef USCIA0_RXTX_VECTOR
#define USCIA0_RXTX_VECTOR 0x72
#endif
#ifndef RES3_
#define RES3_ __MSP430_MPY32_BASE__ + 0x2A
#endif
#ifndef RES3
#define RES3 __MSP430_MPY32_BASE__ + 0x2A
#endif
#ifndef UCSCTL8_L_
#define UCSCTL8_L_ 0x0170
#endif
#ifndef UCSCTL8_L
#define UCSCTL8_L 0x0170
#endif
#ifndef UCSSEL_UCLKI
#define UCSSEL_UCLKI UCSSEL_0
#endif
#ifndef __FINITE_MATH_ONLY__
#define __FINITE_MATH_ONLY__ 0
#endif
#ifndef __FINITE_MATH_ONLY_
#define __FINITE_MATH_ONLY_ 0
#endif
#ifndef MPYPO2_32
#define MPYPO2_32 (1<<7)
#endif
#ifndef __GNUC_PATCHLEVEL__
#define __GNUC_PATCHLEVEL__ 3
#endif
#ifndef __GNUC_PATCHLEVEL_
#define __GNUC_PATCHLEVEL_ 3
#endif
#ifndef SYSJMBC_H_
#define SYSJMBC_H_ __MSP430_SYS_BASE__ + 0x07
#endif
#ifndef SYSJMBC_H
#define SYSJMBC_H __MSP430_SYS_BASE__ + 0x07
#endif
#ifndef SYSARB_H_
#define SYSARB_H_ __MSP430_SYS_BASE__ + 0x05
#endif
#ifndef SYSARB_H
#define SYSARB_H __MSP430_SYS_BASE__ + 0x05
#endif
#ifndef SYSBSLSIZE0
#define SYSBSLSIZE0 (1<<0)
#endif
#ifndef SYSBSLSIZE1
#define SYSBSLSIZE1 (1<<1)
#endif
#ifndef TA1EX0_H_
#define TA1EX0_H_ 0x03A1
#endif
#ifndef TA1EX0_H
#define TA1EX0_H 0x03A1
#endif
#ifndef RESHI_
#define RESHI_ __MSP430_MPY32_BASE__ + 0x0C
#endif
#ifndef RESHI
#define RESHI __MSP430_MPY32_BASE__ + 0x0C
#endif
#ifndef P1DS_
#define P1DS_ __MSP430_PORT1_BASE__ + 0x08
#endif
#ifndef P1DS
#define P1DS __MSP430_PORT1_BASE__ + 0x08
#endif
#ifndef P4DIR_
#define P4DIR_ __MSP430_PORT4_BASE__ + 0x05
#endif
#ifndef P4DIR
#define P4DIR __MSP430_PORT4_BASE__ + 0x05
#endif
#ifndef __DEC64_MAX_EXP__
#define __DEC64_MAX_EXP__ 385
#endif
#ifndef __DEC64_MAX_EXP_
#define __DEC64_MAX_EXP_ 385
#endif
#ifndef P7OUT_
#define P7OUT_ __MSP430_PORT7_BASE__ + 0x02
#endif
#ifndef P7OUT
#define P7OUT __MSP430_PORT7_BASE__ + 0x02
#endif
#ifndef SYSJMBC_L_
#define SYSJMBC_L_ __MSP430_SYS_BASE__ + 0x06
#endif
#ifndef SYSJMBC_L
#define SYSJMBC_L __MSP430_SYS_BASE__ + 0x06
#endif
#ifndef SYSARB_L_
#define SYSARB_L_ __MSP430_SYS_BASE__ + 0x04
#endif
#ifndef SYSARB_L
#define SYSARB_L __MSP430_SYS_BASE__ + 0x04
#endif
#ifndef __SHRT_MAX__
#define __SHRT_MAX__ 32767
#endif
#ifndef __SHRT_MAX_
#define __SHRT_MAX_ 32767
#endif
#ifndef TA1EX0_L_
#define TA1EX0_L_ 0x03A0
#endif
#ifndef TA1EX0_L
#define TA1EX0_L 0x03A0
#endif
#ifndef __LDBL_MAX__
#define __LDBL_MAX__ 3.40282347e+38L
#endif
#ifndef __LDBL_MAX_
#define __LDBL_MAX_ 3.40282347e+38L
#endif
#ifndef MPYM0
#define MPYM0 (1<<4)
#endif
#ifndef MPYM1
#define MPYM1 (1<<5)
#endif
#ifndef P10REN_
#define P10REN_ __MSP430_PORT10_BASE__ + 0x07
#endif
#ifndef P10REN
#define P10REN __MSP430_PORT10_BASE__ + 0x07
#endif
#ifndef P7SEL_
#define P7SEL_ __MSP430_PORT7_BASE__ + 0x0A
#endif
#ifndef P7SEL
#define P7SEL __MSP430_PORT7_BASE__ + 0x0A
#endif
#ifndef __MSP430_PORT8_BASE__
#define __MSP430_PORT8_BASE__ 0x260
#endif
#ifndef __MSP430_PORT8_BASE_
#define __MSP430_PORT8_BASE_ 0x260
#endif
#ifndef USCIB0_RXTX_VECTOR
#define USCIB0_RXTX_VECTOR 0x70
#endif
#ifndef SYSRSTIV_
#define SYSRSTIV_ __MSP430_SYS_BASE__ + 0x1E
#endif
#ifndef SYSRSTIV
#define SYSRSTIV __MSP430_SYS_BASE__ + 0x1E
#endif
#ifndef __UINTMAX_TYPE__
#define __UINTMAX_TYPE__ long long unsigned int
#endif
#ifndef __UINTMAX_TYPE_
#define __UINTMAX_TYPE_ long long unsigned int
#endif
#ifndef __MSP430_PORT11_BASE__
#define __MSP430_PORT11_BASE__ 0x2A0
#endif
#ifndef __MSP430_PORT11_BASE_
#define __MSP430_PORT11_BASE_ 0x2A0
#endif
#ifndef P2REN_
#define P2REN_ __MSP430_PORT2_BASE__ + 0x07
#endif
#ifndef P2REN
#define P2REN __MSP430_PORT2_BASE__ + 0x07
#endif
#ifndef __DEC32_EPSILON__
#define __DEC32_EPSILON__ 1E-6DF
#endif
#ifndef __DEC32_EPSILON_
#define __DEC32_EPSILON_ 1E-6DF
#endif
#ifndef UCSSEL_0
#define UCSSEL_0 (0<<6)
#endif
#ifndef MPYS_
#define MPYS_ __MSP430_MPY32_BASE__ + 0x02
#endif
#ifndef MPYS
#define MPYS __MSP430_MPY32_BASE__ + 0x02
#endif
#ifndef __msp430_headers_usci_h__
#define __msp430_headers_usci_h__ 
#endif
#ifndef __msp430_headers_usci_h_
#define __msp430_headers_usci_h_ 
#endif
#ifndef UCA0BR0_
#define UCA0BR0_ 0x05C6
#endif
#ifndef UCA0BR0
#define UCA0BR0 0x05C6
#endif
#ifndef TA0CCR0_H_
#define TA0CCR0_H_ 0x0353
#endif
#ifndef TA0CCR0_H
#define TA0CCR0_H 0x0353
#endif
#ifndef __LDBL_MAX_EXP__
#define __LDBL_MAX_EXP__ 128
#endif
#ifndef __LDBL_MAX_EXP_
#define __LDBL_MAX_EXP_ 128
#endif
#ifndef TASSEL_1
#define TASSEL_1 (1<<8)
#endif
#ifndef TASSEL_2
#define TASSEL_2 (2<<8)
#endif
#ifndef TASSEL_3
#define TASSEL_3 (3<<8)
#endif
#ifndef UCA0BR1_
#define UCA0BR1_ 0x05C7
#endif
#ifndef UCA0BR1
#define UCA0BR1 0x05C7
#endif
#ifndef __WINT_MIN__
#define __WINT_MIN__ 0U
#endif
#ifndef __WINT_MIN_
#define __WINT_MIN_ 0U
#endif
#ifndef P11DIR_
#define P11DIR_ __MSP430_PORT11_BASE__ + 0x04
#endif
#ifndef P11DIR
#define P11DIR __MSP430_PORT11_BASE__ + 0x04
#endif
#ifndef TA0CCR0_L_
#define TA0CCR0_L_ 0x0352
#endif
#ifndef TA0CCR0_L
#define TA0CCR0_L 0x0352
#endif
#ifndef P3IN_
#define P3IN_ __MSP430_PORT3_BASE__ + 0x00
#endif
#ifndef P3IN
#define P3IN __MSP430_PORT3_BASE__ + 0x00
#endif
#ifndef P10IN_
#define P10IN_ __MSP430_PORT10_BASE__ + 0x01
#endif
#ifndef P10IN
#define P10IN __MSP430_PORT10_BASE__ + 0x01
#endif
#ifndef __SCHAR_MAX__
#define __SCHAR_MAX__ 127
#endif
#ifndef __SCHAR_MAX_
#define __SCHAR_MAX_ 127
#endif
#ifndef USER_NMI_VECTOR
#define USER_NMI_VECTOR 0x7A
#endif
#ifndef TIMER1_A0_VECTOR
#define TIMER1_A0_VECTOR 0x62
#endif
#ifndef P2IFG_
#define P2IFG_ __MSP430_PORT2_BASE__ + 0x1D
#endif
#ifndef P2IFG
#define P2IFG __MSP430_PORT2_BASE__ + 0x1D
#endif
#ifndef TAIFG
#define TAIFG 0x0001
#endif
#ifndef SFRRPCR_
#define SFRRPCR_ 0x0104
#endif
#ifndef SFRRPCR
#define SFRRPCR 0x0104
#endif
#ifndef UCSSEL_ACLK
#define UCSSEL_ACLK UCSSEL_1
#endif
#ifndef TASSEL_ACLK
#define TASSEL_ACLK TASSEL_1
#endif
#ifndef SYSJTAGPIN
#define SYSJTAGPIN (1<<5)
#endif
#ifndef WDTSSEL0
#define WDTSSEL0 (1<<5)
#endif
#ifndef WDTSSEL1
#define WDTSSEL1 (1<<6)
#endif
#ifndef P4DS_
#define P4DS_ __MSP430_PORT4_BASE__ + 0x09
#endif
#ifndef P4DS
#define P4DS __MSP430_PORT4_BASE__ + 0x09
#endif
#ifndef P11DS_
#define P11DS_ __MSP430_PORT11_BASE__ + 0x08
#endif
#ifndef P11DS
#define P11DS __MSP430_PORT11_BASE__ + 0x08
#endif
#ifndef __DBL_DIG__
#define __DBL_DIG__ 6
#endif
#ifndef __DBL_DIG_
#define __DBL_DIG_ 6
#endif
#ifndef P3DIR_
#define P3DIR_ __MSP430_PORT3_BASE__ + 0x04
#endif
#ifndef P3DIR
#define P3DIR __MSP430_PORT3_BASE__ + 0x04
#endif
#ifndef TA0CCTL1_H_
#define TA0CCTL1_H_ 0x0345
#endif
#ifndef TA0CCTL1_H
#define TA0CCTL1_H 0x0345
#endif
#ifndef UCSCTL0_H_
#define UCSCTL0_H_ 0x0161
#endif
#ifndef UCSCTL0_H
#define UCSCTL0_H 0x0161
#endif
#ifndef USCIA3_RXTX_VECTOR
#define USCIA3_RXTX_VECTOR 0x58
#endif
#ifndef P6OUT_
#define P6OUT_ __MSP430_PORT6_BASE__ + 0x03
#endif
#ifndef P6OUT
#define P6OUT __MSP430_PORT6_BASE__ + 0x03
#endif
#ifndef SYSBSLSIZE_0
#define SYSBSLSIZE_0 (0<<0)
#endif
#ifndef SYSBSLSIZE_1
#define SYSBSLSIZE_1 (1<<0)
#endif
#ifndef SYSBSLSIZE_2
#define SYSBSLSIZE_2 (2<<0)
#endif
#ifndef SYSBSLSIZE_3
#define SYSBSLSIZE_3 (3<<0)
#endif
#ifndef __SIZEOF_INT__
#define __SIZEOF_INT__ 2
#endif
#ifndef __SIZEOF_INT_
#define __SIZEOF_INT_ 2
#endif
#ifndef __SIZEOF_POINTER__
#define __SIZEOF_POINTER__ 2
#endif
#ifndef __SIZEOF_POINTER_
#define __SIZEOF_POINTER_ 2
#endif
#ifndef TIMER0_B0_VECTOR
#define TIMER0_B0_VECTOR 0x78
#endif
#ifndef CAP
#define CAP 0x0100
#endif
#ifndef P6SEL_
#define P6SEL_ __MSP430_PORT6_BASE__ + 0x0B
#endif
#ifndef P6SEL
#define P6SEL __MSP430_PORT6_BASE__ + 0x0B
#endif
#ifndef UCB0I2COA_
#define UCB0I2COA_ 0x05F0
#endif
#ifndef UCB0I2COA
#define UCB0I2COA 0x05F0
#endif
#ifndef TA0CCTL1_L_
#define TA0CCTL1_L_ 0x0344
#endif
#ifndef TA0CCTL1_L
#define TA0CCTL1_L 0x0344
#endif
#ifndef __USER_LABEL_PREFIX__
#define __USER_LABEL_PREFIX__ 
#endif
#ifndef __USER_LABEL_PREFIX_
#define __USER_LABEL_PREFIX_ 
#endif
#ifndef SFRIFG1_L_
#define SFRIFG1_L_ SFRIFG1_
#endif
#ifndef SFRIFG1_L
#define SFRIFG1_L SFRIFG1_
#endif
#ifndef UCSCTL0_L_
#define UCSCTL0_L_ 0x0160
#endif
#ifndef UCSCTL0_L
#define UCSCTL0_L 0x0160
#endif
#ifndef TA1CTL_H_
#define TA1CTL_H_ 0x0381
#endif
#ifndef TA1CTL_H
#define TA1CTL_H 0x0381
#endif
#ifndef CCI
#define CCI 0x0008
#endif
#ifndef __STDC_HOSTED__
#define __STDC_HOSTED__ 1
#endif
#ifndef __STDC_HOSTED_
#define __STDC_HOSTED_ 1
#endif
#ifndef __LDBL_HAS_INFINITY__
#define __LDBL_HAS_INFINITY__ 1
#endif
#ifndef __LDBL_HAS_INFINITY_
#define __LDBL_HAS_INFINITY_ 1
#endif
#ifndef OUTMOD_RESET_SET
#define OUTMOD_RESET_SET OUTMOD_7
#endif
#ifndef SYSJMBI0_
#define SYSJMBI0_ __MSP430_SYS_BASE__ + 0x08
#endif
#ifndef SYSJMBI0
#define SYSJMBI0 __MSP430_SYS_BASE__ + 0x08
#endif
#ifndef P1REN_
#define P1REN_ __MSP430_PORT1_BASE__ + 0x06
#endif
#ifndef P1REN
#define P1REN __MSP430_PORT1_BASE__ + 0x06
#endif
#ifndef TA1CTL_L_
#define TA1CTL_L_ 0x0380
#endif
#ifndef TA1CTL_L
#define TA1CTL_L 0x0380
#endif
#ifndef SYSJMBI1_
#define SYSJMBI1_ __MSP430_SYS_BASE__ + 0x0A
#endif
#ifndef SYSJMBI1
#define SYSJMBI1 __MSP430_SYS_BASE__ + 0x0A
#endif
#ifndef TASSEL_TACLK
#define TASSEL_TACLK TASSEL_0
#endif
#ifndef ID_DIV1
#define ID_DIV1 ID_0
#endif
#ifndef ID_DIV2
#define ID_DIV2 ID_1
#endif
#ifndef ID_DIV4
#define ID_DIV4 ID_2
#endif
#ifndef ID_DIV8
#define ID_DIV8 ID_3
#endif
#ifndef __MSP430_HEADERS_GPIO_5XXX_H
#define __MSP430_HEADERS_GPIO_5XXX_H 
#endif
#ifndef TACLR
#define TACLR 0x0004
#endif
#ifndef SFRIFG1_
#define SFRIFG1_ 0x0102
#endif
#ifndef SFRIFG1
#define SFRIFG1 0x0102
#endif
#ifndef __MSP430_PORT2_BASE__
#define __MSP430_PORT2_BASE__ 0x200
#endif
#ifndef __MSP430_PORT2_BASE_
#define __MSP430_PORT2_BASE_ 0x200
#endif
#ifndef TA0CCR3_H_
#define TA0CCR3_H_ 0x0359
#endif
#ifndef TA0CCR3_H
#define TA0CCR3_H 0x0359
#endif
#ifndef SYSBSLC_
#define SYSBSLC_ __MSP430_SYS_BASE__ + 0x02
#endif
#ifndef SYSBSLC
#define SYSBSLC __MSP430_SYS_BASE__ + 0x02
#endif
#ifndef RESLO_
#define RESLO_ __MSP430_MPY32_BASE__ + 0x0A
#endif
#ifndef RESLO
#define RESLO __MSP430_MPY32_BASE__ + 0x0A
#endif
#ifndef JMBOUT1FG
#define JMBOUT1FG (1<<3)
#endif
#ifndef __FLT_EPSILON__
#define __FLT_EPSILON__ 1.19209290e-7F
#endif
#ifndef __FLT_EPSILON_
#define __FLT_EPSILON_ 1.19209290e-7F
#endif
#ifndef __MSP430__
#define __MSP430__ 1
#endif
#ifndef __MSP430_
#define __MSP430_ 1
#endif
#ifndef UCA0IRTCTL_
#define UCA0IRTCTL_ 0x05D2
#endif
#ifndef UCA0IRTCTL
#define UCA0IRTCTL 0x05D2
#endif
#ifndef MPYDLYWRTEN
#define MPYDLYWRTEN (1<<8)
#endif
#ifndef USCIB3_RXTX_VECTOR
#define USCIB3_RXTX_VECTOR 0x56
#endif
#ifndef P10DIR_
#define P10DIR_ __MSP430_PORT10_BASE__ + 0x05
#endif
#ifndef P10DIR
#define P10DIR __MSP430_PORT10_BASE__ + 0x05
#endif
#ifndef JMBINIFG
#define JMBINIFG (1<<6)
#endif
#ifndef __LDBL_MIN__
#define __LDBL_MIN__ 1.17549435e-38L
#endif
#ifndef __LDBL_MIN_
#define __LDBL_MIN_ 1.17549435e-38L
#endif
#ifndef __MSP430_SYS_BASE__
#define __MSP430_SYS_BASE__ 0x180
#endif
#ifndef __MSP430_SYS_BASE_
#define __MSP430_SYS_BASE_ 0x180
#endif
#ifndef TA0CCR3_L_
#define TA0CCR3_L_ 0x0358
#endif
#ifndef TA0CCR3_L
#define TA0CCR3_L 0x0358
#endif
#ifndef P6IN_
#define P6IN_ __MSP430_PORT6_BASE__ + 0x01
#endif
#ifndef P6IN
#define P6IN __MSP430_PORT6_BASE__ + 0x01
#endif
#ifndef __DEC32_MAX__
#define __DEC32_MAX__ 9.999999E96DF
#endif
#ifndef __DEC32_MAX_
#define __DEC32_MAX_ 9.999999E96DF
#endif
#ifndef MACS32H_
#define MACS32H_ __MSP430_MPY32_BASE__ + 0x1E
#endif
#ifndef MACS32H
#define MACS32H __MSP430_MPY32_BASE__ + 0x1E
#endif
#ifndef CM0
#define CM0 0x4000
#endif
#ifndef CM1
#define CM1 0x8000
#endif
#ifndef P1IFG_
#define P1IFG_ __MSP430_PORT1_BASE__ + 0x1C
#endif
#ifndef P1IFG
#define P1IFG __MSP430_PORT1_BASE__ + 0x1C
#endif
#ifndef P7DS_
#define P7DS_ __MSP430_PORT7_BASE__ + 0x08
#endif
#ifndef P7DS
#define P7DS __MSP430_PORT7_BASE__ + 0x08
#endif
#ifndef MBCLR0OFF
#define MBCLR0OFF (1<<6)
#endif
#ifndef UCB0BR1_
#define UCB0BR1_ 0x05E7
#endif
#ifndef UCB0BR1
#define UCB0BR1 0x05E7
#endif
#ifndef TA0CCTL4_H_
#define TA0CCTL4_H_ 0x034B
#endif
#ifndef TA0CCTL4_H
#define TA0CCTL4_H 0x034B
#endif
#ifndef COV
#define COV 0x0002
#endif
#ifndef OUTMOD_TOGGLE
#define OUTMOD_TOGGLE OUTMOD_4
#endif
#ifndef P2DIR_
#define P2DIR_ __MSP430_PORT2_BASE__ + 0x05
#endif
#ifndef P2DIR
#define P2DIR __MSP430_PORT2_BASE__ + 0x05
#endif
#ifndef __SIZEOF_LONG__
#define __SIZEOF_LONG__ 4
#endif
#ifndef __SIZEOF_LONG_
#define __SIZEOF_LONG_ 4
#endif
#ifndef UCSCTL3_H_
#define UCSCTL3_H_ 0x0167
#endif
#ifndef UCSCTL3_H
#define UCSCTL3_H 0x0167
#endif
#ifndef MACS32L_
#define MACS32L_ __MSP430_MPY32_BASE__ + 0x1C
#endif
#ifndef MACS32L
#define MACS32L __MSP430_MPY32_BASE__ + 0x1C
#endif
#ifndef P5OUT_
#define P5OUT_ __MSP430_PORT5_BASE__ + 0x02
#endif
#ifndef P5OUT
#define P5OUT __MSP430_PORT5_BASE__ + 0x02
#endif
#ifndef __msp430_headers_unified_clock_system_h
#define __msp430_headers_unified_clock_system_h 
#endif
#ifndef __DECIMAL_DIG__
#define __DECIMAL_DIG__ 9
#endif
#ifndef __DECIMAL_DIG_
#define __DECIMAL_DIG_ 9
#endif
#ifndef TIMER0_A1_VECTOR
#define TIMER0_A1_VECTOR 0x6A
#endif
#ifndef TA0CCTL4_L_
#define TA0CCTL4_L_ 0x034A
#endif
#ifndef TA0CCTL4_L
#define TA0CCTL4_L 0x034A
#endif
#ifndef P5SEL_
#define P5SEL_ __MSP430_PORT5_BASE__ + 0x0A
#endif
#ifndef P5SEL
#define P5SEL __MSP430_PORT5_BASE__ + 0x0A
#endif
#ifndef OP2H_
#define OP2H_ __MSP430_MPY32_BASE__ + 0x22
#endif
#ifndef OP2H
#define OP2H __MSP430_MPY32_BASE__ + 0x22
#endif
#ifndef UCSCTL3_L_
#define UCSCTL3_L_ 0x0166
#endif
#ifndef UCSCTL3_L
#define UCSCTL3_L 0x0166
#endif
#ifndef SYSBSLPE
#define SYSBSLPE (1<<15)
#endif
#ifndef SYSJMBI1_H_
#define SYSJMBI1_H_ __MSP430_SYS_BASE__ + 0x0B
#endif
#ifndef SYSJMBI1_H
#define SYSJMBI1_H __MSP430_SYS_BASE__ + 0x0B
#endif
#ifndef __LDBL_HAS_QUIET_NAN__
#define __LDBL_HAS_QUIET_NAN__ 1
#endif
#ifndef __LDBL_HAS_QUIET_NAN_
#define __LDBL_HAS_QUIET_NAN_ 1
#endif
#ifndef WDTIFG
#define WDTIFG (1<<0)
#endif
#ifndef TA1CCTL2_H_
#define TA1CCTL2_H_ 0x0387
#endif
#ifndef TA1CCTL2_H
#define TA1CCTL2_H 0x0387
#endif
#ifndef OP2L_
#define OP2L_ __MSP430_MPY32_BASE__ + 0x20
#endif
#ifndef OP2L
#define OP2L __MSP430_MPY32_BASE__ + 0x20
#endif
#ifndef UCSCTL0_
#define UCSCTL0_ 0x0160
#endif
#ifndef UCSCTL0
#define UCSCTL0 0x0160
#endif
#ifndef __GNUC__
#define __GNUC__ 4
#endif
#ifndef __GNUC_
#define __GNUC_ 4
#endif
#ifndef UCSCTL1_
#define UCSCTL1_ 0x0162
#endif
#ifndef UCSCTL1
#define UCSCTL1 0x0162
#endif
#ifndef SYSJMBI1_L_
#define SYSJMBI1_L_ __MSP430_SYS_BASE__ + 0x0A
#endif
#ifndef SYSJMBI1_L
#define SYSJMBI1_L __MSP430_SYS_BASE__ + 0x0A
#endif
#ifndef PORT2_VECTOR
#define PORT2_VECTOR 0x54
#endif
#ifndef UCSCTL2_
#define UCSCTL2_ 0x0164
#endif
#ifndef UCSCTL2
#define UCSCTL2 0x0164
#endif
#ifndef __FLT_HAS_DENORM__
#define __FLT_HAS_DENORM__ 1
#endif
#ifndef __FLT_HAS_DENORM_
#define __FLT_HAS_DENORM_ 1
#endif
#ifndef __SIZEOF_LONG_DOUBLE__
#define __SIZEOF_LONG_DOUBLE__ 4
#endif
#ifndef __SIZEOF_LONG_DOUBLE_
#define __SIZEOF_LONG_DOUBLE_ 4
#endif
#ifndef TA1CCTL2_L_
#define TA1CCTL2_L_ 0x0386
#endif
#ifndef TA1CCTL2_L
#define TA1CCTL2_L 0x0386
#endif
#ifndef UCSCTL3_
#define UCSCTL3_ 0x0166
#endif
#ifndef UCSCTL3
#define UCSCTL3 0x0166
#endif
#ifndef TA1CTL_
#define TA1CTL_ 0x0380
#endif
#ifndef TA1CTL
#define TA1CTL 0x0380
#endif
#ifndef SYSUNIV_
#define SYSUNIV_ __MSP430_SYS_BASE__ + 0x1A
#endif
#ifndef SYSUNIV
#define SYSUNIV __MSP430_SYS_BASE__ + 0x1A
#endif
#ifndef SYSBSLOFF
#define SYSBSLOFF (1<<14)
#endif
#ifndef SYSRSTRE
#define SYSRSTRE (1<<3)
#endif
#ifndef UCSCTL4_
#define UCSCTL4_ 0x0168
#endif
#ifndef UCSCTL4
#define UCSCTL4 0x0168
#endif
#ifndef __BIGGEST_ALIGNMENT__
#define __BIGGEST_ALIGNMENT__ 2
#endif
#ifndef __BIGGEST_ALIGNMENT_
#define __BIGGEST_ALIGNMENT_ 2
#endif
#ifndef ID_0
#define ID_0 (0<<6)
#endif
#ifndef ID_1
#define ID_1 (1<<6)
#endif
#ifndef ID_2
#define ID_2 (2<<6)
#endif
#ifndef ID_3
#define ID_3 (3<<6)
#endif
#ifndef __MSP430_PORT7_BASE__
#define __MSP430_PORT7_BASE__ 0x260
#endif
#ifndef __MSP430_PORT7_BASE_
#define __MSP430_PORT7_BASE_ 0x260
#endif
#ifndef UCSCTL5_
#define UCSCTL5_ 0x016A
#endif
#ifndef UCSCTL5
#define UCSCTL5 0x016A
#endif
#ifndef P9IN_
#define P9IN_ __MSP430_PORT9_BASE__ + 0x00
#endif
#ifndef P9IN
#define P9IN __MSP430_PORT9_BASE__ + 0x00
#endif
#ifndef UCSCTL6_
#define UCSCTL6_ 0x016C
#endif
#ifndef UCSCTL6
#define UCSCTL6 0x016C
#endif
#ifndef TA1R_
#define TA1R_ 0x0390
#endif
#ifndef TA1R
#define TA1R 0x0390
#endif
#ifndef UCSCTL7_
#define UCSCTL7_ 0x016E
#endif
#ifndef UCSCTL7
#define UCSCTL7 0x016E
#endif
#ifndef __MSP430_PORT10_BASE__
#define __MSP430_PORT10_BASE__ 0x280
#endif
#ifndef __MSP430_PORT10_BASE_
#define __MSP430_PORT10_BASE_ 0x280
#endif
#ifndef UCSCTL8_
#define UCSCTL8_ 0x0170
#endif
#ifndef UCSCTL8
#define UCSCTL8 0x0170
#endif
#ifndef __DBL_HAS_INFINITY__
#define __DBL_HAS_INFINITY__ 1
#endif
#ifndef __DBL_HAS_INFINITY_
#define __DBL_HAS_INFINITY_ 1
#endif
#ifndef JMBOUTIE
#define JMBOUTIE (1<<7)
#endif
#ifndef TAIE
#define TAIE 0x0002
#endif
#ifndef GIE
#define GIE 0x0008
#endif
#ifndef TA1CCR1_H_
#define TA1CCR1_H_ 0x0395
#endif
#ifndef TA1CCR1_H
#define TA1CCR1_H 0x0395
#endif
#ifndef CCIS_1
#define CCIS_1 (1<<12)
#endif
#ifndef CCIS_2
#define CCIS_2 (2<<12)
#endif
#ifndef CCIS_3
#define CCIS_3 (3<<12)
#endif
#ifndef P1DIR_
#define P1DIR_ __MSP430_PORT1_BASE__ + 0x04
#endif
#ifndef P1DIR
#define P1DIR __MSP430_PORT1_BASE__ + 0x04
#endif
#ifndef TA1CCR2_H_
#define TA1CCR2_H_ 0x0397
#endif
#ifndef TA1CCR2_H
#define TA1CCR2_H 0x0397
#endif
#ifndef TA1IV_L_
#define TA1IV_L_ 0x03AE
#endif
#ifndef TA1IV_L
#define TA1IV_L 0x03AE
#endif
#ifndef WDTIS0
#define WDTIS0 (1<<0)
#endif
#ifndef WDTIS1
#define WDTIS1 (1<<1)
#endif
#ifndef WDTIS2
#define WDTIS2 (1<<2)
#endif
#ifndef P4OUT_
#define P4OUT_ __MSP430_PORT4_BASE__ + 0x03
#endif
#ifndef P4OUT
#define P4OUT __MSP430_PORT4_BASE__ + 0x03
#endif
#ifndef UCB0I2CSA_
#define UCB0I2CSA_ 0x05F2
#endif
#ifndef UCB0I2CSA
#define UCB0I2CSA 0x05F2
#endif
#ifndef UCA0STAT_
#define UCA0STAT_ 0x05CA
#endif
#ifndef UCA0STAT
#define UCA0STAT 0x05CA
#endif
#ifndef UCBRF_0
#define UCBRF_0 (0x0<<4)
#endif
#ifndef UCBRF_1
#define UCBRF_1 (0x1<<4)
#endif
#ifndef UCBRF_2
#define UCBRF_2 (0x2<<4)
#endif
#ifndef UCBRF_3
#define UCBRF_3 (0x3<<4)
#endif
#ifndef UCBRF_4
#define UCBRF_4 (0x4<<4)
#endif
#ifndef UCBRF_5
#define UCBRF_5 (0x5<<4)
#endif
#ifndef UCBRF_6
#define UCBRF_6 (0x6<<4)
#endif
#ifndef UCBRF_7
#define UCBRF_7 (0x7<<4)
#endif
#ifndef UCBRF_8
#define UCBRF_8 (0x8<<4)
#endif
#ifndef UCBRF_9
#define UCBRF_9 (0x9<<4)
#endif
#ifndef MC_CONT
#define MC_CONT MC_2
#endif
#ifndef MPYDLY32
#define MPYDLY32 (1<<9)
#endif
#ifndef TA1CCR1_L_
#define TA1CCR1_L_ 0x0394
#endif
#ifndef TA1CCR1_L
#define TA1CCR1_L 0x0394
#endif
#ifndef UCSCTL6_L_
#define UCSCTL6_L_ 0x016C
#endif
#ifndef UCSCTL6_L
#define UCSCTL6_L 0x016C
#endif
#ifndef UCSSEL_SMCLK
#define UCSSEL_SMCLK UCSSEL_2
#endif
#ifndef P4SEL_
#define P4SEL_ __MSP430_PORT4_BASE__ + 0x0B
#endif
#ifndef P4SEL
#define P4SEL __MSP430_PORT4_BASE__ + 0x0B
#endif
#ifndef SYSARB_
#define SYSARB_ __MSP430_SYS_BASE__ + 0x04
#endif
#ifndef SYSARB
#define SYSARB __MSP430_SYS_BASE__ + 0x04
#endif
#ifndef __LDBL_HAS_DENORM__
#define __LDBL_HAS_DENORM__ 1
#endif
#ifndef __LDBL_HAS_DENORM_
#define __LDBL_HAS_DENORM_ 1
#endif
#ifndef MPY32H_
#define MPY32H_ __MSP430_MPY32_BASE__ + 0x12
#endif
#ifndef MPY32H
#define MPY32H __MSP430_MPY32_BASE__ + 0x12
#endif
#ifndef __DEC128_MAX__
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#endif
#ifndef __DEC128_MAX_
#define __DEC128_MAX_ 9.999999999999999999999999999999999E6144DL
#endif
#ifndef __USING_SJLJ_EXCEPTIONS__
#define __USING_SJLJ_EXCEPTIONS__ 1
#endif
#ifndef __USING_SJLJ_EXCEPTIONS_
#define __USING_SJLJ_EXCEPTIONS_ 1
#endif
#ifndef __DEC32_MIN__
#define __DEC32_MIN__ 1E-95DF
#endif
#ifndef __DEC32_MIN_
#define __DEC32_MIN_ 1E-95DF
#endif
#ifndef UCSCTL7_H_
#define UCSCTL7_H_ 0x016F
#endif
#ifndef UCSCTL7_H
#define UCSCTL7_H 0x016F
#endif
#ifndef __DBL_MAX_EXP__
#define __DBL_MAX_EXP__ 128
#endif
#ifndef __DBL_MAX_EXP_
#define __DBL_MAX_EXP_ 128
#endif
#ifndef __DEC128_EPSILON__
#define __DEC128_EPSILON__ 1E-33DL
#endif
#ifndef __DEC128_EPSILON_
#define __DEC128_EPSILON_ 1E-33DL
#endif
#ifndef UCB0MCTL_
#define UCB0MCTL_ 0x05E8
#endif
#ifndef UCB0MCTL
#define UCB0MCTL 0x05E8
#endif
#ifndef CM_0
#define CM_0 (0<<14)
#endif
#ifndef MPY32L_
#define MPY32L_ __MSP430_MPY32_BASE__ + 0x10
#endif
#ifndef MPY32L
#define MPY32L __MSP430_MPY32_BASE__ + 0x10
#endif
#ifndef __PTRDIFF_MAX__
#define __PTRDIFF_MAX__ 2147483647L
#endif
#ifndef __PTRDIFF_MAX_
#define __PTRDIFF_MAX_ 2147483647L
#endif
#ifndef UCSCTL4_L_
#define UCSCTL4_L_ 0x0168
#endif
#ifndef UCSCTL4_L
#define UCSCTL4_L 0x0168
#endif
#ifndef UCA0CTL0_
#define UCA0CTL0_ 0x05C1
#endif
#ifndef UCA0CTL0
#define UCA0CTL0 0x05C1
#endif
#ifndef TA0CTL_
#define TA0CTL_ 0x0340
#endif
#ifndef TA0CTL
#define TA0CTL 0x0340
#endif
#ifndef UCA0CTL1_
#define UCA0CTL1_ 0x05C0
#endif
#ifndef UCA0CTL1
#define UCA0CTL1 0x05C0
#endif
#ifndef PJIN_
#define PJIN_ __MSP430_PORTJ_BASE__ + 0x00
#endif
#ifndef PJIN
#define PJIN __MSP430_PORTJ_BASE__ + 0x00
#endif
#ifndef SYSPMMPE
#define SYSPMMPE (1<<2)
#endif
#ifndef PJREN_
#define PJREN_ __MSP430_PORTJ_BASE__ + 0x06
#endif
#ifndef PJREN
#define PJREN __MSP430_PORTJ_BASE__ + 0x06
#endif
#ifndef P11OUT_
#define P11OUT_ __MSP430_PORT11_BASE__ + 0x02
#endif
#ifndef P11OUT
#define P11OUT __MSP430_PORT11_BASE__ + 0x02
#endif
#ifndef UCMODE_0
#define UCMODE_0 (0<<1)
#endif
#ifndef UCMODE_1
#define UCMODE_1 (1<<1)
#endif
#ifndef UCMODE_2
#define UCMODE_2 (2<<1)
#endif
#ifndef UCMODE_3
#define UCMODE_3 (3<<1)
#endif
#ifndef JMBIN0FG
#define JMBIN0FG (1<<0)
#endif
#ifndef __LONG_LONG_MAX__
#define __LONG_LONG_MAX__ 9223372036854775807LL
#endif
#ifndef __LONG_LONG_MAX_
#define __LONG_LONG_MAX_ 9223372036854775807LL
#endif
#ifndef __SIZEOF_SIZE_T__
#define __SIZEOF_SIZE_T__ 2
#endif
#ifndef __SIZEOF_SIZE_T_
#define __SIZEOF_SIZE_T_ 2
#endif
#ifndef OUTMOD0
#define OUTMOD0 0x0020
#endif
#ifndef OUTMOD1
#define OUTMOD1 0x0040
#endif
#ifndef OUTMOD2
#define OUTMOD2 0x0080
#endif
#ifndef MSP430_NO_HWMUL
#define MSP430_NO_HWMUL 1
#endif
#ifndef SYSNMI
#define SYSNMI (1<<0)
#endif
#ifndef __SIZEOF_WINT_T__
#define __SIZEOF_WINT_T__ 2
#endif
#ifndef __SIZEOF_WINT_T_
#define __SIZEOF_WINT_T_ 2
#endif
#ifndef P11SEL_
#define P11SEL_ __MSP430_PORT11_BASE__ + 0x0A
#endif
#ifndef P11SEL
#define P11SEL __MSP430_PORT11_BASE__ + 0x0A
#endif
#ifndef OUTMOD_TOGGLE_RESET
#define OUTMOD_TOGGLE_RESET OUTMOD_2
#endif
#ifndef SYSRIVECT
#define SYSRIVECT (1<<0)
#endif
#ifndef __MSP430_PORT1_BASE__
#define __MSP430_PORT1_BASE__ 0x200
#endif
#ifndef __MSP430_PORT1_BASE_
#define __MSP430_PORT1_BASE_ 0x200
#endif
#ifndef P3OUT_
#define P3OUT_ __MSP430_PORT3_BASE__ + 0x02
#endif
#ifndef P3OUT
#define P3OUT __MSP430_PORT3_BASE__ + 0x02
#endif
#ifndef __GXX_ABI_VERSION
#define __GXX_ABI_VERSION 1002
#endif
#ifndef __msp430_headers_timera_h__
#define __msp430_headers_timera_h__ 
#endif
#ifndef __msp430_headers_timera_h_
#define __msp430_headers_timera_h_ 
#endif
#ifndef MPYM_0
#define MPYM_0 (0<<4)
#endif
#ifndef MPYM_1
#define MPYM_1 (1<<4)
#endif
#ifndef MPYM_2
#define MPYM_2 (2<<4)
#endif
#ifndef MPYM_3
#define MPYM_3 (3<<4)
#endif
#ifndef TASSEL0
#define TASSEL0 0x0100
#endif
#ifndef TASSEL1
#define TASSEL1 0x0200
#endif
#ifndef TASSEL2
#define TASSEL2 0x0400
#endif
#ifndef P1IE_
#define P1IE_ __MSP430_PORT1_BASE__ + 0x1A
#endif
#ifndef P1IE
#define P1IE __MSP430_PORT1_BASE__ + 0x1A
#endif
#ifndef P3SEL_
#define P3SEL_ __MSP430_PORT3_BASE__ + 0x0A
#endif
#ifndef P3SEL
#define P3SEL __MSP430_PORT3_BASE__ + 0x0A
#endif
#ifndef TA0IV_
#define TA0IV_ 0x036E
#endif
#ifndef TA0IV
#define TA0IV 0x036E
#endif
#ifndef MC_STOP
#define MC_STOP MC_0
#endif
#ifndef __MSP430
#define __MSP430 1
#endif
#ifndef __MSP430_IVCNT__
#define __MSP430_IVCNT__ 16
#endif
#ifndef __MSP430_IVCNT_
#define __MSP430_IVCNT_ 16
#endif
#ifndef JMBOUTIFG
#define JMBOUTIFG (1<<7)
#endif
#ifndef UCB0IV_H_
#define UCB0IV_H_ 0x05FF
#endif
#ifndef UCB0IV_H
#define UCB0IV_H 0x05FF
#endif
#ifndef __MSP430_MPY32_BASE__
#define __MSP430_MPY32_BASE__ 0x4C0
#endif
#ifndef __MSP430_MPY32_BASE_
#define __MSP430_MPY32_BASE_ 0x4C0
#endif
#ifndef WDTIS_0
#define WDTIS_0 (0<<0)
#endif
#ifndef WDTIS_1
#define WDTIS_1 (1<<0)
#endif
#ifndef WDTIS_2
#define WDTIS_2 (2<<0)
#endif
#ifndef WDTIS_3
#define WDTIS_3 (3<<0)
#endif
#ifndef WDTIS_4
#define WDTIS_4 (4<<0)
#endif
#ifndef WDTIS_5
#define WDTIS_5 (5<<0)
#endif
#ifndef WDTIS_6
#define WDTIS_6 (6<<0)
#endif
#ifndef WDTIS_7
#define WDTIS_7 (7<<0)
#endif
#ifndef SYSSNIV_
#define SYSSNIV_ __MSP430_SYS_BASE__ + 0x1C
#endif
#ifndef SYSSNIV
#define SYSSNIV __MSP430_SYS_BASE__ + 0x1C
#endif
#ifndef TIMER0_A0_VECTOR
#define TIMER0_A0_VECTOR 0x6C
#endif
#ifndef P1IN_
#define P1IN_ __MSP430_PORT1_BASE__ + 0x00
#endif
#ifndef P1IN
#define P1IN __MSP430_PORT1_BASE__ + 0x00
#endif
#ifndef __MSP430_HAS_T1A3__
#define __MSP430_HAS_T1A3__ 
#endif
#ifndef __MSP430_HAS_T1A3_
#define __MSP430_HAS_T1A3_ 
#endif
#ifndef UCA0IFG_
#define UCA0IFG_ 0x05DD
#endif
#ifndef UCA0IFG
#define UCA0IFG 0x05DD
#endif
#ifndef P10OUT_
#define P10OUT_ __MSP430_PORT10_BASE__ + 0x03
#endif
#ifndef P10OUT
#define P10OUT __MSP430_PORT10_BASE__ + 0x03
#endif
#ifndef UCB0IV_L_
#define UCB0IV_L_ 0x05FE
#endif
#ifndef UCB0IV_L
#define UCB0IV_L 0x05FE
#endif
#ifndef MC_0
#define MC_0 (0<<4)
#endif
#ifndef MC_1
#define MC_1 (1<<4)
#endif
#ifndef MC_2
#define MC_2 (2<<4)
#endif
#ifndef MC_3
#define MC_3 (3<<4)
#endif
#ifndef P2DS_
#define P2DS_ __MSP430_PORT2_BASE__ + 0x09
#endif
#ifndef P2DS
#define P2DS __MSP430_PORT2_BASE__ + 0x09
#endif
#ifndef WDTCNTCL
#define WDTCNTCL (1<<3)
#endif
#ifndef __DEC128_MIN__
#define __DEC128_MIN__ 1E-6143DL
#endif
#ifndef __DEC128_MIN_
#define __DEC128_MIN_ 1E-6143DL
#endif
#ifndef __REGISTER_PREFIX__
#define __REGISTER_PREFIX__ 
#endif
#ifndef __REGISTER_PREFIX_
#define __REGISTER_PREFIX_ 
#endif
#ifndef __DBL_HAS_DENORM__
#define __DBL_HAS_DENORM__ 1
#endif
#ifndef __DBL_HAS_DENORM_
#define __DBL_HAS_DENORM_ 1
#endif
#ifndef P2OUT_
#define P2OUT_ __MSP430_PORT2_BASE__ + 0x03
#endif
#ifndef P2OUT
#define P2OUT __MSP430_PORT2_BASE__ + 0x03
#endif
#ifndef PORT1_VECTOR
#define PORT1_VECTOR 0x5E
#endif
#ifndef SYSJMBO0_H_
#define SYSJMBO0_H_ __MSP430_SYS_BASE__ + 0x0D
#endif
#ifndef SYSJMBO0_H
#define SYSJMBO0_H __MSP430_SYS_BASE__ + 0x0D
#endif
#ifndef USCIA2_RXTX_VECTOR
#define USCIA2_RXTX_VECTOR 0x68
#endif
#ifndef __NO_INLINE__
#define __NO_INLINE__ 1
#endif
#ifndef __NO_INLINE_
#define __NO_INLINE_ 1
#endif
#ifndef P1IV_
#define P1IV_ __MSP430_PORT1_BASE__ + 0x0E
#endif
#ifndef P1IV
#define P1IV __MSP430_PORT1_BASE__ + 0x0E
#endif
#ifndef SFRIFG1_H_
#define SFRIFG1_H_ SFRIFG1_ + 0x01
#endif
#ifndef SFRIFG1_H
#define SFRIFG1_H SFRIFG1_ + 0x01
#endif
#ifndef JMBMODE
#define JMBMODE (1<<4)
#endif
#ifndef UCA0IRRCTL_
#define UCA0IRRCTL_ 0x05D3
#endif
#ifndef UCA0IRRCTL
#define UCA0IRRCTL 0x05D3
#endif
#ifndef SCCI
#define SCCI 0x0400
#endif
#ifndef P2SEL_
#define P2SEL_ __MSP430_PORT2_BASE__ + 0x0B
#endif
#ifndef P2SEL
#define P2SEL __MSP430_PORT2_BASE__ + 0x0B
#endif
#ifndef __MSP430_PORT6_BASE__
#define __MSP430_PORT6_BASE__ 0x240
#endif
#ifndef __MSP430_PORT6_BASE_
#define __MSP430_PORT6_BASE_ 0x240
#endif
#ifndef __msp430x54xx
#define __msp430x54xx 
#endif
#ifndef __FLT_MANT_DIG__
#define __FLT_MANT_DIG__ 24
#endif
#ifndef __FLT_MANT_DIG_
#define __FLT_MANT_DIG_ 24
#endif
#ifndef DMA_VECTOR
#define DMA_VECTOR 0x64
#endif
#ifndef __VERSION__
#define __VERSION__ "4.5.3"
#endif
#ifndef __VERSION_
#define __VERSION_ "4.5.3"
#endif
#ifndef PJDIR_
#define PJDIR_ __MSP430_PORTJ_BASE__ + 0x04
#endif
#ifndef PJDIR
#define PJDIR __MSP430_PORTJ_BASE__ + 0x04
#endif
#ifndef SYSJMBO0_L_
#define SYSJMBO0_L_ __MSP430_SYS_BASE__ + 0x0C
#endif
#ifndef SYSJMBO0_L
#define SYSJMBO0_L __MSP430_SYS_BASE__ + 0x0C
#endif
#ifndef WDTCTL_
#define WDTCTL_ __MSP430_WDT_A_BASE__ + 0x0C
#endif
#ifndef WDTCTL
#define WDTCTL __MSP430_WDT_A_BASE__ + 0x0C
#endif
#ifndef UCB0BR0_
#define UCB0BR0_ 0x05E6
#endif
#ifndef UCB0BR0
#define UCB0BR0 0x05E6
#endif
#ifndef TA0CCR1_H_
#define TA0CCR1_H_ 0x0355
#endif
#ifndef TA0CCR1_H
#define TA0CCR1_H 0x0355
#endif
#ifndef TA0CCTL0_
#define TA0CCTL0_ 0x0342
#endif
#ifndef TA0CCTL0
#define TA0CCTL0 0x0342
#endif
#ifndef MC_UPTO_CCR0
#define MC_UPTO_CCR0 MC_1
#endif
#ifndef MAC32H_
#define MAC32H_ __MSP430_MPY32_BASE__ + 0x1A
#endif
#ifndef MAC32H
#define MAC32H __MSP430_MPY32_BASE__ + 0x1A
#endif
#ifndef P10SEL_
#define P10SEL_ __MSP430_PORT10_BASE__ + 0x0B
#endif
#ifndef P10SEL
#define P10SEL __MSP430_PORT10_BASE__ + 0x0B
#endif
#ifndef TA0CCTL1_
#define TA0CCTL1_ 0x0344
#endif
#ifndef TA0CCTL1
#define TA0CCTL1 0x0344
#endif
#ifndef __IOMACROS_H_
#define __IOMACROS_H_ 
#endif
#ifndef __IOMACROS_H
#define __IOMACROS_H 
#endif
#ifndef UCSCTL2_L_
#define UCSCTL2_L_ 0x0164
#endif
#ifndef UCSCTL2_L
#define UCSCTL2_L 0x0164
#endif
#ifndef TA0CCTL2_
#define TA0CCTL2_ 0x0346
#endif
#ifndef TA0CCTL2
#define TA0CCTL2 0x0346
#endif
#ifndef __MSP430_HEADERS_WDT_A_H
#define __MSP430_HEADERS_WDT_A_H 
#endif
#ifndef TA0CCTL3_
#define TA0CCTL3_ 0x0348
#endif
#ifndef TA0CCTL3
#define TA0CCTL3 0x0348
#endif
#ifndef TA0CCR1_L_
#define TA0CCR1_L_ 0x0354
#endif
#ifndef TA0CCR1_L
#define TA0CCR1_L 0x0354
#endif
#ifndef P4IN_
#define P4IN_ __MSP430_PORT4_BASE__ + 0x01
#endif
#ifndef P4IN
#define P4IN __MSP430_PORT4_BASE__ + 0x01
#endif
#ifndef TA0CCTL4_
#define TA0CCTL4_ 0x034A
#endif
#ifndef TA0CCTL4
#define TA0CCTL4 0x034A
#endif
#ifndef P11IN_
#define P11IN_ __MSP430_PORT11_BASE__ + 0x00
#endif
#ifndef P11IN
#define P11IN __MSP430_PORT11_BASE__ + 0x00
#endif
#ifndef MAC32L_
#define MAC32L_ __MSP430_MPY32_BASE__ + 0x18
#endif
#ifndef MAC32L
#define MAC32L __MSP430_MPY32_BASE__ + 0x18
#endif
#ifndef USCIB2_RXTX_VECTOR
#define USCIB2_RXTX_VECTOR 0x66
#endif
#ifndef P5DS_
#define P5DS_ __MSP430_PORT5_BASE__ + 0x08
#endif
#ifndef P5DS
#define P5DS __MSP430_PORT5_BASE__ + 0x08
#endif
#ifndef TA0CCTL2_H_
#define TA0CCTL2_H_ 0x0347
#endif
#ifndef TA0CCTL2_H
#define TA0CCTL2_H 0x0347
#endif
#ifndef UCSCTL1_H_
#define UCSCTL1_H_ 0x0163
#endif
#ifndef UCSCTL1_H
#define UCSCTL1_H 0x0163
#endif
#ifndef UCSCTL6_H_
#define UCSCTL6_H_ 0x016D
#endif
#ifndef UCSCTL6_H
#define UCSCTL6_H 0x016D
#endif
#ifndef SUMEXT_
#define SUMEXT_ __MSP430_MPY32_BASE__ + 0x0E
#endif
#ifndef SUMEXT
#define SUMEXT __MSP430_MPY32_BASE__ + 0x0E
#endif
#ifndef P1OUT_
#define P1OUT_ __MSP430_PORT1_BASE__ + 0x02
#endif
#ifndef P1OUT
#define P1OUT __MSP430_PORT1_BASE__ + 0x02
#endif
#ifndef OP2_
#define OP2_ __MSP430_MPY32_BASE__ + 0x08
#endif
#ifndef OP2
#define OP2 __MSP430_MPY32_BASE__ + 0x08
#endif
#ifndef TA0CCTL2_L_
#define TA0CCTL2_L_ 0x0346
#endif
#ifndef TA0CCTL2_L
#define TA0CCTL2_L 0x0346
#endif
#ifndef __DEC64_EPSILON__
#define __DEC64_EPSILON__ 1E-15DD
#endif
#ifndef __DEC64_EPSILON_
#define __DEC64_EPSILON_ 1E-15DD
#endif
#ifndef UCSCTL1_L_
#define UCSCTL1_L_ 0x0162
#endif
#ifndef UCSCTL1_L
#define UCSCTL1_L 0x0162
#endif
#ifndef P1SEL_
#define P1SEL_ __MSP430_PORT1_BASE__ + 0x0A
#endif
#ifndef P1SEL
#define P1SEL __MSP430_PORT1_BASE__ + 0x0A
#endif
#ifndef OUT
#define OUT 0x0004
#endif
#ifndef CM_POS
#define CM_POS CM_1
#endif
#ifndef TA1CCTL0_H_
#define TA1CCTL0_H_ 0x0383
#endif
#ifndef TA1CCTL0_H
#define TA1CCTL0_H 0x0383
#endif
#ifndef NMIIE
#define NMIIE (1<<4)
#endif
#ifndef TASSEL_SMCLK
#define TASSEL_SMCLK TASSEL_2
#endif
#ifndef __SIZE_TYPE__
#define __SIZE_TYPE__ unsigned int
#endif
#ifndef __SIZE_TYPE_
#define __SIZE_TYPE_ unsigned int
#endif
#ifndef TA0CCR4_H_
#define TA0CCR4_H_ 0x035B
#endif
#ifndef TA0CCR4_H
#define TA0CCR4_H 0x035B
#endif
#ifndef TA1CCTL0_L_
#define TA1CCTL0_L_ 0x0382
#endif
#ifndef TA1CCTL0_L
#define TA1CCTL0_L 0x0382
#endif
#ifndef SCS
#define SCS 0x0800
#endif
#ifndef TA0CCR4_L_
#define TA0CCR4_L_ 0x035A
#endif
#ifndef TA0CCR4_L
#define TA0CCR4_L 0x035A
#endif
#ifndef UCB0RXBUF_
#define UCB0RXBUF_ 0x05EC
#endif
#ifndef UCB0RXBUF
#define UCB0RXBUF 0x05EC
#endif
#ifndef P7IN_
#define P7IN_ __MSP430_PORT7_BASE__ + 0x00
#endif
#ifndef P7IN
#define P7IN __MSP430_PORT7_BASE__ + 0x00
#endif
#ifndef __MSP430_HEADERS_MPY32_H
#define __MSP430_HEADERS_MPY32_H 
#endif
#ifndef __FLT_RADIX__
#define __FLT_RADIX__ 2
#endif
#ifndef __FLT_RADIX_
#define __FLT_RADIX_ 2
#endif
#ifndef __LDBL_EPSILON__
#define __LDBL_EPSILON__ 1.19209290e-7L
#endif
#ifndef __LDBL_EPSILON_
#define __LDBL_EPSILON_ 1.19209290e-7L
#endif
#ifndef OUTMOD_RESET
#define OUTMOD_RESET OUTMOD_5
#endif
#ifndef P8DS_
#define P8DS_ __MSP430_PORT8_BASE__ + 0x09
#endif
#ifndef P8DS
#define P8DS __MSP430_PORT8_BASE__ + 0x09
#endif
#ifndef SYSNMIIES
#define SYSNMIIES (1<<1)
#endif
#ifndef UCSCTL4_H_
#define UCSCTL4_H_ 0x0169
#endif
#ifndef UCSCTL4_H
#define UCSCTL4_H 0x0169
#endif
#ifndef TA0EX0_H_
#define TA0EX0_H_ 0x0361
#endif
#ifndef TA0EX0_H
#define TA0EX0_H 0x0361
#endif
#ifndef CM_NEG
#define CM_NEG CM_2
#endif
#ifndef __SIZEOF_PTRDIFF_T__
#define __SIZEOF_PTRDIFF_T__ 4
#endif
#ifndef __SIZEOF_PTRDIFF_T_
#define __SIZEOF_PTRDIFF_T_ 4
#endif
#ifndef SYSBERRIV_
#define SYSBERRIV_ __MSP430_SYS_BASE__ + 0x18
#endif
#ifndef SYSBERRIV
#define SYSBERRIV __MSP430_SYS_BASE__ + 0x18
#endif
#ifndef P9REN_
#define P9REN_ __MSP430_PORT9_BASE__ + 0x06
#endif
#ifndef P9REN
#define P9REN __MSP430_PORT9_BASE__ + 0x06
#endif
#ifndef CM_1
#define CM_1 (1<<14)
#endif
#ifndef CM_2
#define CM_2 (2<<14)
#endif
#ifndef CM_3
#define CM_3 (3<<14)
#endif
#ifndef TA0EX0_L_
#define TA0EX0_L_ 0x0360
#endif
#ifndef TA0EX0_L
#define TA0EX0_L 0x0360
#endif
#ifndef SFRRPCR_H_
#define SFRRPCR_H_ SFRRPCR_ + 0x01
#endif
#ifndef SFRRPCR_H
#define SFRRPCR_H SFRRPCR_ + 0x01
#endif
#ifndef __DEC32_SUBNORMAL_MIN__
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#endif
#ifndef __DEC32_SUBNORMAL_MIN_
#define __DEC32_SUBNORMAL_MIN_ 0.000001E-95DF
#endif
#ifndef NMI_VECTOR
#define NMI_VECTOR 0x7C
#endif
#ifndef SYSCTL_
#define SYSCTL_ __MSP430_SYS_BASE__ + 0x00
#endif
#ifndef SYSCTL
#define SYSCTL __MSP430_SYS_BASE__ + 0x00
#endif
#ifndef __MSP430F110__
#define __MSP430F110__ 1
#endif
#ifndef __MSP430F110_
#define __MSP430F110_ 1
#endif
#ifndef SFRRPCR_L_
#define SFRRPCR_L_ SFRRPCR_
#endif
#ifndef SFRRPCR_L
#define SFRRPCR_L SFRRPCR_
#endif
#ifndef TA1R_H_
#define TA1R_H_ 0x0391
#endif
#ifndef TA1R_H
#define TA1R_H 0x0391
#endif
#ifndef __FLT_HAS_QUIET_NAN__
#define __FLT_HAS_QUIET_NAN__ 1
#endif
#ifndef __FLT_HAS_QUIET_NAN_
#define __FLT_HAS_QUIET_NAN_ 1
#endif
#ifndef __FLT_MAX_10_EXP__
#define __FLT_MAX_10_EXP__ 38
#endif
#ifndef __FLT_MAX_10_EXP_
#define __FLT_MAX_10_EXP_ 38
#endif
#ifndef JMBIN1FG
#define JMBIN1FG (1<<1)
#endif
#ifndef __LONG_MAX__
#define __LONG_MAX__ 2147483647L
#endif
#ifndef __LONG_MAX_
#define __LONG_MAX_ 2147483647L
#endif
#ifndef __DEC128_SUBNORMAL_MIN__
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#endif
#ifndef __DEC128_SUBNORMAL_MIN_
#define __DEC128_SUBNORMAL_MIN_ 0.000000000000000000000000000000001E-6143DL
#endif
#ifndef __FLT_HAS_INFINITY__
#define __FLT_HAS_INFINITY__ 1
#endif
#ifndef __FLT_HAS_INFINITY_
#define __FLT_HAS_INFINITY_ 1
#endif
#ifndef TASSEL_INCLK
#define TASSEL_INCLK TASSEL_3
#endif
#ifndef __DEC64_MAX__
#define __DEC64_MAX__ 9.999999999999999E384DD
#endif
#ifndef __DEC64_MAX_
#define __DEC64_MAX_ 9.999999999999999E384DD
#endif
#ifndef TA1R_L_
#define TA1R_L_ 0x0390
#endif
#ifndef TA1R_L
#define TA1R_L 0x0390
#endif
#ifndef __MSP430_PORT5_BASE__
#define __MSP430_PORT5_BASE__ 0x240
#endif
#ifndef __MSP430_PORT5_BASE_
#define __MSP430_PORT5_BASE_ 0x240
#endif
#ifndef __MSP430_HEADERS_SYS_H
#define __MSP430_HEADERS_SYS_H 
#endif
#ifndef __CHAR16_TYPE__
#define __CHAR16_TYPE__ short unsigned int
#endif
#ifndef __CHAR16_TYPE_
#define __CHAR16_TYPE_ short unsigned int
#endif
#ifndef TA0CCR0_
#define TA0CCR0_ 0x0352
#endif
#ifndef TA0CCR0
#define TA0CCR0 0x0352
#endif
#ifndef __PRAGMA_REDEFINE_EXTNAME
#define __PRAGMA_REDEFINE_EXTNAME 1
#endif
#ifndef TA0CCR1_
#define TA0CCR1_ 0x0354
#endif
#ifndef TA0CCR1
#define TA0CCR1 0x0354
#endif
#ifndef TA0IV_H_
#define TA0IV_H_ 0x036F
#endif
#ifndef TA0IV_H
#define TA0IV_H 0x036F
#endif
#ifndef OUTMOD_OUT
#define OUTMOD_OUT OUTMOD_0
#endif
#ifndef __DEC64_MANT_DIG__
#define __DEC64_MANT_DIG__ 16
#endif
#ifndef __DEC64_MANT_DIG_
#define __DEC64_MANT_DIG_ 16
#endif
#ifndef TA0CCR2_
#define TA0CCR2_ 0x0356
#endif
#ifndef TA0CCR2
#define TA0CCR2 0x0356
#endif
#ifndef TA0CCR3_
#define TA0CCR3_ 0x0358
#endif
#ifndef TA0CCR3
#define TA0CCR3 0x0358
#endif
#ifndef WDT_VECTOR
#define WDT_VECTOR 0x74
#endif
#ifndef TA0CCR4_
#define TA0CCR4_ 0x035A
#endif
#ifndef TA0CCR4
#define TA0CCR4 0x035A
#endif
#ifndef SYSBSLIND
#define SYSBSLIND (1<<4)
#endif
#ifndef __DEC32_MAX_EXP__
#define __DEC32_MAX_EXP__ 97
#endif
#ifndef __DEC32_MAX_EXP_
#define __DEC32_MAX_EXP_ 97
#endif
#ifndef TA0IV_L_
#define TA0IV_L_ 0x036E
#endif
#ifndef TA0IV_L
#define TA0IV_L 0x036E
#endif
#ifndef TA1CCR2_L_
#define TA1CCR2_L_ 0x0396
#endif
#ifndef TA1CCR2_L
#define TA1CCR2_L 0x0396
#endif
#ifndef UCSCTL7_L_
#define UCSCTL7_L_ 0x016E
#endif
#ifndef UCSCTL7_L
#define UCSCTL7_L 0x016E
#endif
#ifndef P8REN_
#define P8REN_ __MSP430_PORT8_BASE__ + 0x07
#endif
#ifndef P8REN
#define P8REN __MSP430_PORT8_BASE__ + 0x07
#endif
#ifndef OUTMOD_SET
#define OUTMOD_SET OUTMOD_1
#endif
#ifndef TA0CTL_H_
#define TA0CTL_H_ 0x0341
#endif
#ifndef TA0CTL_H
#define TA0CTL_H 0x0341
#endif
#ifndef __MSP430_HAS_USCI2_5__
#define __MSP430_HAS_USCI2_5__ 
#endif
#ifndef __MSP430_HAS_USCI2_5_
#define __MSP430_HAS_USCI2_5_ 
#endif
#ifndef WDTIE
#define WDTIE (1<<0)
#endif
#ifndef MPYS32H_
#define MPYS32H_ __MSP430_MPY32_BASE__ + 0x16
#endif
#ifndef MPYS32H
#define MPYS32H __MSP430_MPY32_BASE__ + 0x16
#endif
#ifndef __LDBL_MANT_DIG__
#define __LDBL_MANT_DIG__ 24
#endif
#ifndef __LDBL_MANT_DIG_
#define __LDBL_MANT_DIG_ 24
#endif
#ifndef SYSCTL_H_
#define SYSCTL_H_ __MSP430_SYS_BASE__ + 0x01
#endif
#ifndef SYSCTL_H
#define SYSCTL_H __MSP430_SYS_BASE__ + 0x01
#endif
#ifndef __MSP430_WDT_A_BASE__
#define __MSP430_WDT_A_BASE__ 0x150
#endif
#ifndef __MSP430_WDT_A_BASE_
#define __MSP430_WDT_A_BASE_ 0x150
#endif
#ifndef PJOUT_
#define PJOUT_ __MSP430_PORTJ_BASE__ + 0x02
#endif
#ifndef PJOUT
#define PJOUT __MSP430_PORTJ_BASE__ + 0x02
#endif
#ifndef ACCVIE
#define ACCVIE (1<<5)
#endif
#ifndef __DBL_HAS_QUIET_NAN__
#define __DBL_HAS_QUIET_NAN__ 1
#endif
#ifndef __DBL_HAS_QUIET_NAN_
#define __DBL_HAS_QUIET_NAN_ 1
#endif
#ifndef TA0CTL_L_
#define TA0CTL_L_ 0x0340
#endif
#ifndef TA0CTL_L
#define TA0CTL_L 0x0340
#endif
#ifndef TA0R_H_
#define TA0R_H_ 0x0351
#endif
#ifndef TA0R_H
#define TA0R_H 0x0351
#endif
#ifndef MPYPO1_32
#define MPYPO1_32 (1<<6)
#endif
#ifndef MPYS32L_
#define MPYS32L_ __MSP430_MPY32_BASE__ + 0x14
#endif
#ifndef MPYS32L
#define MPYS32L __MSP430_MPY32_BASE__ + 0x14
#endif
#ifndef SYSCTL_L_
#define SYSCTL_L_ __MSP430_SYS_BASE__ + 0x00
#endif
#ifndef SYSCTL_L
#define SYSCTL_L __MSP430_SYS_BASE__ + 0x00
#endif
#ifndef __WCHAR_TYPE__
#define __WCHAR_TYPE__ int
#endif
#ifndef __WCHAR_TYPE_
#define __WCHAR_TYPE_ int
#endif
#ifndef VMAIFG
#define VMAIFG (1<<3)
#endif
#ifndef __SIZEOF_FLOAT__
#define __SIZEOF_FLOAT__ 4
#endif
#ifndef __SIZEOF_FLOAT_
#define __SIZEOF_FLOAT_ 4
#endif
#ifndef P9DIR_
#define P9DIR_ __MSP430_PORT9_BASE__ + 0x04
#endif
#ifndef P9DIR
#define P9DIR __MSP430_PORT9_BASE__ + 0x04
#endif
#ifndef SFRIE1_H_
#define SFRIE1_H_ SFRIE1_ + 0x01
#endif
#ifndef SFRIE1_H
#define SFRIE1_H SFRIE1_ + 0x01
#endif
#ifndef TA0R_L_
#define TA0R_L_ 0x0350
#endif
#ifndef TA0R_L
#define TA0R_L 0x0350
#endif
#ifndef WDTPW
#define WDTPW (0x5A<<8)
#endif
#ifndef UCBRF_10
#define UCBRF_10 (0xA<<4)
#endif
#ifndef UCBRF_11
#define UCBRF_11 (0xB<<4)
#endif
#ifndef UCBRF_12
#define UCBRF_12 (0xC<<4)
#endif
#ifndef UCBRF_13
#define UCBRF_13 (0xD<<4)
#endif
#ifndef UCBRF_14
#define UCBRF_14 (0xE<<4)
#endif
#ifndef UCBRF_15
#define UCBRF_15 (0xF<<4)
#endif
#ifndef __FLT_DIG__
#define __FLT_DIG__ 6
#endif
#ifndef __FLT_DIG_
#define __FLT_DIG_ 6
#endif
#ifndef SYSRSTUP
#define SYSRSTUP (1<<2)
#endif
#ifndef SYSJMBC_
#define SYSJMBC_ __MSP430_SYS_BASE__ + 0x06
#endif
#ifndef SYSJMBC
#define SYSJMBC __MSP430_SYS_BASE__ + 0x06
#endif
#ifndef __MSPGCC__
#define __MSPGCC__ 20110706
#endif
#ifndef __MSPGCC_
#define __MSPGCC_ 20110706
#endif
#ifndef SFRIE1_L_
#define SFRIE1_L_ SFRIE1_
#endif
#ifndef SFRIE1_L
#define SFRIE1_L SFRIE1_
#endif
#ifndef __INT_MAX__
#define __INT_MAX__ 32767
#endif
#ifndef __INT_MAX_
#define __INT_MAX_ 32767
#endif
#ifndef MACS_
#define MACS_ __MSP430_MPY32_BASE__ + 0x06
#endif
#ifndef MACS
#define MACS __MSP430_MPY32_BASE__ + 0x06
#endif
#ifndef WDTTMSEL
#define WDTTMSEL (1<<4)
#endif
#ifndef TA1CCR0_
#define TA1CCR0_ 0x0392
#endif
#ifndef TA1CCR0
#define TA1CCR0 0x0392
#endif
#ifndef P2IE_
#define P2IE_ __MSP430_PORT2_BASE__ + 0x1B
#endif
#ifndef P2IE
#define P2IE __MSP430_PORT2_BASE__ + 0x1B
#endif
#ifndef TA1IV_
#define TA1IV_ 0x03AE
#endif
#ifndef TA1IV
#define TA1IV 0x03AE
#endif
#ifndef TA1CCR1_
#define TA1CCR1_ 0x0394
#endif
#ifndef TA1CCR1
#define TA1CCR1 0x0394
#endif
#ifndef P7REN_
#define P7REN_ __MSP430_PORT7_BASE__ + 0x06
#endif
#ifndef P7REN
#define P7REN __MSP430_PORT7_BASE__ + 0x06
#endif
#ifndef __FLT_MAX_EXP__
#define __FLT_MAX_EXP__ 128
#endif
#ifndef __FLT_MAX_EXP_
#define __FLT_MAX_EXP_ 128
#endif
#ifndef UCA0RXBUF_
#define UCA0RXBUF_ 0x05CC
#endif
#ifndef UCA0RXBUF
#define UCA0RXBUF 0x05CC
#endif
#ifndef OUTMOD_0
#define OUTMOD_0 (0<<5)
#endif
#ifndef OUTMOD_1
#define OUTMOD_1 (1<<5)
#endif
#ifndef TA1CCR2_
#define TA1CCR2_ 0x0396
#endif
#ifndef TA1CCR2
#define TA1CCR2 0x0396
#endif
#ifndef OUTMOD_3
#define OUTMOD_3 (3<<5)
#endif
#ifndef OUTMOD_4
#define OUTMOD_4 (4<<5)
#endif
#ifndef OUTMOD_5
#define OUTMOD_5 (5<<5)
#endif
#ifndef OUTMOD_6
#define OUTMOD_6 (6<<5)
#endif
#ifndef OUTMOD_7
#define OUTMOD_7 (7<<5)
#endif
#ifndef USCIA1_RXTX_VECTOR
#define USCIA1_RXTX_VECTOR 0x5C
#endif
#ifndef __DBL_MANT_DIG__
#define __DBL_MANT_DIG__ 24
#endif
#ifndef __DBL_MANT_DIG_
#define __DBL_MANT_DIG_ 24
#endif
#ifndef __DEC64_MIN__
#define __DEC64_MIN__ 1E-383DD
#endif
#ifndef __DEC64_MIN_
#define __DEC64_MIN_ 1E-383DD
#endif
#ifndef __WINT_TYPE__
#define __WINT_TYPE__ unsigned int
#endif
#ifndef __WINT_TYPE_
#define __WINT_TYPE_ unsigned int
#endif
#ifndef __SIZEOF_SHORT__
#define __SIZEOF_SHORT__ 2
#endif
#ifndef __SIZEOF_SHORT_
#define __SIZEOF_SHORT_ 2
#endif
#ifndef UCB0TXBUF_
#define UCB0TXBUF_ 0x05EE
#endif
#ifndef UCB0TXBUF
#define UCB0TXBUF 0x05EE
#endif
#ifndef __MSP430_HAS_USCI1_5__
#define __MSP430_HAS_USCI1_5__ 
#endif
#ifndef __MSP430_HAS_USCI1_5_
#define __MSP430_HAS_USCI1_5_ 
#endif
#ifndef CCIFG
#define CCIFG 0x0001
#endif
#ifndef VMAIE
#define VMAIE (1<<3)
#endif
#ifndef CCIE
#define CCIE 0x0010
#endif
#ifndef MAC_
#define MAC_ __MSP430_MPY32_BASE__ + 0x04
#endif
#ifndef MAC
#define MAC __MSP430_MPY32_BASE__ + 0x04
#endif
#ifndef TASSEL_0
#define TASSEL_0 (0<<8)
#endif
#ifndef SFRIE1_
#define SFRIE1_ 0x0100
#endif
#ifndef SFRIE1
#define SFRIE1 0x0100
#endif
#ifndef JMBINIE
#define JMBINIE (1<<6)
#endif
#ifndef __LDBL_MAX_10_EXP__
#define __LDBL_MAX_10_EXP__ 38
#endif
#ifndef __LDBL_MAX_10_EXP_
#define __LDBL_MAX_10_EXP_ 38
#endif
#ifndef P2IN_
#define P2IN_ __MSP430_PORT2_BASE__ + 0x01
#endif
#ifndef P2IN
#define P2IN __MSP430_PORT2_BASE__ + 0x01
#endif
#ifndef P8DIR_
#define P8DIR_ __MSP430_PORT8_BASE__ + 0x05
#endif
#ifndef P8DIR
#define P8DIR __MSP430_PORT8_BASE__ + 0x05
#endif
#ifndef P3DS_
#define P3DS_ __MSP430_PORT3_BASE__ + 0x08
#endif
#ifndef P3DS
#define P3DS __MSP430_PORT3_BASE__ + 0x08
#endif
#ifndef P10DS_
#define P10DS_ __MSP430_PORT10_BASE__ + 0x09
#endif
#ifndef P10DS
#define P10DS __MSP430_PORT10_BASE__ + 0x09
#endif
#ifndef NMIIFG
#define NMIIFG (1<<4)
#endif
#ifndef __SIZEOF_WCHAR_T__
#define __SIZEOF_WCHAR_T__ 2
#endif
#ifndef __SIZEOF_WCHAR_T_
#define __SIZEOF_WCHAR_T_ 2
#endif
#ifndef TA0CCTL0_H_
#define TA0CCTL0_H_ 0x0343
#endif
#ifndef TA0CCTL0_H
#define TA0CCTL0_H 0x0343
#endif
#ifndef OUTMOD_SET_RESET
#define OUTMOD_SET_RESET OUTMOD_3
#endif
#ifndef USCIB1_RXTX_VECTOR
#define USCIB1_RXTX_VECTOR 0x5A
#endif
#ifndef __MSP430_PORTJ_BASE__
#define __MSP430_PORTJ_BASE__ 0x320
#endif
#ifndef __MSP430_PORTJ_BASE_
#define __MSP430_PORTJ_BASE_ 0x320
#endif
#ifndef OUTMOD_TOGGLE_SET
#define OUTMOD_TOGGLE_SET OUTMOD_6
#endif
#ifndef SYSJMBO1_H_
#define SYSJMBO1_H_ __MSP430_SYS_BASE__ + 0x0F
#endif
#ifndef SYSJMBO1_H
#define SYSJMBO1_H __MSP430_SYS_BASE__ + 0x0F
#endif
#ifndef TA0CCTL0_L_
#define TA0CCTL0_L_ 0x0342
#endif
#ifndef TA0CCTL0_L
#define TA0CCTL0_L 0x0342
#endif
#ifndef P2IV_
#define P2IV_ __MSP430_PORT2_BASE__ + 0x1E
#endif
#ifndef P2IV
#define P2IV __MSP430_PORT2_BASE__ + 0x1E
#endif
#ifndef P6REN_
#define P6REN_ __MSP430_PORT6_BASE__ + 0x07
#endif
#ifndef P6REN
#define P6REN __MSP430_PORT6_BASE__ + 0x07
#endif
#ifndef UCA0ABCTL_
#define UCA0ABCTL_ 0x05D0
#endif
#ifndef UCA0ABCTL
#define UCA0ABCTL 0x05D0
#endif
#ifndef ID0
#define ID0 0x0040
#endif
#ifndef ID1
#define ID1 0x0080
#endif
#ifndef CCIS0
#define CCIS0 0x1000
#endif
#ifndef CCIS1
#define CCIS1 0x2000
#endif
#ifndef SYSJMBO1_L_
#define SYSJMBO1_L_ __MSP430_SYS_BASE__ + 0x0E
#endif
#ifndef SYSJMBO1_L
#define SYSJMBO1_L __MSP430_SYS_BASE__ + 0x0E
#endif
#ifndef __MSP430_PORT4_BASE__
#define __MSP430_PORT4_BASE__ 0x220
#endif
#ifndef __MSP430_PORT4_BASE_
#define __MSP430_PORT4_BASE_ 0x220
#endif
#ifndef SYSJMBO0_
#define SYSJMBO0_ __MSP430_SYS_BASE__ + 0x0C
#endif
#ifndef SYSJMBO0
#define SYSJMBO0 __MSP430_SYS_BASE__ + 0x0C
#endif
#ifndef __DEC_EVAL_METHOD__
#define __DEC_EVAL_METHOD__ 2
#endif
#ifndef __DEC_EVAL_METHOD_
#define __DEC_EVAL_METHOD_ 2
#endif
#ifndef SYSJMBO1_
#define SYSJMBO1_ __MSP430_SYS_BASE__ + 0x0E
#endif
#ifndef SYSJMBO1
#define SYSJMBO1 __MSP430_SYS_BASE__ + 0x0E
#endif
#ifndef UCB0CTL0_
#define UCB0CTL0_ 0x05E1
#endif
#ifndef UCB0CTL0
#define UCB0CTL0 0x05E1
#endif
#ifndef __MSP430_HAS_USCI0_5__
#define __MSP430_HAS_USCI0_5__ 
#endif
#ifndef __MSP430_HAS_USCI0_5_
#define __MSP430_HAS_USCI0_5_ 
#endif
#ifndef TA0CCR2_H_
#define TA0CCR2_H_ 0x0357
#endif
#ifndef TA0CCR2_H
#define TA0CCR2_H 0x0357
#endif
#ifndef UCB0CTL1_
#define UCB0CTL1_ 0x05E0
#endif
#ifndef UCB0CTL1
#define UCB0CTL1 0x05E0
#endif
#ifndef MPYFRAC
#define MPYFRAC (1<<2)
#endif
#ifndef UCA0MCTL_
#define UCA0MCTL_ 0x05C8
#endif
#ifndef UCA0MCTL
#define UCA0MCTL 0x05C8
#endif
#ifndef __INTMAX_MAX__
#define __INTMAX_MAX__ 9223372036854775807LL
#endif
#ifndef __INTMAX_MAX_
#define __INTMAX_MAX_ 9223372036854775807LL
#endif
#ifndef __FLT_DENORM_MIN__
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#endif
#ifndef __FLT_DENORM_MIN_
#define __FLT_DENORM_MIN_ 1.40129846e-45F
#endif
#ifndef TA0CCR2_L_
#define TA0CCR2_L_ 0x0356
#endif
#ifndef TA0CCR2_L
#define TA0CCR2_L 0x0356
#endif
#ifndef P5IN_
#define P5IN_ __MSP430_PORT5_BASE__ + 0x00
#endif
#ifndef P5IN
#define P5IN __MSP430_PORT5_BASE__ + 0x00
#endif
#ifndef P7DIR_
#define P7DIR_ __MSP430_PORT7_BASE__ + 0x04
#endif
#ifndef P7DIR
#define P7DIR __MSP430_PORT7_BASE__ + 0x04
#endif
#ifndef P6DS_
#define P6DS_ __MSP430_PORT6_BASE__ + 0x09
#endif
#ifndef P6DS
#define P6DS __MSP430_PORT6_BASE__ + 0x09
#endif
#ifndef __MSP430_HAS_UCS__
#define __MSP430_HAS_UCS__ 
#endif
#ifndef __MSP430_HAS_UCS_
#define __MSP430_HAS_UCS_ 
#endif
#ifndef __CHAR32_TYPE__
#define __CHAR32_TYPE__ unsigned int
#endif
#ifndef __CHAR32_TYPE_
#define __CHAR32_TYPE_ unsigned int
#endif
#ifndef TA0CCTL3_H_
#define TA0CCTL3_H_ 0x0349
#endif
#ifndef TA0CCTL3_H
#define TA0CCTL3_H 0x0349
#endif
#ifndef __FLT_MAX__
#define __FLT_MAX__ 3.40282347e+38F
#endif
#ifndef __FLT_MAX_
#define __FLT_MAX_ 3.40282347e+38F
#endif
#ifndef UCSCTL2_H_
#define UCSCTL2_H_ 0x0165
#endif
#ifndef UCSCTL2_H
#define UCSCTL2_H 0x0165
#endif
#ifndef UCBRS_0
#define UCBRS_0 (0<<1)
#endif
#ifndef UCBRS_1
#define UCBRS_1 (1<<1)
#endif
#ifndef UCBRS_2
#define UCBRS_2 (2<<1)
#endif
#ifndef UCBRS_3
#define UCBRS_3 (3<<1)
#endif
#ifndef UCBRS_4
#define UCBRS_4 (4<<1)
#endif
#ifndef UCBRS_5
#define UCBRS_5 (5<<1)
#endif
#ifndef UCBRS_6
#define UCBRS_6 (6<<1)
#endif
#ifndef UCBRS_7
#define UCBRS_7 (7<<1)
#endif
#ifndef UCB0STAT_
#define UCB0STAT_ 0x05EA
#endif
#ifndef UCB0STAT
#define UCB0STAT 0x05EA
#endif
#ifndef OFIE
#define OFIE (1<<1)
#endif
#ifndef __SIZEOF_DOUBLE__
#define __SIZEOF_DOUBLE__ 4
#endif
#ifndef __SIZEOF_DOUBLE_
#define __SIZEOF_DOUBLE_ 4
#endif
#ifndef TA0CCTL3_L_
#define TA0CCTL3_L_ 0x0348
#endif
#ifndef TA0CCTL3_L
#define TA0CCTL3_L 0x0348
#endif
#ifndef UCB0IE_
#define UCB0IE_ 0x05FC
#endif
#ifndef UCB0IE
#define UCB0IE 0x05FC
#endif
#ifndef WDTHOLD
#define WDTHOLD (1<<7)
#endif
#ifndef __INTMAX_TYPE__
#define __INTMAX_TYPE__ long long int
#endif
#ifndef __INTMAX_TYPE_
#define __INTMAX_TYPE_ long long int
#endif
#ifndef __DEC128_MAX_EXP__
#define __DEC128_MAX_EXP__ 6145
#endif
#ifndef __DEC128_MAX_EXP_
#define __DEC128_MAX_EXP_ 6145
#endif
#ifndef SYSJMBI0_H_
#define SYSJMBI0_H_ __MSP430_SYS_BASE__ + 0x09
#endif
#ifndef SYSJMBI0_H
#define SYSJMBI0_H __MSP430_SYS_BASE__ + 0x09
#endif
#ifndef P5REN_
#define P5REN_ __MSP430_PORT5_BASE__ + 0x06
#endif
#ifndef P5REN
#define P5REN __MSP430_PORT5_BASE__ + 0x06
#endif
#ifndef CCIS_0
#define CCIS_0 (0<<12)
#endif
#ifndef __GNUC_MINOR__
#define __GNUC_MINOR__ 5
#endif
#ifndef __GNUC_MINOR_
#define __GNUC_MINOR_ 5
#endif
#ifndef TA1CCTL1_H_
#define TA1CCTL1_H_ 0x0385
#endif
#ifndef TA1CCTL1_H
#define TA1CCTL1_H 0x0385
#endif
#ifndef __UINTMAX_MAX__
#define __UINTMAX_MAX__ 18446744073709551615ULL
#endif
#ifndef __UINTMAX_MAX_
#define __UINTMAX_MAX_ 18446744073709551615ULL
#endif
#ifndef __DEC32_MANT_DIG__
#define __DEC32_MANT_DIG__ 7
#endif
#ifndef __DEC32_MANT_DIG_
#define __DEC32_MANT_DIG_ 7
#endif
#ifndef __DBL_MAX_10_EXP__
#define __DBL_MAX_10_EXP__ 38
#endif
#ifndef __DBL_MAX_10_EXP_
#define __DBL_MAX_10_EXP_ 38
#endif
#ifndef __LDBL_DENORM_MIN__
#define __LDBL_DENORM_MIN__ 1.40129846e-45L
#endif
#ifndef __LDBL_DENORM_MIN_
#define __LDBL_DENORM_MIN_ 1.40129846e-45L
#endif
#ifndef SYSJMBI0_L_
#define SYSJMBI0_L_ __MSP430_SYS_BASE__ + 0x08
#endif
#ifndef SYSJMBI0_L
#define SYSJMBI0_L __MSP430_SYS_BASE__ + 0x08
#endif
#ifndef MPYSAT
#define MPYSAT (1<<3)
#endif
#ifndef AD12_A_VECTOR
#define AD12_A_VECTOR 0x6E
#endif
#ifndef __MSP430_PORT9_BASE__
#define __MSP430_PORT9_BASE__ 0x280
#endif
#ifndef __MSP430_PORT9_BASE_
#define __MSP430_PORT9_BASE_ 0x280
#endif
#ifndef __STDC__
#define __STDC__ 1
#endif
#ifndef __STDC_
#define __STDC_ 1
#endif
#ifndef MC1
#define MC1 0x0020
#endif
#ifndef TA1CCTL1_L_
#define TA1CCTL1_L_ 0x0384
#endif
#ifndef TA1CCTL1_L
#define TA1CCTL1_L 0x0384
#endif
#ifndef __PTRDIFF_TYPE__
#define __PTRDIFF_TYPE__ long int
#endif
#ifndef __PTRDIFF_TYPE_
#define __PTRDIFF_TYPE_ long int
#endif
#ifndef P2IES_
#define P2IES_ __MSP430_PORT2_BASE__ + 0x19
#endif
#ifndef P2IES
#define P2IES __MSP430_PORT2_BASE__ + 0x19
#endif
#ifndef UCSSEL_1
#define UCSSEL_1 (1<<6)
#endif
#ifndef UCSSEL_2
#define UCSSEL_2 (2<<6)
#endif
#ifndef UCSSEL_3
#define UCSSEL_3 (3<<6)
#endif
#ifndef JMBOUT0FG
#define JMBOUT0FG (1<<2)
#endif
#ifndef MPY32CTL0_
#define MPY32CTL0_ __MSP430_MPY32_BASE__ + 0x2C
#endif
#ifndef MPY32CTL0
#define MPY32CTL0 __MSP430_MPY32_BASE__ + 0x2C
#endif
#ifndef MSP430
#define MSP430 1
#endif
#ifndef UCA0IV_H_
#define UCA0IV_H_ 0x05DF
#endif
#ifndef UCA0IV_H
#define UCA0IV_H 0x05DF
#endif
#ifndef P8IN_
#define P8IN_ __MSP430_PORT8_BASE__ + 0x01
#endif
#ifndef P8IN
#define P8IN __MSP430_PORT8_BASE__ + 0x01
#endif
#ifndef P9DS_
#define P9DS_ __MSP430_PORT9_BASE__ + 0x08
#endif
#ifndef P9DS
#define P9DS __MSP430_PORT9_BASE__ + 0x08
#endif
#ifndef P6DIR_
#define P6DIR_ __MSP430_PORT6_BASE__ + 0x05
#endif
#ifndef P6DIR
#define P6DIR __MSP430_PORT6_BASE__ + 0x05
#endif
#ifndef __DEC64_SUBNORMAL_MIN__
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#endif
#ifndef __DEC64_SUBNORMAL_MIN_
#define __DEC64_SUBNORMAL_MIN_ 0.000000000000001E-383DD
#endif
#ifndef __DEC128_MANT_DIG__
#define __DEC128_MANT_DIG__ 34
#endif
#ifndef __DEC128_MANT_DIG_
#define __DEC128_MANT_DIG_ 34
#endif
#ifndef __MSP430_CPU__
#define __MSP430_CPU__ 0
#endif
#ifndef __MSP430_CPU_
#define __MSP430_CPU_ 0
#endif
#ifndef P9OUT_
#define P9OUT_ __MSP430_PORT9_BASE__ + 0x02
#endif
#ifndef P9OUT
#define P9OUT __MSP430_PORT9_BASE__ + 0x02
#endif
#ifndef TA1CCR0_H_
#define TA1CCR0_H_ 0x0393
#endif
#ifndef TA1CCR0_H
#define TA1CCR0_H 0x0393
#endif
#ifndef UCA0IV_L_
#define UCA0IV_L_ 0x05DE
#endif
#ifndef UCA0IV_L
#define UCA0IV_L 0x05DE
#endif
#ifndef __SIZEOF_LONG_LONG__
#define __SIZEOF_LONG_LONG__ 8
#endif
#ifndef __SIZEOF_LONG_LONG_
#define __SIZEOF_LONG_LONG_ 8
#endif
#ifndef UCSCTL5_H_
#define UCSCTL5_H_ 0x016B
#endif
#ifndef UCSCTL5_H
#define UCSCTL5_H 0x016B
#endif
#ifndef UCA0TXBUF_
#define UCA0TXBUF_ 0x05CE
#endif
#ifndef UCA0TXBUF
#define UCA0TXBUF 0x05CE
#endif
#ifndef CM_DISABLE
#define CM_DISABLE CM_0
#endif
#ifndef __LDBL_DIG__
#define __LDBL_DIG__ 6
#endif
#ifndef __LDBL_DIG_
#define __LDBL_DIG_ 6
#endif
#ifndef P9SEL_
#define P9SEL_ __MSP430_PORT9_BASE__ + 0x0A
#endif
#ifndef P9SEL
#define P9SEL __MSP430_PORT9_BASE__ + 0x0A
#endif
#ifndef __GNUC_GNU_INLINE__
#define __GNUC_GNU_INLINE__ 1
#endif
#ifndef __GNUC_GNU_INLINE_
#define __GNUC_GNU_INLINE_ 1
#endif
#ifndef UCB0IV_
#define UCB0IV_ 0x05FE
#endif
#ifndef UCB0IV
#define UCB0IV 0x05FE
#endif
#ifndef TA1CCR0_L_
#define TA1CCR0_L_ 0x0392
#endif
#ifndef TA1CCR0_L
#define TA1CCR0_L 0x0392
#endif
#ifndef UCSCTL5_L_
#define UCSCTL5_L_ 0x016A
#endif
#ifndef UCSCTL5_L
#define UCSCTL5_L 0x016A
#endif
#ifndef UCA0IE_
#define UCA0IE_ 0x05DC
#endif
#ifndef UCA0IE
#define UCA0IE 0x05DC
#endif
#ifndef TIMER1_A1_VECTOR
#define TIMER1_A1_VECTOR 0x60
#endif
#ifndef OFIFG
#define OFIFG (1<<1)
#endif
#ifndef P4REN_
#define P4REN_ __MSP430_PORT4_BASE__ + 0x07
#endif
#ifndef P4REN
#define P4REN __MSP430_PORT4_BASE__ + 0x07
#endif
#include "CPU/Variants/Variant.h"
#include "CPU/Variants/VariantManager.h"

class Variant_msp430x54xx : public Variant {
	public:
		Variant_msp430x54xx() {}
		virtual ~Variant_msp430x54xx() {}
		const char *getName() { return "msp430x54xx"; }

		unsigned int getP1DIR() {
#ifdef P1DIR_
			return P1DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP1IE() {
#ifdef P1IE_
			return P1IE_;
#else
			return 0;
#endif
		}


		unsigned int getP1IES() {
#ifdef P1IES_
			return P1IES_;
#else
			return 0;
#endif
		}


		unsigned int getP1IFG() {
#ifdef P1IFG_
			return P1IFG_;
#else
			return 0;
#endif
		}


		unsigned int getP1IN() {
#ifdef P1IN_
			return P1IN_;
#else
			return 0;
#endif
		}


		unsigned int getP1OUT() {
#ifdef P1OUT_
			return P1OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP1REN() {
#ifdef P1REN_
			return P1REN_;
#else
			return 0;
#endif
		}


		unsigned int getP1SEL() {
#ifdef P1SEL_
			return P1SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP2DIR() {
#ifdef P2DIR_
			return P2DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP2IE() {
#ifdef P2IE_
			return P2IE_;
#else
			return 0;
#endif
		}


		unsigned int getP2IES() {
#ifdef P2IES_
			return P2IES_;
#else
			return 0;
#endif
		}


		unsigned int getP2IFG() {
#ifdef P2IFG_
			return P2IFG_;
#else
			return 0;
#endif
		}


		unsigned int getP2IN() {
#ifdef P2IN_
			return P2IN_;
#else
			return 0;
#endif
		}


		unsigned int getP2OUT() {
#ifdef P2OUT_
			return P2OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP2REN() {
#ifdef P2REN_
			return P2REN_;
#else
			return 0;
#endif
		}


		unsigned int getP2SEL() {
#ifdef P2SEL_
			return P2SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP3DIR() {
#ifdef P3DIR_
			return P3DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP3IN() {
#ifdef P3IN_
			return P3IN_;
#else
			return 0;
#endif
		}


		unsigned int getP3OUT() {
#ifdef P3OUT_
			return P3OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP3REN() {
#ifdef P3REN_
			return P3REN_;
#else
			return 0;
#endif
		}


		unsigned int getP3SEL() {
#ifdef P3SEL_
			return P3SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP4DIR() {
#ifdef P4DIR_
			return P4DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP4IN() {
#ifdef P4IN_
			return P4IN_;
#else
			return 0;
#endif
		}


		unsigned int getP4OUT() {
#ifdef P4OUT_
			return P4OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP4REN() {
#ifdef P4REN_
			return P4REN_;
#else
			return 0;
#endif
		}


		unsigned int getP4SEL() {
#ifdef P4SEL_
			return P4SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP5DIR() {
#ifdef P5DIR_
			return P5DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP5IN() {
#ifdef P5IN_
			return P5IN_;
#else
			return 0;
#endif
		}


		unsigned int getP5OUT() {
#ifdef P5OUT_
			return P5OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP5REN() {
#ifdef P5REN_
			return P5REN_;
#else
			return 0;
#endif
		}


		unsigned int getP5SEL() {
#ifdef P5SEL_
			return P5SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP6DIR() {
#ifdef P6DIR_
			return P6DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP6IN() {
#ifdef P6IN_
			return P6IN_;
#else
			return 0;
#endif
		}


		unsigned int getP6OUT() {
#ifdef P6OUT_
			return P6OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP6REN() {
#ifdef P6REN_
			return P6REN_;
#else
			return 0;
#endif
		}


		unsigned int getP6SEL() {
#ifdef P6SEL_
			return P6SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP7DIR() {
#ifdef P7DIR_
			return P7DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP7IN() {
#ifdef P7IN_
			return P7IN_;
#else
			return 0;
#endif
		}


		unsigned int getP7OUT() {
#ifdef P7OUT_
			return P7OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP7REN() {
#ifdef P7REN_
			return P7REN_;
#else
			return 0;
#endif
		}


		unsigned int getP7SEL() {
#ifdef P7SEL_
			return P7SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP8DIR() {
#ifdef P8DIR_
			return P8DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP8IN() {
#ifdef P8IN_
			return P8IN_;
#else
			return 0;
#endif
		}


		unsigned int getP8OUT() {
#ifdef P8OUT_
			return P8OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP8REN() {
#ifdef P8REN_
			return P8REN_;
#else
			return 0;
#endif
		}


		unsigned int getP8SEL() {
#ifdef P8SEL_
			return P8SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP9DIR() {
#ifdef P9DIR_
			return P9DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP9IN() {
#ifdef P9IN_
			return P9IN_;
#else
			return 0;
#endif
		}


		unsigned int getP9OUT() {
#ifdef P9OUT_
			return P9OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP9REN() {
#ifdef P9REN_
			return P9REN_;
#else
			return 0;
#endif
		}


		unsigned int getP9SEL() {
#ifdef P9SEL_
			return P9SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP10DIR() {
#ifdef P10DIR_
			return P10DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP10IN() {
#ifdef P10IN_
			return P10IN_;
#else
			return 0;
#endif
		}


		unsigned int getP10OUT() {
#ifdef P10OUT_
			return P10OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP10REN() {
#ifdef P10REN_
			return P10REN_;
#else
			return 0;
#endif
		}


		unsigned int getP10SEL() {
#ifdef P10SEL_
			return P10SEL_;
#else
			return 0;
#endif
		}


		unsigned int getPORT1_VECTOR() {
#ifdef PORT1_VECTOR
			return PORT1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getPORT2_VECTOR() {
#ifdef PORT2_VECTOR
			return PORT2_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getDCOCTL() {
#ifdef DCOCTL_
			return DCOCTL_;
#else
			return 0;
#endif
		}


		unsigned int getBCSCTL1() {
#ifdef BCSCTL1_
			return BCSCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getBCSCTL2() {
#ifdef BCSCTL2_
			return BCSCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getBCSCTL3() {
#ifdef BCSCTL3_
			return BCSCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTA0R() {
#ifdef TA0R_
			return TA0R_;
#else
			return 0;
#endif
		}


		unsigned int getTA1R() {
#ifdef TA1R_
			return TA1R_;
#else
			return 0;
#endif
		}


		unsigned int getTACCR0() {
#ifdef TACCR0_
			return TACCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CTL() {
#ifdef TA0CTL_
			return TA0CTL_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CTL() {
#ifdef TA1CTL_
			return TA1CTL_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR0() {
#ifdef TA0CCR0_
			return TA0CCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR1() {
#ifdef TA0CCR1_
			return TA0CCR1_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR2() {
#ifdef TA0CCR2_
			return TA0CCR2_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR3() {
#ifdef TA0CCR3_
			return TA0CCR3_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR4() {
#ifdef TA0CCR4_
			return TA0CCR4_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR0() {
#ifdef TA1CCR0_
			return TA1CCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR1() {
#ifdef TA1CCR1_
			return TA1CCR1_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR2() {
#ifdef TA1CCR2_
			return TA1CCR2_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR3() {
#ifdef TA1CCR3_
			return TA1CCR3_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR4() {
#ifdef TA1CCR4_
			return TA1CCR4_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL0() {
#ifdef TA0CCTL0_
			return TA0CCTL0_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL1() {
#ifdef TA0CCTL1_
			return TA0CCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL2() {
#ifdef TA0CCTL2_
			return TA0CCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL3() {
#ifdef TA0CCTL3_
			return TA0CCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL4() {
#ifdef TA0CCTL4_
			return TA0CCTL4_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL0() {
#ifdef TA1CCTL0_
			return TA1CCTL0_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL1() {
#ifdef TA1CCTL1_
			return TA1CCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL2() {
#ifdef TA1CCTL2_
			return TA1CCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL3() {
#ifdef TA1CCTL3_
			return TA1CCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL4() {
#ifdef TA1CCTL4_
			return TA1CCTL4_;
#else
			return 0;
#endif
		}


		unsigned int getTA0IV() {
#ifdef TA0IV_
			return TA0IV_;
#else
			return 0;
#endif
		}


		unsigned int getTA1IV() {
#ifdef TA1IV_
			return TA1IV_;
#else
			return 0;
#endif
		}


		unsigned int getTIMERA0_VECTOR() {
#ifdef TIMERA0_VECTOR
			return TIMERA0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMERA1_VECTOR() {
#ifdef TIMERA1_VECTOR
			return TIMERA1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER0_A0_VECTOR() {
#ifdef TIMER0_A0_VECTOR
			return TIMER0_A0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER0_A1_VECTOR() {
#ifdef TIMER0_A1_VECTOR
			return TIMER0_A1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER1_A0_VECTOR() {
#ifdef TIMER1_A0_VECTOR
			return TIMER1_A0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER1_A1_VECTOR() {
#ifdef TIMER1_A1_VECTOR
			return TIMER1_A1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTBR() {
#ifdef TBR_
			return TBR_;
#else
			return 0;
#endif
		}


		unsigned int getTBCTL() {
#ifdef TBCTL_
			return TBCTL_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR0() {
#ifdef TBCCR0_
			return TBCCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR1() {
#ifdef TBCCR1_
			return TBCCR1_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR2() {
#ifdef TBCCR2_
			return TBCCR2_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR3() {
#ifdef TBCCR3_
			return TBCCR3_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR4() {
#ifdef TBCCR4_
			return TBCCR4_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR5() {
#ifdef TBCCR5_
			return TBCCR5_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR6() {
#ifdef TBCCR6_
			return TBCCR6_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL0() {
#ifdef TBCCTL0_
			return TBCCTL0_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL1() {
#ifdef TBCCTL1_
			return TBCCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL2() {
#ifdef TBCCTL2_
			return TBCCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL3() {
#ifdef TBCCTL3_
			return TBCCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL4() {
#ifdef TBCCTL4_
			return TBCCTL4_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL5() {
#ifdef TBCCTL5_
			return TBCCTL5_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL6() {
#ifdef TBCCTL6_
			return TBCCTL6_;
#else
			return 0;
#endif
		}


		unsigned int getTBIV() {
#ifdef TBIV_
			return TBIV_;
#else
			return 0;
#endif
		}


		unsigned int getTIMERB0_VECTOR() {
#ifdef TIMERB0_VECTOR
			return TIMERB0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMERB1_VECTOR() {
#ifdef TIMERB1_VECTOR
			return TIMERB1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getINTVECT() {
#ifdef INTVECT
			return INTVECT;
#else
			return 0;
#endif
		}


		unsigned int getUSISR() {
#ifdef USISR_
			return USISR_;
#else
			return 0;
#endif
		}


		unsigned int getUSICTL() {
#ifdef USICTL_
			return USICTL_;
#else
			return 0;
#endif
		}


		unsigned int getUSICCTL() {
#ifdef USICCTL_
			return USICCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUSI_VECTOR() {
#ifdef USI_VECTOR
			return USI_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUCA0CTL0() {
#ifdef UCA0CTL0_
			return UCA0CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0CTL1() {
#ifdef UCA0CTL1_
			return UCA0CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0BR0() {
#ifdef UCA0BR0_
			return UCA0BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0BR1() {
#ifdef UCA0BR1_
			return UCA0BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0MCTL() {
#ifdef UCA0MCTL_
			return UCA0MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0STAT() {
#ifdef UCA0STAT_
			return UCA0STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0RXBUF() {
#ifdef UCA0RXBUF_
			return UCA0RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0TXBUF() {
#ifdef UCA0TXBUF_
			return UCA0TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0ABCTL() {
#ifdef UCA0ABCTL_
			return UCA0ABCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0IRTCTL() {
#ifdef UCA0IRTCTL_
			return UCA0IRTCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0IRRCTL() {
#ifdef UCA0IRRCTL_
			return UCA0IRRCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0CTL0() {
#ifdef UCB0CTL0_
			return UCB0CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0CTL1() {
#ifdef UCB0CTL1_
			return UCB0CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0BR0() {
#ifdef UCB0BR0_
			return UCB0BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0BR1() {
#ifdef UCB0BR1_
			return UCB0BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0MCTL() {
#ifdef UCB0MCTL_
			return UCB0MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0I2CIE() {
#ifdef UCB0I2CIE_
			return UCB0I2CIE_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0STAT() {
#ifdef UCB0STAT_
			return UCB0STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0RXBUF() {
#ifdef UCB0RXBUF_
			return UCB0RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0TXBUF() {
#ifdef UCB0TXBUF_
			return UCB0TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0I2COA() {
#ifdef UCB0I2COA_
			return UCB0I2COA_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0I2CSA() {
#ifdef UCB0I2CSA_
			return UCB0I2CSA_;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB0TX_VECTOR() {
#ifdef USCIAB0TX_VECTOR
			return USCIAB0TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB0RX_VECTOR() {
#ifdef USCIAB0RX_VECTOR
			return USCIAB0RX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUCA1CTL0() {
#ifdef UCA1CTL0_
			return UCA1CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1CTL1() {
#ifdef UCA1CTL1_
			return UCA1CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1BR0() {
#ifdef UCA1BR0_
			return UCA1BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1BR1() {
#ifdef UCA1BR1_
			return UCA1BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1MCTL() {
#ifdef UCA1MCTL_
			return UCA1MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1STAT() {
#ifdef UCA1STAT_
			return UCA1STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1RXBUF() {
#ifdef UCA1RXBUF_
			return UCA1RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1TXBUF() {
#ifdef UCA1TXBUF_
			return UCA1TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1ABCTL() {
#ifdef UCA1ABCTL_
			return UCA1ABCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1IRTCTL() {
#ifdef UCA1IRTCTL_
			return UCA1IRTCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1IRRCTL() {
#ifdef UCA1IRRCTL_
			return UCA1IRRCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1CTL0() {
#ifdef UCB1CTL0_
			return UCB1CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1CTL1() {
#ifdef UCB1CTL1_
			return UCB1CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1BR0() {
#ifdef UCB1BR0_
			return UCB1BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1BR1() {
#ifdef UCB1BR1_
			return UCB1BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1I2CIE() {
#ifdef UCB1I2CIE_
			return UCB1I2CIE_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1STAT() {
#ifdef UCB1STAT_
			return UCB1STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1RXBUF() {
#ifdef UCB1RXBUF_
			return UCB1RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1TXBUF() {
#ifdef UCB1TXBUF_
			return UCB1TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1I2COA() {
#ifdef UCB1I2COA_
			return UCB1I2COA_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1I2CSA() {
#ifdef UCB1I2CSA_
			return UCB1I2CSA_;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB1TX_VECTOR() {
#ifdef USCIAB1TX_VECTOR
			return USCIAB1TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB1RX_VECTOR() {
#ifdef USCIAB1RX_VECTOR
			return USCIAB1RX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUC0IE() {
#ifdef UC0IE
			return UC0IE;
#else
			return 0;
#endif
		}


		unsigned int getUC0IFG() {
#ifdef UC0IFG
			return UC0IFG;
#else
			return 0;
#endif
		}


		unsigned int getUC1IE() {
#ifdef UC1IE
			return UC1IE;
#else
			return 0;
#endif
		}


		unsigned int getUC1IFG() {
#ifdef UC1IFG
			return UC1IFG;
#else
			return 0;
#endif
		}


		unsigned int getU0CTL() {
#ifdef U0CTL
			return U0CTL;
#else
			return 0;
#endif
		}


		unsigned int getU0TCTL() {
#ifdef U0TCTL_
			return U0TCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU0RCTL() {
#ifdef U0RCTL_
			return U0RCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU0MCTL() {
#ifdef U0MCTL_
			return U0MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU0BR0() {
#ifdef U0BR0_
			return U0BR0_;
#else
			return 0;
#endif
		}


		unsigned int getU0BR1() {
#ifdef U0BR1_
			return U0BR1_;
#else
			return 0;
#endif
		}


		unsigned int getU0RXBUF() {
#ifdef U0RXBUF_
			return U0RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU0TXBUF() {
#ifdef U0TXBUF_
			return U0TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU0ME() {
#ifdef U0ME
			return U0ME;
#else
			return 0;
#endif
		}


		unsigned int getU0IE() {
#ifdef U0IE
			return U0IE;
#else
			return 0;
#endif
		}


		unsigned int getU0IFG() {
#ifdef U0IFG
			return U0IFG;
#else
			return 0;
#endif
		}


		unsigned int getUSART0TX_VECTOR() {
#ifdef USART0TX_VECTOR
			return USART0TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSART0RX_VECTOR() {
#ifdef USART0RX_VECTOR
			return USART0RX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUTXIE0() {
#ifdef UTXIE0
			return UTXIE0;
#else
			return 0;
#endif
		}


		unsigned int getURXIE0() {
#ifdef URXIE0
			return URXIE0;
#else
			return 0;
#endif
		}


		unsigned int getUTXIFG0() {
#ifdef UTXIFG0
			return UTXIFG0;
#else
			return 0;
#endif
		}


		unsigned int getURXIFG0() {
#ifdef URXIFG0
			return URXIFG0;
#else
			return 0;
#endif
		}


		unsigned int getUSPIE0() {
#ifdef USPIE0
			return USPIE0;
#else
			return 0;
#endif
		}


		unsigned int getU1CTL() {
#ifdef U1CTL
			return U1CTL;
#else
			return 0;
#endif
		}


		unsigned int getU1TCTL() {
#ifdef U1TCTL_
			return U1TCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU1RCTL() {
#ifdef U1RCTL_
			return U1RCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU1MCTL() {
#ifdef U1MCTL_
			return U1MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU1BR0() {
#ifdef U1BR0_
			return U1BR0_;
#else
			return 0;
#endif
		}


		unsigned int getU1BR1() {
#ifdef U1BR1_
			return U1BR1_;
#else
			return 0;
#endif
		}


		unsigned int getU1RXBUF() {
#ifdef U1RXBUF_
			return U1RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU1TXBUF() {
#ifdef U1TXBUF_
			return U1TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU1ME() {
#ifdef U1ME
			return U1ME;
#else
			return 0;
#endif
		}


		unsigned int getU1IE() {
#ifdef U1IE
			return U1IE;
#else
			return 0;
#endif
		}


		unsigned int getU1IFG() {
#ifdef U1IFG
			return U1IFG;
#else
			return 0;
#endif
		}


		unsigned int getUSART1TX_VECTOR() {
#ifdef USART1TX_VECTOR
			return USART1TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSART1RX_VECTOR() {
#ifdef USART1RX_VECTOR
			return USART1RX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUTXIE1() {
#ifdef UTXIE1
			return UTXIE1;
#else
			return 0;
#endif
		}


		unsigned int getURXIE1() {
#ifdef URXIE1
			return URXIE1;
#else
			return 0;
#endif
		}


		unsigned int getUTXIFG1() {
#ifdef UTXIFG1
			return UTXIFG1;
#else
			return 0;
#endif
		}


		unsigned int getURXIFG1() {
#ifdef URXIFG1
			return URXIFG1;
#else
			return 0;
#endif
		}


		unsigned int getUSPIE1() {
#ifdef USPIE1
			return USPIE1;
#else
			return 0;
#endif
		}


		double getSRSEL() {
#ifdef SRSEL
			return SRSEL;
#else
			return 0;
#endif
		}


		double getSDCO() {
#ifdef SDCO
			return SDCO;
#else
			return 0;
#endif
		}


		double getDCOZERO() {
#ifdef DCOZERO
			return DCOZERO;
#else
			return 0;
#endif
		}


};

MSP430_VARIANT("msp430x54xx", msp430x54xx);

