[2021-09-09 09:58:47,538]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 09:58:47,538]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:59:21,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; ".

Peak memory: 28672000 bytes

[2021-09-09 09:59:21,434]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:59:22,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40169472 bytes

[2021-09-09 09:59:22,192]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 09:59:22,192]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:59:24,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9941
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9941
score:100
	Report mapping result:
		klut_size()     :10650
		klut.num_gates():10005
		max delay       :16
		max area        :9941
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :335
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :9631
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 81743872 bytes

[2021-09-09 09:59:24,597]mapper_test.py:220:[INFO]: area: 10005 level: 16
[2021-09-09 11:56:10,285]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 11:56:10,285]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:56:47,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; ".

Peak memory: 28790784 bytes

[2021-09-09 11:56:47,109]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:56:47,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39985152 bytes

[2021-09-09 11:56:47,919]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 11:56:47,919]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:57:04,609]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9941
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18068
score:100
	Report mapping result:
		klut_size()     :10650
		klut.num_gates():10005
		max delay       :16
		max area        :9941
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :335
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :9631
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202469376 bytes

[2021-09-09 11:57:04,610]mapper_test.py:220:[INFO]: area: 10005 level: 16
[2021-09-09 13:26:16,842]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 13:26:16,842]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:26:51,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; ".

Peak memory: 28950528 bytes

[2021-09-09 13:26:51,597]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:26:52,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.08 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40067072 bytes

[2021-09-09 13:26:52,399]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 13:26:52,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:27:08,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10087
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17670
score:100
	Report mapping result:
		klut_size()     :10799
		klut.num_gates():10154
		max delay       :16
		max area        :10087
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :316
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :9772
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202481664 bytes

[2021-09-09 13:27:08,186]mapper_test.py:220:[INFO]: area: 10154 level: 16
[2021-09-09 15:05:01,284]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 15:05:01,284]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:05:01,284]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:05:02,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.02 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.48 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39936000 bytes

[2021-09-09 15:05:02,106]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 15:05:02,107]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:05:19,692]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18073
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202514432 bytes

[2021-09-09 15:05:19,692]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-09 15:34:05,335]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 15:34:05,335]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:34:05,335]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:34:06,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.48 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39882752 bytes

[2021-09-09 15:34:06,192]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 15:34:06,192]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:34:23,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18073
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202678272 bytes

[2021-09-09 15:34:23,745]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-09 16:12:08,753]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 16:12:08,754]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:08,754]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:09,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.48 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39800832 bytes

[2021-09-09 16:12:09,576]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 16:12:09,576]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:27,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18072
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202596352 bytes

[2021-09-09 16:12:27,214]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-09 16:46:51,955]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 16:46:51,956]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:51,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:52,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.08 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.02 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.49 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40120320 bytes

[2021-09-09 16:46:52,816]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 16:46:52,816]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:47:10,853]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18072
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202702848 bytes

[2021-09-09 16:47:10,854]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-09 17:23:12,632]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-09 17:23:12,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:12,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:13,450]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.02 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.48 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39927808 bytes

[2021-09-09 17:23:13,494]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-09 17:23:13,495]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:30,967]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18134
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202407936 bytes

[2021-09-09 17:23:30,968]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-13 23:28:34,346]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-13 23:28:34,346]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:34,347]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:35,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39776256 bytes

[2021-09-13 23:28:35,128]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-13 23:28:35,128]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:48,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:30
	current map manager:
		current min nodes:19540
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :20707
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 172793856 bytes

[2021-09-13 23:28:48,694]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-13 23:42:06,188]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-13 23:42:06,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:06,189]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:06,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39727104 bytes

[2021-09-13 23:42:06,925]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-13 23:42:06,925]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:09,098]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 80162816 bytes

[2021-09-13 23:42:09,099]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-14 08:58:18,050]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-14 08:58:18,050]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:18,051]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:18,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.08 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40099840 bytes

[2021-09-14 08:58:18,837]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-14 08:58:18,837]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:34,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18134
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 202620928 bytes

[2021-09-14 08:58:34,046]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-14 09:21:04,681]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-14 09:21:04,681]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:04,681]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:05,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39854080 bytes

[2021-09-14 09:21:05,414]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-14 09:21:05,414]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:07,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 81444864 bytes

[2021-09-14 09:21:07,593]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-15 15:31:59,754]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-15 15:31:59,754]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:59,754]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:32:00,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39608320 bytes

[2021-09-15 15:32:00,472]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-15 15:32:00,472]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:32:12,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18063
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 178327552 bytes

[2021-09-15 15:32:12,827]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-15 15:54:28,862]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-15 15:54:28,862]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:28,863]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:29,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39886848 bytes

[2021-09-15 15:54:29,560]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-15 15:54:29,560]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:31,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 29724672 bytes

[2021-09-15 15:54:31,574]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-18 14:02:32,501]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-18 14:02:32,502]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:32,502]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:33,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39632896 bytes

[2021-09-18 14:02:33,180]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-18 14:02:33,181]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:45,132]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18591
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 158257152 bytes

[2021-09-18 14:02:45,133]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-18 16:27:05,813]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-18 16:27:05,813]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:27:05,813]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:06,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39804928 bytes

[2021-09-18 16:27:06,503]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-18 16:27:06,503]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:27:18,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17966
score:100
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 118194176 bytes

[2021-09-18 16:27:18,550]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-22 08:58:08,146]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-22 08:58:08,146]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:08,146]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:08,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39510016 bytes

[2021-09-22 08:58:08,821]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-22 08:58:08,821]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:15,256]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 91418624 bytes

[2021-09-22 08:58:15,256]mapper_test.py:220:[INFO]: area: 10177 level: 16
[2021-09-22 11:25:47,992]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-22 11:25:47,992]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:47,993]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:48,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39731200 bytes

[2021-09-22 11:25:48,672]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-22 11:25:48,672]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:00,076]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 132550656 bytes

[2021-09-22 11:26:00,077]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-23 16:44:42,131]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-23 16:44:42,131]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:42,131]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:42,810]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39821312 bytes

[2021-09-23 16:44:42,851]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-23 16:44:42,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:55,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
balancing!
	current map manager:
		current min nodes:19540
		current min depth:33
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:33
balancing!
	current map manager:
		current min nodes:19540
		current min depth:31
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 94248960 bytes

[2021-09-23 16:44:55,804]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-23 17:07:49,323]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-23 17:07:49,323]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:49,323]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:50,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39645184 bytes

[2021-09-23 17:07:50,054]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-23 17:07:50,054]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:01,547]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
balancing!
	current map manager:
		current min nodes:19540
		current min depth:33
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:33
balancing!
	current map manager:
		current min nodes:19540
		current min depth:31
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 132591616 bytes

[2021-09-23 17:08:01,547]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-23 18:09:19,481]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-23 18:09:19,481]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:19,482]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:20,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.38 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39882752 bytes

[2021-09-23 18:09:20,151]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-23 18:09:20,151]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:33,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
balancing!
	current map manager:
		current min nodes:19540
		current min depth:33
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:33
balancing!
	current map manager:
		current min nodes:19540
		current min depth:31
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 94179328 bytes

[2021-09-23 18:09:33,063]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-27 16:36:29,023]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-27 16:36:29,023]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:29,024]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:29,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39645184 bytes

[2021-09-27 16:36:29,706]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-27 16:36:29,707]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:42,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
balancing!
	current map manager:
		current min nodes:19540
		current min depth:33
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:33
balancing!
	current map manager:
		current min nodes:19540
		current min depth:31
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 103010304 bytes

[2021-09-27 16:36:42,056]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-27 17:43:12,818]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-27 17:43:12,818]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:12,819]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:13,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39714816 bytes

[2021-09-27 17:43:13,499]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-27 17:43:13,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:26,001]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
balancing!
	current map manager:
		current min nodes:19540
		current min depth:33
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:33
balancing!
	current map manager:
		current min nodes:19540
		current min depth:31
rewriting!
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18247
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 103272448 bytes

[2021-09-27 17:43:26,002]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-28 02:09:28,635]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-28 02:09:28,636]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:28,636]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:29,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39538688 bytes

[2021-09-28 02:09:29,368]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-28 02:09:29,369]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:41,771]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 94961664 bytes

[2021-09-28 02:09:41,772]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-28 16:48:57,020]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-28 16:48:57,021]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:57,021]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:57,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39657472 bytes

[2021-09-28 16:48:57,764]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-28 16:48:57,764]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:09,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 132644864 bytes

[2021-09-28 16:49:09,287]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-09-28 17:27:58,501]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-09-28 17:27:58,501]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:58,501]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:59,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39682048 bytes

[2021-09-28 17:27:59,196]mapper_test.py:156:[INFO]: area: 7591 level: 16
[2021-09-28 17:27:59,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:10,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 145469440 bytes

[2021-09-28 17:28:10,918]mapper_test.py:220:[INFO]: area: 10180 level: 16
[2021-10-09 10:41:57,631]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-09 10:41:57,632]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:57,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:58,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39878656 bytes

[2021-10-09 10:41:58,362]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-09 10:41:58,363]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:04,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :19316
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 50520064 bytes

[2021-10-09 10:42:04,555]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-09 11:24:31,571]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-09 11:24:31,571]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:31,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:32,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39858176 bytes

[2021-10-09 11:24:32,262]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-09 11:24:32,263]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:38,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :19325
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 64888832 bytes

[2021-10-09 11:24:38,284]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-09 16:32:17,402]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-09 16:32:17,403]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:17,403]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:18,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39903232 bytes

[2021-10-09 16:32:18,082]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-09 16:32:18,083]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:22,151]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 39391232 bytes

[2021-10-09 16:32:22,151]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-09 16:49:25,121]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-09 16:49:25,121]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:25,122]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:25,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39575552 bytes

[2021-10-09 16:49:25,816]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-09 16:49:25,816]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:29,821]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 39342080 bytes

[2021-10-09 16:49:29,822]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-12 10:59:11,783]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-12 10:59:11,783]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:11,784]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:12,449]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39735296 bytes

[2021-10-12 10:59:12,494]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-12 10:59:12,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:24,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18466
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 69345280 bytes

[2021-10-12 10:59:24,748]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-12 11:18:44,258]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-12 11:18:44,258]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:44,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:44,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39833600 bytes

[2021-10-12 11:18:44,965]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-12 11:18:44,965]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:51,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :19316
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 50262016 bytes

[2021-10-12 11:18:51,452]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-12 13:34:39,908]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-12 13:34:39,909]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:39,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:40,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40153088 bytes

[2021-10-12 13:34:40,684]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-12 13:34:40,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:52,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18466
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 69603328 bytes

[2021-10-12 13:34:52,924]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-12 15:05:20,090]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-12 15:05:20,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:20,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:20,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39817216 bytes

[2021-10-12 15:05:20,853]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-12 15:05:20,853]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:33,145]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18466
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 69505024 bytes

[2021-10-12 15:05:33,146]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-12 18:50:14,589]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-12 18:50:14,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:14,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:15,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39825408 bytes

[2021-10-12 18:50:15,343]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-12 18:50:15,344]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:28,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18677
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57384960 bytes

[2021-10-12 18:50:28,238]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-18 11:43:46,814]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-18 11:43:46,815]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:46,815]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:47,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39567360 bytes

[2021-10-18 11:43:47,582]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-18 11:43:47,582]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:00,512]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18677
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57643008 bytes

[2021-10-18 11:44:00,513]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-18 12:04:04,781]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-18 12:04:04,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:04,782]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:05,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39604224 bytes

[2021-10-18 12:04:05,494]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-18 12:04:05,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:06,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 28139520 bytes

[2021-10-18 12:04:06,669]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-19 14:12:01,789]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-19 14:12:01,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:01,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:02,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39608320 bytes

[2021-10-19 14:12:02,494]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-19 14:12:02,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:03,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 28180480 bytes

[2021-10-19 14:12:03,675]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-22 13:33:49,834]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-22 13:33:49,834]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:49,834]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:50,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39763968 bytes

[2021-10-22 13:33:50,573]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-22 13:33:50,574]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:55,425]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 30769152 bytes

[2021-10-22 13:33:55,426]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-22 13:54:42,636]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-22 13:54:42,637]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:42,637]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:43,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39628800 bytes

[2021-10-22 13:54:43,337]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-22 13:54:43,337]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:48,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 30945280 bytes

[2021-10-22 13:54:48,193]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-22 14:02:22,561]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-22 14:02:22,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:22,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:23,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39665664 bytes

[2021-10-22 14:02:23,265]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-22 14:02:23,265]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:24,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 28151808 bytes

[2021-10-22 14:02:24,423]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-22 14:05:43,453]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-22 14:05:43,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:43,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:44,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40046592 bytes

[2021-10-22 14:05:44,153]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-22 14:05:44,153]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:45,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 28061696 bytes

[2021-10-22 14:05:45,352]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-23 13:33:17,987]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-23 13:33:17,987]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:17,987]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:18,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39849984 bytes

[2021-10-23 13:33:18,693]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-23 13:33:18,693]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:30,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :16390
score:100
	Report mapping result:
		klut_size()     :16967
		klut.num_gates():16322
		max delay       :16
		max area        :16390
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :4960
		LUT fanins:4	 numbers :7128
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57425920 bytes

[2021-10-23 13:33:30,677]mapper_test.py:224:[INFO]: area: 16322 level: 16
[2021-10-24 17:44:54,711]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-24 17:44:54,711]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:54,712]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:55,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40038400 bytes

[2021-10-24 17:44:55,417]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-24 17:44:55,418]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:45:07,991]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :16390
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57593856 bytes

[2021-10-24 17:45:07,991]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-24 18:05:20,987]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-24 18:05:20,988]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:20,988]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:21,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39653376 bytes

[2021-10-24 18:05:21,687]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-24 18:05:21,687]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:34,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:33
	current map manager:
		current min nodes:19540
		current min depth:31
	current map manager:
		current min nodes:19540
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :10120
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18677
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57593856 bytes

[2021-10-24 18:05:34,433]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-26 10:25:34,519]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-26 10:25:34,519]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:34,519]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:35,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39530496 bytes

[2021-10-26 10:25:35,227]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-26 10:25:35,227]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:36,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	current map manager:
		current min nodes:19540
		current min depth:40
	Report mapping result:
		klut_size()     :10882
		klut.num_gates():10237
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :383
		LUT fanins:3	 numbers :3705
		LUT fanins:4	 numbers :6148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 27975680 bytes

[2021-10-26 10:25:36,945]mapper_test.py:224:[INFO]: area: 10237 level: 16
[2021-10-26 11:03:08,127]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-26 11:03:08,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:08,128]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:08,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39895040 bytes

[2021-10-26 11:03:08,842]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-26 11:03:08,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:22,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :10882
		klut.num_gates():10237
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :383
		LUT fanins:3	 numbers :3705
		LUT fanins:4	 numbers :6148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57143296 bytes

[2021-10-26 11:03:22,793]mapper_test.py:224:[INFO]: area: 10237 level: 16
[2021-10-26 11:23:56,716]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-26 11:23:56,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:56,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:57,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39759872 bytes

[2021-10-26 11:23:57,421]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-26 11:23:57,421]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:24:09,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :16414
		klut.num_gates():15769
		max delay       :16
		max area        :16390
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :642
		LUT fanins:3	 numbers :6606
		LUT fanins:4	 numbers :8520
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57057280 bytes

[2021-10-26 11:24:09,859]mapper_test.py:224:[INFO]: area: 15769 level: 16
[2021-10-26 12:22:02,606]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-26 12:22:02,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:22:02,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:22:03,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39665664 bytes

[2021-10-26 12:22:03,333]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-26 12:22:03,333]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:22:15,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():10180
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5026
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 57188352 bytes

[2021-10-26 12:22:15,749]mapper_test.py:224:[INFO]: area: 10180 level: 16
[2021-10-26 14:13:04,634]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-26 14:13:04,635]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:04,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:05,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39948288 bytes

[2021-10-26 14:13:05,337]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-26 14:13:05,338]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:06,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :10882
		klut.num_gates():10237
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :383
		LUT fanins:3	 numbers :3705
		LUT fanins:4	 numbers :6148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 27815936 bytes

[2021-10-26 14:13:06,608]mapper_test.py:224:[INFO]: area: 10237 level: 16
[2021-10-29 16:10:09,648]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-10-29 16:10:09,649]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:09,649]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:10,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39653376 bytes

[2021-10-29 16:10:10,361]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-10-29 16:10:10,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:11,672]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :14448
		klut.num_gates():13803
		max delay       :16
		max area        :13736
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :557
		LUT fanins:3	 numbers :4848
		LUT fanins:4	 numbers :8397
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
Peak memory: 28119040 bytes

[2021-10-29 16:10:11,673]mapper_test.py:224:[INFO]: area: 13803 level: 16
[2021-11-03 09:51:54,644]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-03 09:51:54,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:54,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:55,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.07 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39919616 bytes

[2021-11-03 09:51:55,405]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-03 09:51:55,406]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:57,962]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :14448
		klut.num_gates():13803
		max delay       :16
		max area        :10120
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :557
		LUT fanins:3	 numbers :4848
		LUT fanins:4	 numbers :8397
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig_output.v
	Peak memory: 31686656 bytes

[2021-11-03 09:51:57,963]mapper_test.py:226:[INFO]: area: 13803 level: 16
[2021-11-03 10:04:04,480]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-03 10:04:04,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:04,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:05,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39546880 bytes

[2021-11-03 10:04:05,201]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-03 10:04:05,201]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:08,022]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :14835
		klut.num_gates():14190
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :547
		LUT fanins:3	 numbers :2796
		LUT fanins:4	 numbers :10846
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig_output.v
	Peak memory: 31727616 bytes

[2021-11-03 10:04:08,023]mapper_test.py:226:[INFO]: area: 14190 level: 16
[2021-11-03 13:44:04,112]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-03 13:44:04,113]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:04,113]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:04,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39813120 bytes

[2021-11-03 13:44:04,830]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-03 13:44:04,830]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:07,650]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :14835
		klut.num_gates():14190
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :547
		LUT fanins:3	 numbers :2796
		LUT fanins:4	 numbers :10846
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig_output.v
	Peak memory: 31723520 bytes

[2021-11-03 13:44:07,651]mapper_test.py:226:[INFO]: area: 14190 level: 16
[2021-11-03 13:50:19,701]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-03 13:50:19,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:19,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:20,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39964672 bytes

[2021-11-03 13:50:20,425]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-03 13:50:20,425]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:23,237]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :14835
		klut.num_gates():14190
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :547
		LUT fanins:3	 numbers :2796
		LUT fanins:4	 numbers :10846
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig_output.v
	Peak memory: 31723520 bytes

[2021-11-03 13:50:23,238]mapper_test.py:226:[INFO]: area: 14190 level: 16
[2021-11-04 15:57:15,190]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-04 15:57:15,190]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:15,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:15,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39600128 bytes

[2021-11-04 15:57:15,918]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-04 15:57:15,918]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:18,918]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :10873
		klut.num_gates():10228
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :419
		LUT fanins:3	 numbers :2037
		LUT fanins:4	 numbers :7771
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig_output.v
	Peak memory: 31559680 bytes

[2021-11-04 15:57:18,918]mapper_test.py:226:[INFO]: area: 10228 level: 16
[2021-11-16 12:28:14,255]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-16 12:28:14,256]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:14,256]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:14,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39669760 bytes

[2021-11-16 12:28:14,962]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-16 12:28:14,963]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:16,432]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.490693 secs
	Report mapping result:
		klut_size()     :10873
		klut.num_gates():10228
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :419
		LUT fanins:3	 numbers :2037
		LUT fanins:4	 numbers :7771
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 28119040 bytes

[2021-11-16 12:28:16,433]mapper_test.py:228:[INFO]: area: 10228 level: 16
[2021-11-16 14:17:11,150]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-16 14:17:11,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:11,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:11,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39985152 bytes

[2021-11-16 14:17:11,869]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-16 14:17:11,869]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:13,412]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.527981 secs
	Report mapping result:
		klut_size()     :10873
		klut.num_gates():10228
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :419
		LUT fanins:3	 numbers :2037
		LUT fanins:4	 numbers :7771
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 28528640 bytes

[2021-11-16 14:17:13,412]mapper_test.py:228:[INFO]: area: 10228 level: 16
[2021-11-16 14:23:31,707]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-16 14:23:31,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:31,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:32,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39907328 bytes

[2021-11-16 14:23:32,434]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-16 14:23:32,434]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:33,980]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.528258 secs
	Report mapping result:
		klut_size()     :10873
		klut.num_gates():10228
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :419
		LUT fanins:3	 numbers :2037
		LUT fanins:4	 numbers :7771
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 28364800 bytes

[2021-11-16 14:23:33,981]mapper_test.py:228:[INFO]: area: 10228 level: 16
[2021-11-17 16:36:11,130]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-17 16:36:11,131]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:11,131]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:11,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39550976 bytes

[2021-11-17 16:36:11,838]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-17 16:36:11,839]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:13,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.487486 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 28979200 bytes

[2021-11-17 16:36:13,305]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-18 10:18:45,327]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-18 10:18:45,328]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:45,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:46,002]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39895040 bytes

[2021-11-18 10:18:46,044]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-18 10:18:46,045]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:47,833]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.797248 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10177
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 31563776 bytes

[2021-11-18 10:18:47,834]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-23 16:11:35,890]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-23 16:11:35,890]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:35,890]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:36,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39677952 bytes

[2021-11-23 16:11:36,609]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-23 16:11:36,609]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:38,391]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.79553 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10177
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 31346688 bytes

[2021-11-23 16:11:38,392]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-23 16:42:34,124]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-23 16:42:34,125]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:34,125]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:34,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40013824 bytes

[2021-11-23 16:42:34,846]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-23 16:42:34,846]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:36,690]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.800946 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10177
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 31195136 bytes

[2021-11-23 16:42:36,691]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-24 11:38:53,482]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-24 11:38:53,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:53,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:54,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40042496 bytes

[2021-11-24 11:38:54,198]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-24 11:38:54,198]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:55,195]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.019583 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 28155904 bytes

[2021-11-24 11:38:55,195]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-24 12:02:07,724]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-24 12:02:07,724]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:07,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:08,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39653376 bytes

[2021-11-24 12:02:08,441]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-24 12:02:08,441]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:09,430]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.01945 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 27856896 bytes

[2021-11-24 12:02:09,430]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-24 12:05:50,692]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-24 12:05:50,692]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:50,693]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:51,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39780352 bytes

[2021-11-24 12:05:51,395]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-24 12:05:51,395]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:52,856]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.489306 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 28696576 bytes

[2021-11-24 12:05:52,857]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-24 12:11:29,631]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-24 12:11:29,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:29,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:30,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 40099840 bytes

[2021-11-24 12:11:30,337]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-24 12:11:30,337]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:31,422]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
[i] total time =  0.16 secs
Mapping time: 0.15832 secs
	Report mapping result:
		klut_size()     :7956
		klut.num_gates():7311
		max delay       :28
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1467
		LUT fanins:3	 numbers :1257
		LUT fanins:4	 numbers :4586
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 69632000 bytes

[2021-11-24 12:11:31,423]mapper_test.py:228:[INFO]: area: 7311 level: 28
[2021-11-24 12:57:49,212]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-24 12:57:49,212]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:49,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:49,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39604224 bytes

[2021-11-24 12:57:49,913]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-24 12:57:49,914]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:51,365]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.487693 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 28872704 bytes

[2021-11-24 12:57:51,366]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-24 13:10:12,811]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-24 13:10:12,812]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:12,812]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:13,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39772160 bytes

[2021-11-24 13:10:13,513]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-24 13:10:13,514]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:26,898]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.491505 secs
Mapping time: 0.776389 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 55308288 bytes

[2021-11-24 13:10:26,899]mapper_test.py:228:[INFO]: area: 10177 level: 16
[2021-11-24 13:33:13,170]mapper_test.py:79:[INFO]: run case "b22_comb"
[2021-11-24 13:33:13,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:13,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:13,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   18896.  Ch =     0.  Total mem =    2.77 MB. Peak cut mem =    0.64 MB.
P:  Del =   16.00.  Ar =    9866.0.  Edge =    32012.  Cut =   154185.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8425.0.  Edge =    30072.  Cut =   145575.  T =     0.06 sec
P:  Del =   16.00.  Ar =    8091.0.  Edge =    27303.  Cut =   151636.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7921.0.  Edge =    27012.  Cut =   151636.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7712.0.  Edge =    26466.  Cut =   117114.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7674.0.  Edge =    26387.  Cut =   117114.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7610.0.  Edge =    25590.  Cut =   113817.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7593.0.  Edge =    25573.  Cut =   113817.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7590.0.  Edge =    25559.  Cut =   113372.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7590.0.  Edge =    25560.  Cut =   113372.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %
Peak memory: 39661568 bytes

[2021-11-24 13:33:13,873]mapper_test.py:160:[INFO]: area: 7591 level: 16
[2021-11-24 13:33:13,874]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:25,986]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
Mapping time: 0.0195 secs
Mapping time: 0.034663 secs
	Report mapping result:
		klut_size()     :10822
		klut.num_gates():10177
		max delay       :16
		max area        :10117
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2541
		LUT fanins:3	 numbers :2612
		LUT fanins:4	 numbers :5023
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v
	Peak memory: 55455744 bytes

[2021-11-24 13:33:25,987]mapper_test.py:228:[INFO]: area: 10177 level: 16
