--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

Design file:              base_sys_stub_routed.ncd
Physical constraint file: base_sys_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 149394 paths analyzed, 81007 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.991ns.
--------------------------------------------------------------------------------
Slack:                  0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.624 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.C5      net (fanout=275)      3.580   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.COUT    Topcyc                0.504   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut<2>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X94Y46.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X94Y46.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X94Y47.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X94Y47.CLK     Tcinck                0.214   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (1.353ns logic, 3.580ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.624 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.D5      net (fanout=275)      3.584   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.COUT    Topcyd                0.500   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut<3>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X94Y46.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X94Y46.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X94Y47.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X94Y47.CLK     Tcinck                0.214   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (1.349ns logic, 3.584ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg_17 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.558 - 1.497)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg_17 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y90.BQ         Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg[19]
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg_17
    RAMB36_X2Y21.DIBDI17    net (fanout=3)        3.755   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg[17]
    RAMB36_X2Y21.CLKBWRCLKU Trdck_DIB             0.737   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.010ns (1.255ns logic, 3.755ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.490 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X48Y37.AX      net (fanout=275)      3.302   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X48Y37.COUT    Taxcy                 0.580   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X48Y38.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X48Y38.COUT    Tbyp                  0.114   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X48Y39.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X48Y39.CLK     Tcinck                0.272   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU_Out_Reg[27]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (1.484ns logic, 3.302ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.491 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y36.D1      net (fanout=275)      3.423   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y36.COUT    Topcyd                0.500   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_lut<3>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X32Y37.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X32Y37.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X32Y38.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X32Y38.CLK     Tcinck                0.214   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/PE_In1_Reg0[11]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (1.349ns logic, 3.423ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.563 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X25Y30.B5      net (fanout=275)      3.264   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X25Y30.COUT    Topcyb                0.674   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_lut<1>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X25Y31.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X25Y31.COUT    Tbyp                  0.114   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X25Y32.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X25Y32.CLK     Tcinck                0.272   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.578ns logic, 3.264ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg_12 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 0)
  Clock Path Skew:      -0.157ns (1.645 - 1.802)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg_12 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X103Y45.AQ        Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg[15]
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg_12
    RAMB36_X5Y12.DIADI12    net (fanout=3)        3.569   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg[12]
    RAMB36_X5Y12.CLKARDCLKL Trdck_DIA             0.737   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.762ns (1.193ns logic, 3.569ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (1.491 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y36.C1      net (fanout=275)      3.404   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y36.COUT    Topcyc                0.504   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_lut<2>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X32Y37.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X32Y37.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X32Y38.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X32Y38.CLK     Tcinck                0.214   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/PE_In1_Reg0[11]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (1.353ns logic, 3.404ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.563 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X25Y30.A5      net (fanout=275)      3.260   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X25Y30.COUT    Topcya                0.656   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_lut<0>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X25Y31.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X25Y31.COUT    Tbyp                  0.114   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X25Y32.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X25Y32.CLK     Tcinck                0.272   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.560ns logic, 3.260ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.742ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (1.493 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y40.D1      net (fanout=275)      3.393   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y40.COUT    Topcyd                0.500   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_lut<3>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X32Y41.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X32Y42.CLK     Tcinck                0.214   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (1.349ns logic, 3.393ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 2)
  Clock Path Skew:      -0.157ns (1.490 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X48Y38.C5      net (fanout=275)      3.414   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X48Y38.COUT    Topcyc                0.522   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_lut<6>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X48Y39.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X48Y39.CLK     Tcinck                0.272   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU_Out_Reg[27]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (1.312ns logic, 3.414ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (1.493 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y40.C1      net (fanout=275)      3.374   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X32Y40.COUT    Topcyc                0.504   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_lut<2>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X32Y41.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X32Y42.CLK     Tcinck                0.214   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.353ns logic, 3.374ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.157ns (1.490 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X48Y38.D5      net (fanout=275)      3.409   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X48Y38.COUT    Topcyd                0.525   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_lut<7>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X48Y39.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X48Y39.CLK     Tcinck                0.272   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU_Out_Reg[27]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (1.315ns logic, 3.409ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.598ns (Levels of Logic = 0)
  Clock Path Skew:      -0.278ns (1.545 - 1.823)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOBDO11 Trcko_DOB             2.454   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X88Y24.DX      net (fanout=1)        2.086   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5[11]
    SLICE_X88Y24.CLK     Tdick                 0.058   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0[11]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0_11
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (2.512ns logic, 2.086ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg_2 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.152ns (1.651 - 1.803)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg_2 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X102Y47.CQ        Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg[3]
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg_2
    RAMB36_X5Y10.DIBDI2     net (fanout=3)        3.469   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg[2]
    RAMB36_X5Y10.CLKBWRCLKL Trdck_DIB             0.737   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.724ns (1.255ns logic, 3.469ns route)
                                                          (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (1.624 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y46.B5      net (fanout=275)      3.460   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y46.COUT    Topcyb                0.657   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut<5>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X94Y47.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X94Y47.CLK     Tcinck                0.214   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.389ns logic, 3.460ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (1.556 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X85Y36.A5      net (fanout=275)      3.768   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X85Y36.CLK     Tas                   0.486   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Mcount_Inst_Mem_Addr_lut<8>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (1.004ns logic, 3.768ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg_11 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (1.425 - 1.490)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg_11 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y66.DQ         Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg[11]
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg_11
    RAMB36_X3Y14.DIADI11    net (fanout=3)        3.598   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg[11]
    RAMB36_X3Y14.CLKARDCLKU Trdck_DIA             0.737   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.791ns (1.193ns logic, 3.598ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 1)
  Clock Path Skew:      -0.160ns (1.487 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X42Y33.A4      net (fanout=275)      3.736   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X42Y33.CLK     Tas                   0.442   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Mcount_Inst_Mem_Addr_lut<8>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (0.960ns logic, 3.736ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg_4 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.689 - 1.634)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg_4 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X98Y98.AQ         Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg[7]
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg_4
    RAMB36_X5Y20.DIBDI4     net (fanout=3)        3.654   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg[4]
    RAMB36_X5Y20.CLKBWRCLKL Trdck_DIB             0.737   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.909ns (1.255ns logic, 3.654ns route)
                                                          (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.624 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.D5      net (fanout=275)      3.584   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.COUT    Topcyd                0.500   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut<3>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X94Y46.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X94Y46.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X94Y47.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X94Y47.CLK     Tcinck                0.109   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (1.244ns logic, 3.584ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.624 - 1.647)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AQ      Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.C5      net (fanout=275)      3.580   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X94Y45.COUT    Topcyc                0.504   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut<2>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X94Y46.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X94Y46.COUT    Tbyp                  0.117   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X94Y47.CIN     net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X94Y47.CLK     Tcinck                0.109   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (1.248ns logic, 3.580ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.930 - 0.931)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y29.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y26.ADDRBWRADDRU12 net (fanout=4)        1.829   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]
    RAMB36_X4Y26.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.849ns (3.020ns logic, 1.829ns route)
                                                              (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.930 - 0.931)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y29.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y26.ADDRBWRADDRU12 net (fanout=4)        1.829   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]
    RAMB36_X4Y26.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.849ns (3.020ns logic, 1.829ns route)
                                                              (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg_10 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.535ns (Levels of Logic = 0)
  Clock Path Skew:      -0.313ns (1.440 - 1.753)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg_10 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y101.CQ        Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg[11]
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg_10
    RAMB36_X3Y19.DIBDI10    net (fanout=3)        3.342   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg[10]
    RAMB36_X3Y19.CLKBWRCLKL Trdck_DIB             0.737   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.535ns (1.193ns logic, 3.342ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.930 - 0.931)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y29.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y26.ADDRBWRADDRL14 net (fanout=4)        1.826   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]
    RAMB36_X4Y26.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.846ns (3.020ns logic, 1.826ns route)
                                                              (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.930 - 0.931)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y29.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y26.ADDRBWRADDRL14 net (fanout=4)        1.826   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]
    RAMB36_X4Y26.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.846ns (3.020ns logic, 1.826ns route)
                                                              (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.930 - 0.931)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y29.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y26.ADDRBWRADDRU14 net (fanout=4)        1.824   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]
    RAMB36_X4Y26.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.844ns (3.020ns logic, 1.824ns route)
                                                              (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.930 - 0.931)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y29.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y26.ADDRBWRADDRU14 net (fanout=4)        1.824   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]
    RAMB36_X4Y26.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.844ns (3.020ns logic, 1.824ns route)
                                                              (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.930 - 0.931)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y29.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y26.ADDRBWRADDRL12 net (fanout=4)        1.822   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]
    RAMB36_X4Y26.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.842ns (3.020ns logic, 1.822ns route)
                                                              (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X0Y7.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X0Y7.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X0Y3.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X0Y3.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X0Y6.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X0Y6.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X0Y4.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X0Y4.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X3Y28.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y29.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y29.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X3Y29.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X3Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X3Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X0Y5.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X0Y5.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X1Y5.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X1Y5.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X4Y26.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X4Y26.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X4Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y15.CLKARDCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y15.CLKARDCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y15.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y15.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y11.CLKARDCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y11.CLKARDCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203241 paths analyzed, 20818 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.993ns.
--------------------------------------------------------------------------------
Slack:                  0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.628ns (Levels of Logic = 4)
  Clock Path Skew:      -0.330ns (1.505 - 1.835)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y42.AQ       Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_0
    SLICE_X32Y102.D2     net (fanout=3)        3.549   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1[0]
    SLICE_X32Y102.CMUX   Topdc                 0.539   base_sys_i/axi_interconnect_1_S_RLAST
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<47>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst
    SLICE_X31Y94.B5      net (fanout=5)        0.885   base_sys_i/axi_interconnect_1_S_RLAST
    SLICE_X31Y94.B       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/Inst_Mem_Out_Reg0[59]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1
    SLICE_X29Y111.B2     net (fanout=11)       1.487   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
    SLICE_X29Y111.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[63]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<7>5
    SLICE_X27Y77.B4      net (fanout=4)        1.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[7]
    SLICE_X27Y77.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1639_inv1
    SLICE_X27Y76.CE      net (fanout=1)        0.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1639_inv
    SLICE_X27Y76.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59
    -------------------------------------------------  ---------------------------
    Total                                      9.628ns (1.572ns logic, 8.056ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.922ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR19 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y97.B3          net (fanout=5)        1.316   base_sys_i/axi_interconnect_1_S_ARADDR[19]
    SLICE_X27Y97.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y102.C1         net (fanout=15)       1.717   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X26Y102.CMUX       Tilo                  0.360   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X36Y108.C6         net (fanout=8)        0.976   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X36Y108.C          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X36Y108.D4         net (fanout=1)        0.466   base_sys_i/axi_interconnect_1/N70
    SLICE_X36Y108.D          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X30Y102.C2         net (fanout=1)        1.286   base_sys_i/axi_interconnect_1/N234
    SLICE_X30Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X30Y103.B2         net (fanout=4)        0.969   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X30Y103.CLK        Tas                   0.043   base_sys_i/axi_interconnect_1_S_ARREADY
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.922ns (3.192ns logic, 6.730ns route)
                                                           (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.317ns (1.369 - 1.686)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y114.CQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2
    SLICE_X40Y100.B1     net (fanout=9)        1.836   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
    SLICE_X40Y100.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X32Y104.D1     net (fanout=43)       1.357   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X32Y104.CMUX   Topdc                 0.539   base_sys_i/axi_interconnect_1_M_AWBURST[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<6>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[6].mux_s2_inst
    SLICE_X28Y96.D1      net (fanout=9)        2.274   base_sys_i/axi_interconnect_1_S_RID[6]
    SLICE_X28Y96.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<4>3
    SLICE_X27Y94.B6      net (fanout=1)        0.442   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<4>3
    SLICE_X27Y94.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<4>5
    SLICE_X28Y73.B2      net (fanout=4)        1.623   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[4]
    SLICE_X28Y73.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data2[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv1
    SLICE_X27Y72.CE      net (fanout=1)        0.348   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv
    SLICE_X27Y72.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
    -------------------------------------------------  ---------------------------
    Total                                      9.576ns (1.696ns logic, 7.880ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (1.381 - 1.693)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i to base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.DMUX   Tshcko                0.594   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y46.A1      net (fanout=18)       3.671   base_sys_i/axi_interconnect_1_M_ARESETN[3]
    SLICE_X14Y46.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0
    SLICE_X28Y84.SR      net (fanout=68)       4.759   base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst
    SLICE_X28Y84.CLK     Tsrck                 0.429   base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_25
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (1.147ns logic, 8.430ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (1.381 - 1.693)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i to base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.DMUX   Tshcko                0.594   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y46.A1      net (fanout=18)       3.671   base_sys_i/axi_interconnect_1_M_ARESETN[3]
    SLICE_X14Y46.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0
    SLICE_X28Y84.SR      net (fanout=68)       4.759   base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst
    SLICE_X28Y84.CLK     Tsrck                 0.429   base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_27
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (1.147ns logic, 8.430ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (1.381 - 1.693)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i to base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.DMUX   Tshcko                0.594   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y46.A1      net (fanout=18)       3.671   base_sys_i/axi_interconnect_1_M_ARESETN[3]
    SLICE_X14Y46.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0
    SLICE_X28Y84.SR      net (fanout=68)       4.759   base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst
    SLICE_X28Y84.CLK     Tsrck                 0.429   base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_26
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (1.147ns logic, 8.430ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (1.381 - 1.693)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i to base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.DMUX   Tshcko                0.594   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y46.A1      net (fanout=18)       3.671   base_sys_i/axi_interconnect_1_M_ARESETN[3]
    SLICE_X14Y46.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0
    SLICE_X28Y84.SR      net (fanout=68)       4.759   base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst
    SLICE_X28Y84.CLK     Tsrck                 0.429   base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]
                                                       base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_24
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (1.147ns logic, 8.430ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.518ns (Levels of Logic = 0)
  Clock Path Skew:      -0.363ns (1.383 - 1.746)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y135.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.SR      net (fanout=154)      8.633   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.CLK     Tsrck                 0.429   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59
    -------------------------------------------------  ---------------------------
    Total                                      9.518ns (0.885ns logic, 8.633ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.518ns (Levels of Logic = 0)
  Clock Path Skew:      -0.363ns (1.383 - 1.746)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y135.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.SR      net (fanout=154)      8.633   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.CLK     Tsrck                 0.429   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_58
    -------------------------------------------------  ---------------------------
    Total                                      9.518ns (0.885ns logic, 8.633ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.518ns (Levels of Logic = 0)
  Clock Path Skew:      -0.363ns (1.383 - 1.746)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y135.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.SR      net (fanout=154)      8.633   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.CLK     Tsrck                 0.429   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_57
    -------------------------------------------------  ---------------------------
    Total                                      9.518ns (0.885ns logic, 8.633ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.518ns (Levels of Logic = 0)
  Clock Path Skew:      -0.363ns (1.383 - 1.746)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y135.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.SR      net (fanout=154)      8.633   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset
    SLICE_X27Y94.CLK     Tsrck                 0.429   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_56
    -------------------------------------------------  ---------------------------
    Total                                      9.518ns (0.885ns logic, 8.633ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID7Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y104.B1     net (fanout=17)       2.490   base_sys_i/axi_interconnect_1_S_ARID[7]
    SLICE_X27Y104.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X28Y101.A6     net (fanout=2)        0.482   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X28Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X27Y78.C1      net (fanout=24)       2.203   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X27Y78.C       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[109]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1
    SLICE_X26Y78.B3      net (fanout=1)        0.727   base_sys_i/axi_interconnect_1/N102
    SLICE_X26Y78.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<0>1
    SLICE_X27Y109.CE     net (fanout=7)        1.789   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]
    SLICE_X27Y109.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_9
    -------------------------------------------------  ---------------------------
    Total                                      9.842ns (2.151ns logic, 7.691ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID7Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y104.B1     net (fanout=17)       2.490   base_sys_i/axi_interconnect_1_S_ARID[7]
    SLICE_X27Y104.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X28Y101.A6     net (fanout=2)        0.482   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X28Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X27Y78.C1      net (fanout=24)       2.203   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X27Y78.C       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[109]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1
    SLICE_X26Y78.B3      net (fanout=1)        0.727   base_sys_i/axi_interconnect_1/N102
    SLICE_X26Y78.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<0>1
    SLICE_X27Y109.CE     net (fanout=7)        1.789   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]
    SLICE_X27Y109.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_11
    -------------------------------------------------  ---------------------------
    Total                                      9.842ns (2.151ns logic, 7.691ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID7Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y104.B1     net (fanout=17)       2.490   base_sys_i/axi_interconnect_1_S_ARID[7]
    SLICE_X27Y104.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X28Y101.A6     net (fanout=2)        0.482   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X28Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X27Y78.C1      net (fanout=24)       2.203   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X27Y78.C       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[109]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1
    SLICE_X26Y78.B3      net (fanout=1)        0.727   base_sys_i/axi_interconnect_1/N102
    SLICE_X26Y78.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<0>1
    SLICE_X27Y109.CE     net (fanout=7)        1.789   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]
    SLICE_X27Y109.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_10
    -------------------------------------------------  ---------------------------
    Total                                      9.842ns (2.151ns logic, 7.691ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID7Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y104.B1     net (fanout=17)       2.490   base_sys_i/axi_interconnect_1_S_ARID[7]
    SLICE_X27Y104.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X28Y101.A6     net (fanout=2)        0.482   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X28Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X27Y78.C1      net (fanout=24)       2.203   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X27Y78.C       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[109]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1
    SLICE_X26Y78.B3      net (fanout=1)        0.727   base_sys_i/axi_interconnect_1/N102
    SLICE_X26Y78.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<0>1
    SLICE_X27Y109.CE     net (fanout=7)        1.789   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]
    SLICE_X27Y109.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_8
    -------------------------------------------------  ---------------------------
    Total                                      9.842ns (2.151ns logic, 7.691ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (1.511 - 1.530)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y132.B4     net (fanout=13)       2.787   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y132.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/storage_data1[5]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X33Y138.D6     net (fanout=12)       0.796   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[0]
    SLICE_X33Y138.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_BID[0]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<0>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y123.A2     net (fanout=9)        1.834   base_sys_i/axi_interconnect_1_S_BID[0]
    SLICE_X29Y123.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>2_SW0
    SLICE_X36Y137.C2     net (fanout=2)        2.172   base_sys_i/axi_interconnect_1/N90
    SLICE_X36Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1
    SLICE_X36Y137.D1     net (fanout=2)        0.850   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv
    SLICE_X36Y137.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.848ns (1.409ns logic, 8.439ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.846ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (1.511 - 1.530)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D2     net (fanout=13)       2.917   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X33Y138.D5     net (fanout=12)       0.664   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]
    SLICE_X33Y138.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_BID[0]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<0>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y123.A2     net (fanout=9)        1.834   base_sys_i/axi_interconnect_1_S_BID[0]
    SLICE_X29Y123.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>2_SW0
    SLICE_X36Y137.C2     net (fanout=2)        2.172   base_sys_i/axi_interconnect_1/N90
    SLICE_X36Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1
    SLICE_X36Y137.D1     net (fanout=2)        0.850   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv
    SLICE_X36Y137.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.846ns (1.409ns logic, 8.437ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR31 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y95.D1          net (fanout=5)        1.527   base_sys_i/axi_interconnect_1_S_ARADDR[31]
    SLICE_X26Y95.DMUX        Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y101.C3         net (fanout=19)       0.903   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
    SLICE_X27Y101.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_26
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X26Y103.B2         net (fanout=11)       1.171   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X26Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X26Y103.A4         net (fanout=3)        0.476   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X26Y103.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW2
    SLICE_X27Y102.B1         net (fanout=1)        0.857   base_sys_i/axi_interconnect_1/N188
    SLICE_X27Y102.B          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[125]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y102.B1         net (fanout=3)        0.837   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y102.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X31Y103.C1         net (fanout=5)        0.852   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X31Y103.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.835ns (3.212ns logic, 6.623ns route)
                                                           (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR17 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y97.B1          net (fanout=5)        1.229   base_sys_i/axi_interconnect_1_S_ARADDR[17]
    SLICE_X27Y97.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y102.C1         net (fanout=15)       1.717   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X26Y102.CMUX       Tilo                  0.360   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X36Y108.C6         net (fanout=8)        0.976   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X36Y108.C          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X36Y108.D4         net (fanout=1)        0.466   base_sys_i/axi_interconnect_1/N70
    SLICE_X36Y108.D          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X30Y102.C2         net (fanout=1)        1.286   base_sys_i/axi_interconnect_1/N234
    SLICE_X30Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X30Y103.B2         net (fanout=4)        0.969   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X30Y103.CLK        Tas                   0.043   base_sys_i/axi_interconnect_1_S_ARREADY
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.835ns (3.192ns logic, 6.643ns route)
                                                           (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.827ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR31 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y95.D1          net (fanout=5)        1.527   base_sys_i/axi_interconnect_1_S_ARADDR[31]
    SLICE_X26Y95.DMUX        Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y101.C3         net (fanout=19)       0.903   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
    SLICE_X27Y101.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_26
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X26Y103.B2         net (fanout=11)       1.171   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X26Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X26Y103.A4         net (fanout=3)        0.476   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X26Y103.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW2
    SLICE_X27Y102.B1         net (fanout=1)        0.857   base_sys_i/axi_interconnect_1/N188
    SLICE_X27Y102.B          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[125]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y102.B1         net (fanout=3)        0.837   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y102.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X31Y103.A2         net (fanout=5)        0.842   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X31Y103.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3
    -----------------------------------------------------  ---------------------------
    Total                                          9.827ns (3.214ns logic, 6.613ns route)
                                                           (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.814ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR15 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y97.B2          net (fanout=5)        1.208   base_sys_i/axi_interconnect_1_S_ARADDR[15]
    SLICE_X27Y97.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y102.C1         net (fanout=15)       1.717   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X26Y102.CMUX       Tilo                  0.360   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X36Y108.C6         net (fanout=8)        0.976   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X36Y108.C          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X36Y108.D4         net (fanout=1)        0.466   base_sys_i/axi_interconnect_1/N70
    SLICE_X36Y108.D          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X30Y102.C2         net (fanout=1)        1.286   base_sys_i/axi_interconnect_1/N234
    SLICE_X30Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X30Y103.B2         net (fanout=4)        0.969   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X30Y103.CLK        Tas                   0.043   base_sys_i/axi_interconnect_1_S_ARREADY
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.814ns (3.192ns logic, 6.622ns route)
                                                           (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.550 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y129.D2       net (fanout=17)       1.991   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X31Y129.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X31Y117.A1       net (fanout=1)        1.584   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X31Y117.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X37Y136.D1       net (fanout=27)       1.991   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X37Y136.D        Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out[13]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4
    SLICE_X36Y136.A2       net (fanout=1)        0.803   base_sys_i/axi_interconnect_1/N120
    SLICE_X36Y136.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X31Y120.CE       net (fanout=9)        1.273   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X31Y120.CLK      Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32
    ---------------------------------------------------  ---------------------------
    Total                                        9.796ns (2.154ns logic, 7.642ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.550 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y129.D2       net (fanout=17)       1.991   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X31Y129.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X31Y117.A1       net (fanout=1)        1.584   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X31Y117.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X37Y136.D1       net (fanout=27)       1.991   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X37Y136.D        Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out[13]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4
    SLICE_X36Y136.A2       net (fanout=1)        0.803   base_sys_i/axi_interconnect_1/N120
    SLICE_X36Y136.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X31Y120.CE       net (fanout=9)        1.273   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X31Y120.CLK      Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
    ---------------------------------------------------  ---------------------------
    Total                                        9.796ns (2.154ns logic, 7.642ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.550 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID10 Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y129.D2       net (fanout=17)       1.991   base_sys_i/axi_interconnect_1_S_AWID[10]
    SLICE_X31Y129.D        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X31Y117.A1       net (fanout=1)        1.584   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X31Y117.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X37Y136.D1       net (fanout=27)       1.991   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X37Y136.D        Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out[13]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4
    SLICE_X36Y136.A2       net (fanout=1)        0.803   base_sys_i/axi_interconnect_1/N120
    SLICE_X36Y136.A        Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X31Y120.CE       net (fanout=9)        1.273   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X31Y120.CLK      Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33
    ---------------------------------------------------  ---------------------------
    Total                                        9.796ns (2.154ns logic, 7.642ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (1.511 - 1.530)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D2     net (fanout=13)       2.917   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X35Y139.D5     net (fanout=12)       0.850   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]
    SLICE_X35Y139.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_bid_i[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<5>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[5].mux_s2_inst
    SLICE_X28Y124.A2     net (fanout=9)        2.075   base_sys_i/axi_interconnect_1_S_BID[5]
    SLICE_X28Y124.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o12
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>3
    SLICE_X36Y137.C4     net (fanout=2)        1.691   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>3
    SLICE_X36Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1
    SLICE_X36Y137.D1     net (fanout=2)        0.850   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv
    SLICE_X36Y137.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (1.409ns logic, 8.383ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.787ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (1.510 - 1.530)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D2     net (fanout=13)       2.917   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X34Y140.D5     net (fanout=12)       1.023   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]
    SLICE_X34Y140.CMUX   Topdc                 0.539   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/storage_data1[9]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<4>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[4].mux_s2_inst
    SLICE_X29Y123.D4     net (fanout=9)        2.405   base_sys_i/axi_interconnect_1_S_BID[4]
    SLICE_X29Y123.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
    SLICE_X37Y137.A6     net (fanout=2)        1.187   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
    SLICE_X37Y137.A      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>5
    SLICE_X36Y135.D1     net (fanout=2)        0.843   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop[5]
    SLICE_X36Y135.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (1.412ns logic, 8.375ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 4)
  Clock Path Skew:      -0.314ns (1.379 - 1.693)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X29Y62.A1      net (fanout=19)       2.881   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X29Y62.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU_Out_Reg[23]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_SW0
    SLICE_X28Y65.B5      net (fanout=3)        0.583   base_sys_i/axi_bram_ctrl_1/N44
    SLICE_X28Y65.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/areset_d[1]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_1
    SLICE_X30Y88.B2      net (fanout=3)        2.054   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1
    SLICE_X30Y88.B       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[14]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X29Y67.A2      net (fanout=30)       3.052   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[26]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (0.923ns logic, 8.570ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.738ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.169 - 0.237)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID3Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y114.D1     net (fanout=17)       2.427   base_sys_i/axi_interconnect_1_S_ARID[3]
    SLICE_X26Y114.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122
    SLICE_X26Y114.C4     net (fanout=1)        0.740   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
    SLICE_X26Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X26Y87.A6      net (fanout=18)       1.309   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X26Y87.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X26Y92.D2      net (fanout=11)       1.377   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X26Y92.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<5>
    SLICE_X26Y93.D1      net (fanout=9)        1.061   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[5]
    SLICE_X26Y93.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv1
    SLICE_X27Y92.CE      net (fanout=1)        0.549   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv
    SLICE_X27Y92.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.738ns (2.275ns logic, 7.463ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.787ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (1.511 - 1.530)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D2     net (fanout=13)       2.917   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i
    SLICE_X32Y131.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X34Y140.D5     net (fanout=12)       1.023   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]
    SLICE_X34Y140.CMUX   Topdc                 0.539   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/storage_data1[9]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<4>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[4].mux_s2_inst
    SLICE_X29Y123.D4     net (fanout=9)        2.405   base_sys_i/axi_interconnect_1_S_BID[4]
    SLICE_X29Y123.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
    SLICE_X36Y137.C5     net (fanout=2)        1.180   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop<5>1
    SLICE_X36Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1
    SLICE_X36Y137.D1     net (fanout=2)        0.850   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv
    SLICE_X36Y137.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (1.412ns logic, 8.375ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.490ns (Levels of Logic = 4)
  Clock Path Skew:      -0.314ns (1.379 - 1.693)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X29Y62.A1      net (fanout=19)       2.881   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X29Y62.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU_Out_Reg[23]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_SW0
    SLICE_X28Y65.B5      net (fanout=3)        0.583   base_sys_i/axi_bram_ctrl_1/N44
    SLICE_X28Y65.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/areset_d[1]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_1
    SLICE_X30Y88.B2      net (fanout=3)        2.054   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1
    SLICE_X30Y88.B       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[14]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X29Y67.B2      net (fanout=30)       3.051   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X29Y67.CLK     Tas                   0.093   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[26]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT26
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_7
    -------------------------------------------------  ---------------------------
    Total                                      9.490ns (0.921ns logic, 8.569ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X0Y7.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X0Y7.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X0Y3.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X0Y3.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X0Y6.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X0Y6.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X0Y4.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X0Y4.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X3Y28.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X3Y28.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X3Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X3Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X3Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X3Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X0Y5.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X0Y5.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X1Y5.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X1Y5.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X4Y26.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X4Y26.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X4Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y112.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X39Y112.BX     net (fanout=1)        0.520   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X39Y112.CLK    Tdick                 0.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y112.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X39Y112.CX     net (fanout=1)        0.519   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X39Y112.CLK    Tdick                 0.061   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.217ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y137.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X37Y137.BX     net (fanout=1)        0.645   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X37Y137.CLK    Tdick                 0.081   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.537ns logic, 0.645ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Delay:                  1.120ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y137.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X37Y137.CX     net (fanout=1)        0.568   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X37Y137.CLK    Tdick                 0.061   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.517ns logic, 0.568ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_Clk_To_LowClk_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.563ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1 (FF)
  Data Path Delay:      1.222ns (Levels of Logic = 0)
  Clock Path Skew:      -0.306ns (2.878 - 3.184)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y142.DQ     Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
    SLICE_X31Y146.AX     net (fanout=2)        0.637   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
    SLICE_X31Y146.CLK    Tdick                 0.067   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg2
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.585ns logic, 0.637ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_LowClk_To_Clk_path" TIG;

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.593ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (2.869 - 3.169)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y140.B3     net (fanout=3)        1.769   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.A4     net (fanout=1)        0.800   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (0.689ns logic, 2.569ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  3.574ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.239ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (2.869 - 3.169)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y140.B2     net (fanout=3)        1.750   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.A4     net (fanout=1)        0.800   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (0.689ns logic, 2.550ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  3.346ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X26Y135.D3     net (fanout=3)        1.644   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X26Y135.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.A1     net (fanout=1)        0.680   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (0.689ns logic, 2.324ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay:                  3.233ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (2.869 - 3.169)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X27Y118.A2     net (fanout=3)        0.992   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X27Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[47]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.A5     net (fanout=1)        1.217   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (0.689ns logic, 2.209ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  3.182ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.849ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X26Y135.D1     net (fanout=3)        1.480   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X26Y135.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.A1     net (fanout=1)        0.680   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.689ns logic, 2.160ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay:                  3.142ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.809ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X26Y135.D2     net (fanout=3)        1.440   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X26Y135.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.A1     net (fanout=1)        0.680   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (0.689ns logic, 2.120ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  3.016ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y124.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X26Y130.A2     net (fanout=3)        1.203   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X26Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.A3     net (fanout=1)        0.859   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.627ns logic, 2.062ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay:                  3.004ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y125.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X26Y130.A1     net (fanout=3)        1.191   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X26Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.A3     net (fanout=1)        0.859   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.627ns logic, 2.050ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  2.930ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.869 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X27Y118.A1     net (fanout=3)        0.688   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X27Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[47]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.A5     net (fanout=1)        1.217   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (0.689ns logic, 1.905ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay:                  2.897ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.562ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (2.869 - 3.169)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X27Y118.A3     net (fanout=3)        0.656   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X27Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[47]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.A5     net (fanout=1)        1.217   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.689ns logic, 1.873ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Delay:                  2.835ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y125.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X27Y135.B4     net (fanout=3)        1.220   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X27Y135.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.A2     net (fanout=1)        0.661   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.627ns logic, 1.881ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay:                  2.800ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y124.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X26Y130.A4     net (fanout=3)        0.987   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X26Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.A3     net (fanout=1)        0.859   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.627ns logic, 1.846ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay:                  2.698ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.362ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.869 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X27Y118.A4     net (fanout=3)        0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X27Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[47]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.A5     net (fanout=1)        1.217   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.689ns logic, 1.673ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay:                  2.695ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.368ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y125.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X26Y130.A3     net (fanout=3)        0.882   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X26Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.A3     net (fanout=1)        0.859   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (0.627ns logic, 1.741ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay:                  2.677ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y128.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X27Y131.B3     net (fanout=3)        0.977   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X27Y131.BMUX   Tilo                  0.360   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X26Y135.A6     net (fanout=1)        0.504   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.863ns logic, 1.481ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Delay:                  2.672ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.326ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (2.869 - 3.180)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y141.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y140.B1     net (fanout=3)        0.837   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.A4     net (fanout=1)        0.800   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.689ns logic, 1.637ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.606ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y128.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X26Y135.D4     net (fanout=3)        0.966   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X26Y135.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.A1     net (fanout=1)        0.680   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.627ns logic, 1.646ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Delay:                  2.587ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.305ns (2.869 - 3.174)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y134.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X27Y135.B2     net (fanout=3)        0.959   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X27Y135.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.A2     net (fanout=1)        0.661   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.627ns logic, 1.620ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay:                  2.578ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.245ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y128.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X27Y131.B4     net (fanout=3)        0.880   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X27Y131.BMUX   Tilo                  0.358   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X26Y135.A6     net (fanout=1)        0.504   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.861ns logic, 1.384ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Delay:                  2.572ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (2.869 - 3.180)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y141.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y140.B4     net (fanout=3)        0.737   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.A4     net (fanout=1)        0.800   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.689ns logic, 1.537ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay:                  2.539ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y124.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X26Y130.A6     net (fanout=3)        0.726   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X26Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.A3     net (fanout=1)        0.859   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.627ns logic, 1.585ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay:                  2.526ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.869 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X27Y118.A5     net (fanout=3)        0.284   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X27Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[47]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.A5     net (fanout=1)        1.217   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.689ns logic, 1.501ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay:                  2.491ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.164ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y124.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X26Y130.A5     net (fanout=3)        0.678   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X26Y130.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.A3     net (fanout=1)        0.859   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.627ns logic, 1.537ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Delay:                  2.469ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X26Y135.D6     net (fanout=3)        0.767   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X26Y135.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.A1     net (fanout=1)        0.680   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.689ns logic, 1.447ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Delay:                  2.462ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.122ns (Levels of Logic = 2)
  Clock Path Skew:      -0.305ns (2.869 - 3.174)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y134.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X27Y135.B1     net (fanout=3)        0.834   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X27Y135.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.A2     net (fanout=1)        0.661   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.627ns logic, 1.495ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay:                  2.427ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.081ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (2.869 - 3.180)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y141.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y140.B5     net (fanout=3)        0.592   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.A4     net (fanout=1)        0.800   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.689ns logic, 1.392ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Delay:                  2.419ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.083ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (2.869 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X27Y118.A6     net (fanout=3)        0.177   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X27Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[47]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.A5     net (fanout=1)        1.217   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.689ns logic, 1.394ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Delay:                  2.412ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.085ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.869 - 3.161)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y125.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X27Y135.B6     net (fanout=3)        0.797   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X27Y135.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.A2     net (fanout=1)        0.661   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.627ns logic, 1.458ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay:                  2.288ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.305ns (2.869 - 3.174)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y134.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X27Y135.B3     net (fanout=3)        0.660   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X27Y135.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X26Y135.A2     net (fanout=1)        0.661   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.627ns logic, 1.321ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay:                  2.287ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.954ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.869 - 3.167)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y128.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X26Y135.D5     net (fanout=3)        0.647   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X26Y135.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X26Y135.A1     net (fanout=1)        0.680   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X26Y135.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.627ns logic, 1.327ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 352672 paths, 0 nets, and 105963 connections

Design statistics:
   Minimum period:   9.993ns{1}   (Maximum frequency: 100.070MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 04 18:35:59 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1109 MB



