<annotationInfo>
<item  id="16" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="59" name="tmp_2" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_2_fu_103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="18" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="60" name="p_Val2_1_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_1_cast_fu_111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="20" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="61" name="tmp_s" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_s_fu_119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="63" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="22" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="r_V_6" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="r_V_6_fu_129_p2" latency="0" BRAM="-1" DSP="4" FF="0" LUT="35" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="23" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="lhs_V_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="lhs_V_cast_fu_135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="24" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="rhs_V" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="rhs_V_fu_139_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="25" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="rhs_V_1_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="rhs_V_1_cast_fu_147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="26" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="ret_V" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="ret_V_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="112" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="27" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="p_Val2_3" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_3_fu_157_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="28" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="tmp_3" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_3_fu_167_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="29" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="tmp_5_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_5_cast_fu_175_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="30" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="62" name="p_Val2_4" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_4_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="31" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="r_V" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="r_V_fu_186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="32" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="r_V_7" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="r_V_7_fu_190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="72" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="33" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="lhs_V" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="lhs_V_fu_196_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="34" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="ret_V_1" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="ret_V_1_fu_204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="112" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="35" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="p_Val2_7" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_7_fu_210_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="36" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="tmp_4" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_4_fu_220_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="37" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="tmp_9_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_9_cast_fu_228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="38" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="63" name="p_Val2_8" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_8_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="42" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="70" name="r_V_s" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="r_V_s_fu_252_p2" latency="0" BRAM="-1" DSP="9" FF="0" LUT="35" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="43" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="70" name="rhs_V_1" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="rhs_V_1_fu_258_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="44" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="70" name="ret_V_2" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="ret_V_2_fu_266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="111" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="45" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="70" name="tmp_1" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_1_fu_272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="46" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="71" name="lhs_V_1" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="lhs_V_1_fu_282_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="47" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="71" name="ret_V_3" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="ret_V_3_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="111" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="48" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="71" name="p_Val2_12" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_12_fu_296_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="51" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="80" name="tmp_5" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_5_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="52" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="81" name="tmp_7" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_7_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="54" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="r_V_8" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="r_V_8_fu_328_p2" latency="0" BRAM="-1" DSP="8" FF="0" LUT="47" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="55" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="tmp_6" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_6_fu_334_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="56" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="p_Val2_17_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_17_cast_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="57" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="tmp_8" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_8_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="58" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="tmp_19_cast_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_19_cast_cast_fu_356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="59" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="p_Val2_14" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_14_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="63" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="60" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="p_Val2_18_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="x_out_0_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="61" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="86" name="p_Val2_18_cast_cas" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_18_cast_cas_fu_371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="64" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="r_V_9" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="r_V_9_fu_385_p2" latency="0" BRAM="-1" DSP="4" FF="0" LUT="47" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="65" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="tmp_9" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_9_fu_391_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="66" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="p_Val2_20_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_20_cast_fu_401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="67" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="tmp_10" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_10_fu_405_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="68" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="tmp_24_cast_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="tmp_24_cast_cast_fu_413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="69" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="p_Val2_16" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_16_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="57" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="70" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="p_Val2_21_cast" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="x_out_1_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
<item  id="71" filename="FpgaRLCSolver/RLC_Circuit.hpp" linenumber="87" name="p_Val2_21_cast_cas" contextFuncName="RLC_Circuit_solver&lt;0, ap_fixed&lt;64, 24, 0, 3, 0&gt; &gt;" moduleName="RLC_Circuit_solverCore" rtlName="p_Val2_21_cast_cas_fu_428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/local-home/svg-hka/fzj/jugit/SolverCodegen/examples/RLC"><\/item>
</annotationInfo>
