#ifndef TARGWAATANAZA_H
#define TARGWAATANAZA_H
/* ========================================================================
FILE: TARGWAATANAZA

Copyright (c) 2001-2016 by QUALCOMM Incorporated.  All Rights Reserved.        
=========================================================================== */

#define CONVERT_TO_MB_SHIFT 20
#define SD_PATH "/mmc1/"
#define SD_RAM_DUMP_PATH SD_PATH "ram_dump/"
#define MEMORY_REGION1 {SCL_IMEM_BASE, SCL_IMEM_SIZE, "OCIMEM", "OCIMEM.BIN"}
#define MEMORY_REGION2 {SCL_RPM_CODE_RAM_BASE, SCL_RPM_CODE_RAM_SIZE, "RPM Code RAM region", "CODERAM.BIN"}
#define MEMORY_REGION3 {SCL_RPM_DATA_RAM_BASE, SCL_RPM_DATA_RAM_SIZE, "RPM Data RAM region", "DATARAM.BIN"}
#define MEMORY_REGION4 {SCL_RPM_MSG_RAM_BASE, SCL_RPM_MSG_RAM_SIZE, "RPM MSG RAM region", "MSGRAM.BIN"}
#define MEMORY_REGION_LAST {NULL, NULL, NULL, NULL}
#define MEMORY_REGION_TABLE MEMORY_REGION1,MEMORY_REGION2,MEMORY_REGION3,MEMORY_REGION4,MEMORY_REGION_LAST
#define WHITELIST_REGION1 {DDR_MEM_BASE, (SCL_SBL1_DDR_DATA_BASE - DDR_MEM_BASE)} 
#define WHITELIST_REGION2 {SCL_SBL1_DDR_DATA_BASE + SCL_SBL1_DDR_DATA_SIZE, SCL_SHARED_RAM_BASE - (SCL_SBL1_DDR_DATA_BASE + SCL_SBL1_DDR_DATA_SIZE)}
#define WHITELIST_REGION3 {SCL_SHARED_RAM_BASE + SCL_SHARED_RAM_SIZE, (DDR_MEM_SIZE - SCL_SHARED_RAM_SIZE) - (SCL_SHARED_RAM_BASE - DDR_MEM_BASE) -1}
#define WHITELIST_REGION4 {SCL_RPM_CODE_RAM_BASE, SCL_RPM_CODE_RAM_SIZE} 
#define WHITELIST_REGION5 {SCL_RPM_DATA_RAM_BASE, SCL_RPM_DATA_RAM_SIZE}
#define WHITELIST_REGION_LAST {NULL, NULL}
#define SBL1_WHITELIST_REGION_TABLE WHITELIST_REGION1,WHITELIST_REGION2,WHITELIST_REGION3,WHITELIST_REGION4,WHITELIST_REGION5,WHITELIST_REGION_LAST
#define FEATURE_EFS_EFS2_ON_RMTS
#define BOOT_IMAGES_NUM_ENTRIES 4
#define SCL_SBL1_TOTAL_SIZE 0x007B000
#define SCL_SBL1_IMAGE_BASE 0x08005800
#define SCL_DEVICEPROGRAMMER_IMAGE_BASE 0x08006000
#define SCL_SBL1_CODE_SIZE 0x0040000
#define SCL_SBL1_VECTOR_BASE SCL_SBL1_CODE_BASE
#define SCL_SBL1_VECTOR_SIZE 0x00000020
#define SCL_SBL1_STACKS_BASE (SCL_SBL1_CODE_BASE + SCL_SBL1_CODE_SIZE)
#define SCL_SBL1_STACKS_SIZE (SCL_SBL1_SVC_STACK_SIZE + SCL_SBL1_UND_STACK_SIZE + SCL_SBL1_ABT_STACK_SIZE)
#define SCL_SBL1_SVC_STACK_SIZE 0x0002000
#define SCL_SBL1_UND_STACK_SIZE 0x0002000
#define SCL_SBL1_ABT_STACK_SIZE 0x0002000
#define SCL_SBL1_DATA_BASE (SCL_SBL1_STACKS_BASE + SCL_SBL1_STACKS_SIZE)
#define SCL_SBL1_DATA_SIZE (SCL_SBL1_TOTAL_SIZE - SCL_SBL1_CODE_SIZE - SCL_SBL1_STACKS_SIZE)
#define SCL_DDR_TRAINING_DATA_BUF_BASE (SCL_SBL1_CODE_BASE + SCL_SBL1_TOTAL_SIZE)
#define SCL_BOOT_L2_LOCK_BASE 0x08000000
#define SCL_BOOT_L2_LOCK_SIZE 0x0080000
#define SCL_SBL1_CRASH_DUMP_DATA_BASE 0x8F600000
#define SCL_SBL1_CRASH_DUMP_DATA_SIZE 0x0000400
#define SCL_RPM_CODE_RAM_BASE 0x00200000
#define SCL_RPM_CODE_RAM_SIZE 0x0020000
#define SCL_RPM_DATA_RAM_BASE 0x00290000
#define SCL_RPM_DATA_RAM_SIZE 0x0010000
#define SCL_RPM_MSG_RAM_BASE 0x00060000
#define SCL_RPM_MSG_RAM_SIZE 0x0005000
#define SCL_SYSTEM_DEBUG_BASE (SCL_RPM_CODE_RAM_BASE + SCL_RPM_CODE_RAM_SIZE)
#define SCL_SYSTEM_DEBUG_SIZE 0x0004000
#define SCL_SYSTEM_DEBUG_CO_RO_BASE (SCL_SYSTEM_DEBUG_BASE)
#define SCL_SYSTEM_DEBUG_CO_RO_SIZE 0x0003000
#define SCL_SYSTEM_DEBUG_DATA_BASE (SCL_SYSTEM_DEBUG_BASE + SCL_SYSTEM_DEBUG_CO_RO_SIZE)
#define SCL_SYSTEM_DEBUG_DATA_SIZE (SCL_SYSTEM_DEBUG_SIZE - SCL_SYSTEM_DEBUG_CO_RO_SIZE)
#define MMU_POST_RPM_MEM_REGION_BASE (SCL_SYSTEM_DEBUG_BASE + SCL_SYSTEM_DEBUG_SIZE)
#define MMU_POST_RPM_MEM_REGION_SIZE (0x0100000 - SCL_RPM_CODE_RAM_SIZE - SCL_SYSTEM_DEBUG_SIZE)
#define SCL_HOSTDL_CODE_BASE 0x02A00000
#define SCL_HOSTDL_TOTAL_SIZE 0x0200000
#define SCL_IMEM_BASE 0x08600000
#define SCL_IMEM_SIZE 0x0004000
#define SHARED_IMEM_BASE SCL_IMEM_BASE
#define SHARED_IMEM_SIZE 0x0001000
#define SHARED_IMEM_BOOT_BASE SHARED_IMEM_BASE
#define SHARED_IMEM_BOOT_SIZE 200
#define SHARED_IMEM_USB_BASE (SHARED_IMEM_BOOT_BASE + SHARED_IMEM_BOOT_SIZE)
#define SHARED_IMEM_USB_SIZE 200
#define SHARED_IMEM_BOOT_CDT_BASE (SHARED_IMEM_USB_BASE + SHARED_IMEM_USB_SIZE)
#define SHARED_IMEM_BOOT_CDT_SIZE 0x0000400
#define SHARED_IMEM_DDR_BASE (SHARED_IMEM_BOOT_CDT_BASE + SHARED_IMEM_BOOT_CDT_SIZE)
#define SHARED_IMEM_DDR_SIZE 200
#define SHARED_IMEM_HLOS_BASE (SHARED_IMEM_DDR_BASE + SHARED_IMEM_DDR_SIZE)
#define SHARED_IMEM_HLOS_SIZE 200
#define SHARED_IMEM_RPM_BASE (SHARED_IMEM_HLOS_BASE + SHARED_IMEM_HLOS_SIZE)
#define SHARED_IMEM_RPM_SIZE 8
#define SHARED_IMEM_QDSS_BASE (SHARED_IMEM_RPM_BASE + SHARED_IMEM_RPM_SIZE)
#define SHARED_IMEM_QDSS_SIZE 12
#define SHARED_IMEM_SECUREMSM_BASE (SHARED_IMEM_QDSS_BASE + SHARED_IMEM_QDSS_SIZE)
#define SHARED_IMEM_SECUREMSM_SIZE 512
#define SHARED_IMEM_PERIPHERAL_DEBUG_BASE (SHARED_IMEM_SECUREMSM_BASE + SHARED_IMEM_SECUREMSM_SIZE)
#define SHARED_IMEM_PERIPHERAL_DEBUG_SIZE 24
#define SHARED_IMEM_PIL_BASE (SHARED_IMEM_PERIPHERAL_DEBUG_BASE + SHARED_IMEM_PERIPHERAL_DEBUG_SIZE)
#define SHARED_IMEM_PIL_SIZE 200
#define SHARED_IMEM_TZ_BASE (SHARED_IMEM_PIL_BASE + SHARED_IMEM_PIL_SIZE)
#define SHARED_IMEM_TZ_SIZE 128
#define SHARED_IMEM_OEM_BASE (SHARED_IMEM_TZ_BASE + SHARED_IMEM_TZ_SIZE)
#define SHARED_IMEM_OEM_SIZE 100
#define SHARED_IMEM_SDI_BASE (SHARED_IMEM_OEM_BASE + SHARED_IMEM_OEM_SIZE)
#define SHARED_IMEM_SDI_SIZE 32
#define SHARED_IMEM_MODEM_BASE (SHARED_IMEM_SDI_BASE + SHARED_IMEM_SDI_SIZE)
#define SHARED_IMEM_MODEM_SIZE 4
#define SHARED_IMEM_UNUSED_SPACE_BASE (SHARED_IMEM_MODEM_BASE + SHARED_IMEM_MODEM_SIZE)
#define SHARED_IMEM_UNUSED_SPACE_SIZE 1152
#define SHARED_IMEM_BOOTROM_BASE (SHARED_IMEM_UNUSED_SPACE_BASE + SHARED_IMEM_UNUSED_SPACE_SIZE)
#define SHARED_IMEM_BOOTROM_SIZE 100
#define DDR_MEM_BASE 0x80000000
#define DDR_MEM_SIZE 0x80000000
#define SCL_SBL1_DDR_DATA_BASE 0x87C00000
#define SCL_SBL1_DDR_DATA_SIZE 0x00E0000
#define SCL_SBL1_DDR_ZI_BASE SCL_SBL1_DDR_DATA_BASE
#define SCL_SBL1_DDR_ZI_SIZE 0x0068000
#define SCL_SBL1_DDR_PAGE_TABLE_BASE (SCL_SBL1_DDR_ZI_BASE + SCL_SBL1_DDR_ZI_SIZE)
#define SCL_SBL1_DDR_PAGE_TABLE_SIZE 0x0008000
#define SCL_DLOAD_BUFFERS_BASE (SCL_SBL1_DDR_PAGE_TABLE_BASE + SCL_SBL1_DDR_PAGE_TABLE_SIZE)
#define SCL_SBL1_DDR_BOOT_LOG_META_INFO_BASE (SCL_SBL1_DDR_BOOT_LOG_BUF_BASE - SCL_SBL1_BOOT_LOG_META_INFO_SIZE)
#define SCL_SBL1_DDR_BOOT_LOG_META_INFO_SIZE SCL_SBL1_BOOT_LOG_META_INFO_SIZE
#define SCL_SBL1_DDR_BOOT_LOG_BUF_BASE (SCL_SBL1_DDR_DATA_BASE + SCL_SBL1_DDR_DATA_SIZE - SCL_SBL1_DDR_BOOT_LOG_BUF_SIZE)
#define SCL_SBL1_DDR_BOOT_LOG_BUF_SIZE 2496
#define SCL_SHARED_RAM_BASE 0x87D00000
#define SCL_SHARED_RAM_SIZE 0x0100000
#define SCL_QSEE_CODE_BASE 0x87E80000
#define SCL_QSEE_TOTAL_SIZE 0x00180000
#define SCL_QHEE_CODE_BASE 0x87E80000
#define SCL_QHEE_TOTAL_SIZE 0x0100000
#define SCL_APPSBL_CODE_BASE 0x8F600000
#define SCL_APPSBL_TOTAL_SIZE 0x0A00000
#define SCL_SBL1_BOOT_LOG_META_INFO_SIZE 64
#define SCL_SBL1_BOOT_LOG_BUF_SIZE 2048
#define PBL_APPS_ROM_BASE 0x00100000
#define PBL_APPS_ROM_SIZE 96KB
#define SBL1_DEBUG_COOKIE_ADDR (SHARED_IMEM_PERIPHERAL_DEBUG_BASE + 0x10)
#define SBL1_DEBUG_COOKIE_VAL 0x53444247
#define SCL_DDR_TRAINING_DATA_BUF_SIZE 2048
#define DDR_XO_SPEED_IN_KHZ 19200
#define SCL_IRAM_BASE SCL_RPM_CODE_RAM_BASE
#define SCL_IRAM_SIZE SCL_RPM_CODE_RAM_SIZE
#define SCL_MODEM_EFS_RAM_SIZE 0x0300000
#define HASH_SEGMENT_SIZE 0xA000
#define IMAGE_KEY_EMMCBLD_IMG_DEST_ADDR SCL_SBL1_CODE_BASE+80
#define IMAGE_KEY_DEVICEPROGRAMMER_IMG_DEST_ADDR SCL_SBL1_CODE_BASE+80
#define IMAGE_KEY_EHOSTDL_IMG_DEST_ADDR SCL_SBL1_CODE_BASE+0x50
#define IMAGE_KEY_HOSTDL_IMG_DEST_ADDR SCL_HOSTDL_CODE_BASE+0x28
#define EFS_PAGE_SIZE 4096
#define SCL_SBL1_CODE_BASE SCL_SBL1_IMAGE_BASE




#endif /* TARGWAATANAZA_H */
