{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627054419190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627054419190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:03:38 2021 " "Processing started: Fri Jul 23 20:03:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627054419190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627054419190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mode -c mode " "Command: quartus_map --read_settings_files=on --write_settings_files=off mode -c mode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627054419191 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627054419576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recognizer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recognizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recognizer " "Found entity 1: recognizer" {  } { { "recognizer.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/recognizer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode3_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mode3_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode3_module " "Found entity 1: mode3_module" {  } { { "mode3_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode3_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode3_digit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mode3_digit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode3_digit " "Found entity 1: mode3_digit" {  } { { "mode3_digit.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode3_digit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode " "Found entity 1: mode" {  } { { "mode.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2bitfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2bitfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2bitFA " "Found entity 1: 2bitFA" {  } { { "2bitFA.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/2bitFA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3bitfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3bitfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3bitFA " "Found entity 1: 3bitFA" {  } { { "3bitFA.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/3bitFA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bitfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitFA " "Found entity 1: 4bitFA" {  } { { "4bitFA.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/4bitFA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode11_modul.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mode11_modul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode11_modul " "Found entity 1: mode11_modul" {  } { { "mode11_modul.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_modul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode11_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mode11_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode11_module " "Found entity 1: mode11_module" {  } { { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bitfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bitfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bitFA " "Found entity 1: 5bitFA" {  } { { "5bitFA.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/5bitFA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054419657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054419657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/summer/DSD_lab_summer2021/sections/az1/shematic/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054420251 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/summer/DSD_lab_summer2021/sections/az1/shematic/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627054420251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627054420251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mode11_module " "Elaborating entity \"mode11_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627054420288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bitFA 5bitFA:inst7 " "Elaborating entity \"5bitFA\" for hierarchy \"5bitFA:inst7\"" {  } { { "mode11_module.bdf" "inst7" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -416 808 944 -320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder 5bitFA:inst7\|fulladder:inst3 " "Elaborating entity \"fulladder\" for hierarchy \"5bitFA:inst7\|fulladder:inst3\"" {  } { { "5bitFA.bdf" "inst3" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/5bitFA.bdf" { { 480 1208 1304 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst4 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst4\"" {  } { { "mode11_module.bdf" "inst4" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -576 616 728 -528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/summer/DSD_lab_summer2021/sections/az1/shematic/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/summer/DSD_lab_summer2021/sections/az1/shematic/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627054420345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420345 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/summer/DSD_lab_summer2021/sections/az1/shematic/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627054420345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitFA 4bitFA:inst " "Elaborating entity \"4bitFA\" for hierarchy \"4bitFA:inst\"" {  } { { "mode11_module.bdf" "inst" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -504 472 608 -408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA 4bitFA:inst\|HA:inst " "Elaborating entity \"HA\" for hierarchy \"4bitFA:inst\|HA:inst\"" {  } { { "4bitFA.bdf" "inst" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/4bitFA.bdf" { { 152 360 456 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627054420349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627054421373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627054421373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627054421408 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627054421408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627054421408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627054421408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627054421432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:03:41 2021 " "Processing ended: Fri Jul 23 20:03:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627054421432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627054421432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627054421432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627054421432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627054422586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627054422587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:03:42 2021 " "Processing started: Fri Jul 23 20:03:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627054422587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627054422587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mode -c mode " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mode -c mode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627054422587 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627054422683 ""}
{ "Info" "0" "" "Project  = mode" {  } {  } 0 0 "Project  = mode" 0 0 "Fitter" 0 0 1627054422683 ""}
{ "Info" "0" "" "Revision = mode" {  } {  } 0 0 "Revision = mode" 0 0 "Fitter" 0 0 1627054422683 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1627054422756 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mode EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design mode" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1627054422834 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627054422916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627054422928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627054423127 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627054423127 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627054423128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627054423128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627054423128 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627054423128 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode11_res " "Pin mode11_res not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { mode11_res } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -264 1360 1536 -248 "mode11_res" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode11_res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "firstdigit\[2\] " "Pin firstdigit\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { firstdigit[2] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -584 -72 96 -568 "firstdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { firstdigit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "thirddigit\[2\] " "Pin thirddigit\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { thirddigit[2] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -336 16 184 -320 "thirddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { thirddigit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "thirddigit\[0\] " "Pin thirddigit\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { thirddigit[0] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -336 16 184 -320 "thirddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { thirddigit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "firstdigit\[0\] " "Pin firstdigit\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { firstdigit[0] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -584 -72 96 -568 "firstdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { firstdigit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "firstdigit\[1\] " "Pin firstdigit\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { firstdigit[1] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -584 -72 96 -568 "firstdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { firstdigit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "thirddigit\[1\] " "Pin thirddigit\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { thirddigit[1] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -336 16 184 -320 "thirddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { thirddigit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconddigit\[2\] " "Pin seconddigit\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { seconddigit[2] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -456 16 192 -440 "seconddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seconddigit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forthdigit\[2\] " "Pin forthdigit\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { forthdigit[2] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -248 24 192 -232 "forthdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forthdigit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forthdigit\[0\] " "Pin forthdigit\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { forthdigit[0] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -248 24 192 -232 "forthdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forthdigit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconddigit\[0\] " "Pin seconddigit\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { seconddigit[0] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -456 16 192 -440 "seconddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seconddigit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconddigit\[1\] " "Pin seconddigit\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { seconddigit[1] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -456 16 192 -440 "seconddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seconddigit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forthdigit\[1\] " "Pin forthdigit\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { forthdigit[1] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -248 24 192 -232 "forthdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forthdigit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "thirddigit\[3\] " "Pin thirddigit\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { thirddigit[3] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -336 16 184 -320 "thirddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { thirddigit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "firstdigit\[3\] " "Pin firstdigit\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { firstdigit[3] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -584 -72 96 -568 "firstdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { firstdigit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forthdigit\[3\] " "Pin forthdigit\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { forthdigit[3] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -248 24 192 -232 "forthdigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forthdigit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seconddigit\[3\] " "Pin seconddigit\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { seconddigit[3] } } } { "mode11_module.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/mode11_module.bdf" { { -456 16 192 -440 "seconddigit" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seconddigit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627054423164 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1627054423164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mode.sdc " "Synopsys Design Constraints File file not found: 'mode.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627054423291 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627054423291 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1627054423292 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1627054423292 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627054423293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627054423294 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627054423295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627054423295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627054423296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627054423297 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627054423297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627054423297 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627054423297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627054423297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1627054423298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627054423298 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 16 1 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 16 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1627054423299 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1627054423299 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627054423299 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627054423300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627054423300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627054423300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627054423300 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1627054423300 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627054423300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627054423310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627054423809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627054423853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627054423861 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627054423966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627054423966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627054424017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/az1/shematic/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1627054424384 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627054424384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627054424430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1627054424433 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1627054424433 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627054424433 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1627054424439 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627054424442 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mode11_res 0 " "Pin \"mode11_res\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627054424444 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1627054424444 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627054424491 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627054424499 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627054424551 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627054424678 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1627054424706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/summer/DSD_lab_summer2021/sections/az1/shematic/output_files/mode.fit.smsg " "Generated suppressed messages file D:/summer/DSD_lab_summer2021/sections/az1/shematic/output_files/mode.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627054424776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627054424908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:03:44 2021 " "Processing ended: Fri Jul 23 20:03:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627054424908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627054424908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627054424908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627054424908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627054425901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627054425901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:03:45 2021 " "Processing started: Fri Jul 23 20:03:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627054425901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627054425901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mode -c mode " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mode -c mode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627054425902 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1627054426435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627054426460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627054426763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:03:46 2021 " "Processing ended: Fri Jul 23 20:03:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627054426763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627054426763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627054426763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627054426763 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627054427372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627054427991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627054427991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:03:47 2021 " "Processing started: Fri Jul 23 20:03:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627054427991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627054427991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mode -c mode " "Command: quartus_sta mode -c mode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627054427992 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1627054428101 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627054428238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mode.sdc " "Synopsys Design Constraints File file not found: 'mode.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1627054428352 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1627054428353 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1627054428353 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1627054428354 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1627054428356 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1627054428363 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1627054428365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428395 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1627054428408 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1627054428410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1627054428424 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1627054428424 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1627054428425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627054428771 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1627054428777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1627054428800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1627054428800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627054428860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:03:48 2021 " "Processing ended: Fri Jul 23 20:03:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627054428860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627054428860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627054428860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627054428860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627054429877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627054429878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:03:49 2021 " "Processing started: Fri Jul 23 20:03:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627054429878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627054429878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mode -c mode " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mode -c mode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627054429878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mode.vo D:/summer/DSD_lab_summer2021/sections/az1/shematic/simulation/modelsim/ simulation " "Generated file mode.vo in folder \"D:/summer/DSD_lab_summer2021/sections/az1/shematic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1627054430198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627054430238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:03:50 2021 " "Processing ended: Fri Jul 23 20:03:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627054430238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627054430238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627054430238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627054430238 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627054430826 ""}
