Fitter report for fir_dac
Fri May 09 10:55:00 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Fri May 09 10:54:58 2014    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; fir_dac                                  ;
; Top-level Entity Name              ; fir_dac                                  ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C5T144C8                              ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 1,678 / 4,608 ( 36 % )                   ;
;     Total combinational functions  ; 1,616 / 4,608 ( 35 % )                   ;
;     Dedicated logic registers      ; 338 / 4,608 ( 7 % )                      ;
; Total registers                    ; 338                                      ;
; Total pins                         ; 6 / 89 ( 7 % )                           ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 17,408 / 119,808 ( 15 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1980 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1980 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1980    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,678 / 4,608 ( 36 % )    ;
;     -- Combinational with no register       ; 1340                      ;
;     -- Register only                        ; 62                        ;
;     -- Combinational with a register        ; 276                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 302                       ;
;     -- 3 input functions                    ; 716                       ;
;     -- <=2 input functions                  ; 598                       ;
;     -- Register only                        ; 62                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 814                       ;
;     -- arithmetic mode                      ; 802                       ;
;                                             ;                           ;
; Total registers*                            ; 338 / 4,851 ( 7 % )       ;
;     -- Dedicated logic registers            ; 338 / 4,608 ( 7 % )       ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 129 / 288 ( 45 % )        ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 6 / 89 ( 7 % )            ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
; Global signals                              ; 3                         ;
; M4Ks                                        ; 5 / 26 ( 19 % )           ;
; Total block memory bits                     ; 17,408 / 119,808 ( 15 % ) ;
; Total block memory implementation bits      ; 23,040 / 119,808 ( 19 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 3 / 8 ( 38 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 9% / 9% / 10%             ;
; Peak interconnect usage (total/H/V)         ; 13% / 13% / 14%           ;
; Maximum fan-out node                        ; reset_n                   ;
; Maximum fan-out                             ; 313                       ;
; Highest non-global fan-out signal           ; reset_n                   ;
; Highest non-global fan-out                  ; 313                       ;
; Total fan-out                               ; 5502                      ;
; Average fan-out                             ; 2.72                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk     ; 17    ; 1        ; 0            ; 6            ; 0           ; 3                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; key_in  ; 72    ; 4        ; 26           ; 0            ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset_n ; 74    ; 3        ; 28           ; 1            ; 0           ; 313                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; cs   ; 48    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; din  ; 51    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; sclk ; 52    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 3 / 19 ( 16 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 23 ( 0 % )  ; 3.3V          ; --           ;
; 3        ; 2 / 23 ( 9 % )  ; 3.3V          ; --           ;
; 4        ; 4 / 24 ( 17 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 11         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; cs                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; din                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 53         ; 4        ; sclk                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 57         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 63         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 76         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; key_in                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 84         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; reset_n                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 86         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ; 97         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 113        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 120        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 135        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 138        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 145        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 154        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ; 155        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ; 162        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 163        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 164        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 167        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 168        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fir_dac                                          ; 1678 (0)    ; 338 (0)                   ; 0 (0)         ; 17408       ; 5    ; 0            ; 0       ; 0         ; 6    ; 0            ; 1340 (0)     ; 62 (0)            ; 276 (0)          ; |fir_dac                                                                                                                                    ; work         ;
;    |TLC5615:tlc5615_top|                          ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 25 (25)          ; |fir_dac|TLC5615:tlc5615_top                                                                                                                ; work         ;
;    |fir:fir_top|                                  ; 1643 (559)  ; 313 (253)                 ; 0 (0)         ; 17408       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1330 (309)   ; 62 (62)           ; 251 (167)        ; |fir_dac|fir:fir_top                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 332 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 332 (0)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_1gm:auto_generated|          ; 332 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 332 (0)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_bnh:divider|         ; 332 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 332 (0)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider                                              ; work         ;
;                |alt_u_div_d5f:divider|            ; 332 (332)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 332 (332)    ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider                        ; work         ;
;       |lpm_divide:Div1|                           ; 439 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 439 (0)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_1gm:auto_generated|          ; 439 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 439 (0)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_bnh:divider|         ; 439 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 439 (0)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider                                              ; work         ;
;                |alt_u_div_d5f:divider|            ; 439 (439)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 439 (439)    ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 37 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (18)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |lpm_mult:Mult1|                            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 5 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 56 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (26)      ; 0 (0)             ; 5 (5)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_4ch:auto_generated|    ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_8ch:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8ch:auto_generated ; work         ;
;       |lpm_mult:Mult2|                            ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 4 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 35 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (10)      ; 0 (0)             ; 4 (4)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_2ch:auto_generated|    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_6ch:auto_generated| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated ; work         ;
;       |lpm_mult:Mult3|                            ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 43 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (22)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |lpm_mult:Mult4|                            ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 0 (0)             ; 2 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 52 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (29)      ; 0 (0)             ; 2 (2)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |lpm_mult:Mult5|                            ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 13 (0)           ; |fir_dac|fir:fir_top|lpm_mult:Mult5                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 48 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (13)      ; 0 (0)             ; 13 (13)          ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_3ch:auto_generated|    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_7ch:auto_generated| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ; work         ;
;       |rom_top:u1|                                ; 63 (0)      ; 60 (0)                    ; 0 (0)         ; 17408       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 60 (0)           ; |fir_dac|fir:fir_top|rom_top:u1                                                                                                             ; work         ;
;          |reg32:u2|                               ; 32 (32)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 31 (31)          ; |fir_dac|fir:fir_top|rom_top:u1|reg32:u2                                                                                                    ; work         ;
;          |reg32:u6|                               ; 31 (31)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 29 (29)          ; |fir_dac|fir:fir_top|rom_top:u1|reg32:u6                                                                                                    ; work         ;
;          |sin1:u3|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|rom_top:u1|sin1:u3                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component                                                                     ; work         ;
;                |altsyncram_m081:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component|altsyncram_m081:auto_generated                                      ; work         ;
;          |sin2:u7|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|rom_top:u1|sin2:u7                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component                                                                     ; work         ;
;                |altsyncram_vn71:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_dac|fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component|altsyncram_vn71:auto_generated                                      ; work         ;
;    |key:key_top|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_dac|key:key_top                                                                                                                        ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Delay Chain Summary                                                              ;
+---------+----------+---------------+---------------+-----------------------+-----+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------+----------+---------------+---------------+-----------------------+-----+
; sclk    ; Output   ; --            ; --            ; --                    ; --  ;
; din     ; Output   ; --            ; --            ; --                    ; --  ;
; cs      ; Output   ; --            ; --            ; --                    ; --  ;
; clk     ; Input    ; 0             ; 0             ; --                    ; --  ;
; key_in  ; Input    ; 6             ; 6             ; --                    ; --  ;
; reset_n ; Input    ; 6             ; 6             ; --                    ; --  ;
+---------+----------+---------------+---------------+-----------------------+-----+


+-----------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                    ;
+-----------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------+-------------------+---------+
; clk                                                 ;                   ;         ;
; key_in                                              ;                   ;         ;
;      - key:key_top|data_out[1]~10                   ; 0                 ; 6       ;
;      - key:key_top|data_out[2]~11                   ; 0                 ; 6       ;
;      - key:key_top|data_out[7]~12                   ; 0                 ; 6       ;
;      - key:key_top|data_out[9]~13                   ; 0                 ; 6       ;
;      - key:key_top|data_out[0]~14                   ; 0                 ; 6       ;
;      - key:key_top|data_out[8]~15                   ; 0                 ; 6       ;
;      - key:key_top|data_out[4]~16                   ; 0                 ; 6       ;
;      - key:key_top|data_out[5]~17                   ; 0                 ; 6       ;
;      - key:key_top|data_out[6]~18                   ; 0                 ; 6       ;
;      - key:key_top|data_out[3]~19                   ; 0                 ; 6       ;
; reset_n                                             ;                   ;         ;
;      - fir:fir_top|clk_div                          ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[1]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[2]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[3]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[4]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[5]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[6]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[7]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[8]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[9]                      ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[9]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[8]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[7]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[6]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[5]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[4]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[3]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[2]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[1]                   ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[6][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[4][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[2][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[7][9]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][8]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][7]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][6]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][5]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][4]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][3]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][2]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][1]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[7][0]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][9]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][8]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][7]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][6]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][5]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][4]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][3]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][2]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][1]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[5][0]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][9]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][8]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][7]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][6]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][5]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][4]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][3]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][2]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][1]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[3][0]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][9]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][8]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][7]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][6]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][5]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][4]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][3]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][2]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][1]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[1][0]                          ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t1[0][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[22] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[23] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[24] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[25] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[26] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[27] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[28] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[29] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[30] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[31] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[22] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[23] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[24] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[25] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[26] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[27] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[28] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[29] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[30] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[31] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[21] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[21] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[20] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[20] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[19] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[19] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[18] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[18] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[17] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[17] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[16] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[16] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[15] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[15] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[14] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[14] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[13] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[13] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[12] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[12] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[11] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[11] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[10] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[10] ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[9]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[9]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[8]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[8]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[7]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[7]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[6]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[6]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[5]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[5]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[4]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[4]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u6|data_out[3]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[3]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[2]  ; 0                 ; 6       ;
;      - fir:fir_top|rom_top:u1|reg32:u2|data_out[1]  ; 0                 ; 6       ;
;      - fir:fir_top|fir_data_20[0]                   ; 0                 ; 6       ;
;      - fir:fir_top|fir_data[0]                      ; 0                 ; 6       ;
;      - fir:fir_top|t[13][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[13][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[14][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[10][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][8]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][7]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][6]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][5]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][4]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][3]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][2]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][1]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][0]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[9][9]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[11][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][9]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][8]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][7]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][6]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][5]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][4]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][3]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][2]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][1]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[8][0]                          ; 0                 ; 6       ;
;      - fir:fir_top|t[12][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[16][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[17][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[18][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[19][0]                         ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[31]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[30]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[29]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[28]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[27]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[26]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[25]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[24]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[23]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[22]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[21]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[20]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[19]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[18]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[17]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[16]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[15]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[14]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[13]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[12]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[11]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[10]                      ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[9]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[8]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[7]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[6]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[5]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[4]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[3]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[0]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[2]                       ; 0                 ; 6       ;
;      - fir:fir_top|clk_cnt[1]                       ; 0                 ; 6       ;
;      - fir:fir_top|t[15][9]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][8]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][7]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][6]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][5]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][4]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][3]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][2]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][1]                         ; 0                 ; 6       ;
;      - fir:fir_top|t[15][0]                         ; 0                 ; 6       ;
+-----------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                 ;
+--------------------------+----------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                     ; Location       ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------+----------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; TLC5615:tlc5615_top|sclk ; LCFF_X1_Y6_N27 ; 10      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; clk                      ; PIN_17         ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                      ; PIN_17         ; 111     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; fir:fir_top|clk_div      ; LCFF_X6_Y6_N9  ; 220     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; reset_n                  ; PIN_74         ; 313     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+--------------------------+----------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                               ;
+--------------------------+----------------+---------+----------------------+------------------+---------------------------+
; Name                     ; Location       ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------+----------------+---------+----------------------+------------------+---------------------------+
; TLC5615:tlc5615_top|sclk ; LCFF_X1_Y6_N27 ; 10      ; Global Clock         ; GCLK1            ; --                        ;
; clk                      ; PIN_17         ; 111     ; Global Clock         ; GCLK2            ; --                        ;
; fir:fir_top|clk_div      ; LCFF_X6_Y6_N9  ; 220     ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------+----------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset_n                                                                                                                                  ; 313     ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 ; 29      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 ; 29      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 ; 29      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 ; 29      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 ; 29      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 ; 29      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 ; 29      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 ; 28      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 ; 28      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 ; 27      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 ; 26      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 ; 26      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 ; 26      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 ; 26      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 ; 26      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 ; 26      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 ; 25      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 ; 23      ;
; fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 ; 17      ;
; fir:fir_top|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 ; 17      ;
; fir:fir_top|t[10][0]                                                                                                                     ; 13      ;
; fir:fir_top|t[10][4]                                                                                                                     ; 13      ;
; fir:fir_top|t[10][1]                                                                                                                     ; 12      ;
; fir:fir_top|t[10][5]                                                                                                                     ; 12      ;
; fir:fir_top|Add20~16                                                                                                                     ; 12      ;
; fir:fir_top|Add6~8                                                                                                                       ; 12      ;
; fir:fir_top|Add6~0                                                                                                                       ; 12      ;
; fir:fir_top|t[10][2]                                                                                                                     ; 11      ;
; fir:fir_top|t[10][6]                                                                                                                     ; 11      ;
; fir:fir_top|Add20~18                                                                                                                     ; 11      ;
; fir:fir_top|Add6~12                                                                                                                      ; 11      ;
; fir:fir_top|Add6~10                                                                                                                      ; 11      ;
; fir:fir_top|Add6~4                                                                                                                       ; 11      ;
; fir:fir_top|Add6~2                                                                                                                       ; 11      ;
; key_in                                                                                                                                   ; 10      ;
; fir:fir_top|t[10][3]                                                                                                                     ; 10      ;
; fir:fir_top|t[10][7]                                                                                                                     ; 10      ;
; fir:fir_top|Add19~8                                                                                                                      ; 10      ;
; fir:fir_top|Add19~0                                                                                                                      ; 10      ;
; fir:fir_top|Add20~20                                                                                                                     ; 10      ;
; fir:fir_top|Add6~14                                                                                                                      ; 10      ;
; fir:fir_top|Add6~6                                                                                                                       ; 10      ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------------------------------+
; Name                                                                                                     ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF         ; Location                           ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------------------------------+
; fir:fir_top|rom_top:u1|sin1:u3|altsyncram:altsyncram_component|altsyncram_m081:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1024         ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 9216 ; 1024                        ; 9                           ; --                          ; --                          ; 9216                ; 3    ; sin_rom.mif ; M4K_X11_Y3, M4K_X11_Y6, M4K_X11_Y7 ;
; fir:fir_top|rom_top:u1|sin2:u7|altsyncram:altsyncram_component|altsyncram_vn71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 2    ; sin_8.mif   ; M4K_X11_Y5, M4K_X11_Y4             ;
+----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 2,136 / 15,666 ( 14 % ) ;
; C16 interconnects          ; 3 / 812 ( < 1 % )       ;
; C4 interconnects           ; 1,135 / 11,424 ( 10 % ) ;
; Direct links               ; 430 / 15,666 ( 3 % )    ;
; Global clocks              ; 3 / 8 ( 38 % )          ;
; Local interconnects        ; 588 / 4,608 ( 13 % )    ;
; R24 interconnects          ; 9 / 652 ( 1 % )         ;
; R4 interconnects           ; 1,322 / 13,328 ( 10 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.03) ; Number of LABs  (Total = 129) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 4                             ;
; 3                                           ; 2                             ;
; 4                                           ; 1                             ;
; 5                                           ; 1                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 8                             ;
; 11                                          ; 2                             ;
; 12                                          ; 6                             ;
; 13                                          ; 5                             ;
; 14                                          ; 6                             ;
; 15                                          ; 2                             ;
; 16                                          ; 77                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.44) ; Number of LABs  (Total = 129) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 11                            ;
; 1 Clock                            ; 25                            ;
; 1 Clock enable                     ; 16                            ;
; 2 Clocks                           ; 5                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.15) ; Number of LABs  (Total = 129) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 4                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 9                             ;
; 11                                           ; 3                             ;
; 12                                           ; 6                             ;
; 13                                           ; 7                             ;
; 14                                           ; 5                             ;
; 15                                           ; 28                            ;
; 16                                           ; 24                            ;
; 17                                           ; 0                             ;
; 18                                           ; 0                             ;
; 19                                           ; 1                             ;
; 20                                           ; 0                             ;
; 21                                           ; 0                             ;
; 22                                           ; 2                             ;
; 23                                           ; 0                             ;
; 24                                           ; 0                             ;
; 25                                           ; 1                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
; 30                                           ; 7                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.19) ; Number of LABs  (Total = 129) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 9                             ;
; 2                                                ; 5                             ;
; 3                                                ; 3                             ;
; 4                                                ; 2                             ;
; 5                                                ; 3                             ;
; 6                                                ; 1                             ;
; 7                                                ; 2                             ;
; 8                                                ; 2                             ;
; 9                                                ; 12                            ;
; 10                                               ; 16                            ;
; 11                                               ; 15                            ;
; 12                                               ; 12                            ;
; 13                                               ; 9                             ;
; 14                                               ; 17                            ;
; 15                                               ; 4                             ;
; 16                                               ; 4                             ;
; 17                                               ; 0                             ;
; 18                                               ; 0                             ;
; 19                                               ; 0                             ;
; 20                                               ; 0                             ;
; 21                                               ; 1                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 2                             ;
; 25                                               ; 2                             ;
; 26                                               ; 7                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.93) ; Number of LABs  (Total = 129) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 4                             ;
; 3                                            ; 9                             ;
; 4                                            ; 11                            ;
; 5                                            ; 2                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 6                             ;
; 12                                           ; 3                             ;
; 13                                           ; 4                             ;
; 14                                           ; 3                             ;
; 15                                           ; 2                             ;
; 16                                           ; 4                             ;
; 17                                           ; 2                             ;
; 18                                           ; 9                             ;
; 19                                           ; 16                            ;
; 20                                           ; 8                             ;
; 21                                           ; 1                             ;
; 22                                           ; 16                            ;
; 23                                           ; 4                             ;
; 24                                           ; 5                             ;
; 25                                           ; 3                             ;
; 26                                           ; 3                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 1.349             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri May 09 10:54:42 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C5T144C8 for design "fir_dac"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144C8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node TLC5615:tlc5615_top|sclk
        Info: Destination node fir:fir_top|clk_div
Info: Automatically promoted node fir:fir_top|clk_div 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node fir:fir_top|clk_div~0
Info: Automatically promoted node TLC5615:tlc5615_top|sclk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node TLC5615:tlc5615_top|sclk~0
        Info: Destination node sclk
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Slack time is -92.258 ns between source register "fir:fir_top|t[7][0]" and destination register "fir:fir_top|fir_data_20[0]"
    Info: + Largest register to register requirement is 0.736 ns
    Info:   Shortest clock path from clock "clk" to destination register is 6.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top|clk_div'
        Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top|clk_div~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top|fir_data_20[0]'
        Info: Total cell delay = 2.490 ns ( 39.21 % )
        Info: Total interconnect delay = 3.861 ns ( 60.79 % )
    Info:   Longest clock path from clock "clk" to destination register is 6.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top|clk_div'
        Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top|clk_div~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top|fir_data_20[0]'
        Info: Total cell delay = 2.490 ns ( 39.21 % )
        Info: Total interconnect delay = 3.861 ns ( 60.79 % )
    Info:   Shortest clock path from clock "clk" to source register is 6.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top|clk_div'
        Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top|clk_div~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top|t[7][0]'
        Info: Total cell delay = 2.490 ns ( 39.21 % )
        Info: Total interconnect delay = 3.861 ns ( 60.79 % )
    Info:   Longest clock path from clock "clk" to source register is 6.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top|clk_div'
        Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top|clk_div~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top|t[7][0]'
        Info: Total cell delay = 2.490 ns ( 39.21 % )
        Info: Total interconnect delay = 3.861 ns ( 60.79 % )
    Info:   Micro clock to output delay of source is 0.304 ns
    Info:   Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 92.994 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top|t[7][0]'
        Info: 2: + IC(1.726 ns) + CELL(0.621 ns) = 2.347 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add18~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.433 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add18~3'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.939 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'fir:fir_top|Add18~4'
        Info: 5: + IC(1.320 ns) + CELL(0.206 ns) = 4.465 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536'
        Info: 6: + IC(0.912 ns) + CELL(0.596 ns) = 5.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38'
        Info: 9: + IC(1.251 ns) + CELL(0.621 ns) = 8.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.943 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29'
        Info: 11: + IC(0.884 ns) + CELL(0.621 ns) = 10.448 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add23~9'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 10.954 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add23~10'
        Info: 13: + IC(1.321 ns) + CELL(0.624 ns) = 12.899 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add26~20'
        Info: 14: + IC(1.294 ns) + CELL(0.621 ns) = 14.814 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add27~19'
        Info: 15: + IC(0.107 ns) + CELL(0.506 ns) = 15.427 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add27~20'
        Info: 16: + IC(1.294 ns) + CELL(0.621 ns) = 17.342 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~21'
        Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 17.535 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~23'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 17.621 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~25'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 17.707 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~27'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 17.793 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~29'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 17.879 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~31'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.965 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~33'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.051 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~35'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~37'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.223 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|Add28~39'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.309 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|Add28~41'
        Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.815 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'fir:fir_top|Add28~42'
        Info: 28: + IC(1.251 ns) + CELL(0.621 ns) = 20.687 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15'
        Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 21.193 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16'
        Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 22.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360'
        Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 24.235 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.321 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.407 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.493 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.665 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.837 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.343 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16'
        Info: 40: + IC(1.330 ns) + CELL(0.206 ns) = 26.879 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269'
        Info: 41: + IC(1.303 ns) + CELL(0.621 ns) = 28.803 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.889 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 28.975 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15'
        Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.481 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16'
        Info: 45: + IC(1.277 ns) + CELL(0.206 ns) = 30.964 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289'
        Info: 46: + IC(1.293 ns) + CELL(0.621 ns) = 32.878 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 32.964 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 33.050 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.136 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.222 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.308 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15'
        Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.814 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16'
        Info: 53: + IC(1.339 ns) + CELL(0.202 ns) = 35.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304'
        Info: 54: + IC(1.320 ns) + CELL(0.596 ns) = 37.271 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3'
        Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 37.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5'
        Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 37.443 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7'
        Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 37.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.701 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 37.787 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15'
        Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 38.293 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16'
        Info: 62: + IC(1.686 ns) + CELL(0.202 ns) = 40.181 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282'
        Info: 63: + IC(1.316 ns) + CELL(0.596 ns) = 42.093 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 42.179 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5'
        Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 42.265 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 42.351 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 42.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 42.523 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13'
        Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 42.609 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15'
        Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 43.115 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16'
        Info: 71: + IC(1.166 ns) + CELL(0.366 ns) = 44.647 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203'
        Info: 72: + IC(1.668 ns) + CELL(0.621 ns) = 46.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11'
        Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 47.022 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13'
        Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 47.108 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15'
        Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 47.614 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16'
        Info: 76: + IC(1.523 ns) + CELL(0.366 ns) = 49.503 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207'
        Info: 77: + IC(2.027 ns) + CELL(0.621 ns) = 52.151 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15'
        Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 52.657 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16'
        Info: 79: + IC(1.538 ns) + CELL(0.366 ns) = 54.561 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213'
        Info: 80: + IC(1.684 ns) + CELL(0.621 ns) = 56.866 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15'
        Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 57.372 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16'
        Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 59.276 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219'
        Info: 83: + IC(1.665 ns) + CELL(0.621 ns) = 61.562 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15'
        Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 62.068 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16'
        Info: 85: + IC(1.321 ns) + CELL(0.202 ns) = 63.591 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169'
        Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 65.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9'
        Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 65.594 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11'
        Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 65.680 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 65.766 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15'
        Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 66.272 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16'
        Info: 91: + IC(1.330 ns) + CELL(0.206 ns) = 67.808 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283'
        Info: 92: + IC(1.294 ns) + CELL(0.621 ns) = 69.723 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1'
        Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 69.809 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3'
        Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 69.895 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5'
        Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 69.981 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 70.067 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 70.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11'
        Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 70.239 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13'
        Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 70.325 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15'
        Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 70.831 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16'
        Info: 101: + IC(1.320 ns) + CELL(0.202 ns) = 72.353 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126'
        Info: 102: + IC(1.330 ns) + CELL(0.596 ns) = 74.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7'
        Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 74.365 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9'
        Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 74.451 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 74.537 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 74.623 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15'
        Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 75.129 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16'
        Info: 108: + IC(1.320 ns) + CELL(0.206 ns) = 76.655 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285'
        Info: 109: + IC(1.660 ns) + CELL(0.621 ns) = 78.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 79.022 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 79.108 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 79.194 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7'
        Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 79.280 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 79.366 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11'
        Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 79.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13'
        Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 79.538 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15'
        Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 80.044 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16'
        Info: 118: + IC(1.315 ns) + CELL(0.202 ns) = 81.561 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83'
        Info: 119: + IC(1.278 ns) + CELL(0.596 ns) = 83.435 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5'
        Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 83.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7'
        Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 83.607 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 83.693 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 83.779 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 83.865 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15'
        Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 84.371 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16'
        Info: 126: + IC(0.912 ns) + CELL(0.206 ns) = 85.489 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287'
        Info: 127: + IC(1.294 ns) + CELL(0.621 ns) = 87.404 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1'
        Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 87.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3'
        Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 87.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5'
        Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 87.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7'
        Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 87.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9'
        Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 87.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11'
        Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 87.920 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13'
        Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 88.006 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15'
        Info: 135: + IC(0.000 ns) + CELL(0.506 ns) = 88.512 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16'
        Info: 136: + IC(1.157 ns) + CELL(0.366 ns) = 90.035 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266'
        Info: 137: + IC(1.294 ns) + CELL(0.621 ns) = 91.950 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~22'
        Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.036 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~24'
        Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 92.122 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~26'
        Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 92.208 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~28'
        Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 92.294 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~30'
        Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 92.380 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~32'
        Info: 143: + IC(0.000 ns) + CELL(0.506 ns) = 92.886 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~33'
        Info: 144: + IC(0.000 ns) + CELL(0.108 ns) = 92.994 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top|fir_data_20[0]'
        Info: Total cell delay = 37.911 ns ( 40.77 % )
        Info: Total interconnect delay = 55.083 ns ( 59.23 % )
Info: Estimated most critical path is register to register delay of 92.994 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y5; Fanout = 5; REG Node = 'fir:fir_top|t[7][0]'
    Info: 2: + IC(1.726 ns) + CELL(0.621 ns) = 2.347 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'fir:fir_top|Add18~1'
    Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.433 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'fir:fir_top|Add18~3'
    Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.939 ns; Loc. = LAB_X24_Y5; Fanout = 7; COMB Node = 'fir:fir_top|Add18~4'
    Info: 5: + IC(1.320 ns) + CELL(0.206 ns) = 4.465 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536'
    Info: 6: + IC(0.912 ns) + CELL(0.596 ns) = 5.973 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37'
    Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.565 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38'
    Info: 9: + IC(1.251 ns) + CELL(0.621 ns) = 8.437 ns; Loc. = LAB_X27_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28'
    Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.943 ns; Loc. = LAB_X27_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29'
    Info: 11: + IC(0.884 ns) + CELL(0.621 ns) = 10.448 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'fir:fir_top|Add23~9'
    Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 10.954 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'fir:fir_top|Add23~10'
    Info: 13: + IC(1.321 ns) + CELL(0.624 ns) = 12.899 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'fir:fir_top|Add26~20'
    Info: 14: + IC(1.294 ns) + CELL(0.621 ns) = 14.814 ns; Loc. = LAB_X25_Y4; Fanout = 2; COMB Node = 'fir:fir_top|Add27~19'
    Info: 15: + IC(0.107 ns) + CELL(0.506 ns) = 15.427 ns; Loc. = LAB_X25_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add27~20'
    Info: 16: + IC(1.294 ns) + CELL(0.621 ns) = 17.342 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'fir:fir_top|Add28~21'
    Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 17.535 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~23'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 17.621 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~25'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 17.707 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~27'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 17.793 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~29'
    Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 17.879 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~31'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.965 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~33'
    Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.051 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~35'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.137 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~37'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.223 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top|Add28~39'
    Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.309 ns; Loc. = LAB_X24_Y3; Fanout = 1; COMB Node = 'fir:fir_top|Add28~41'
    Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.815 ns; Loc. = LAB_X24_Y3; Fanout = 11; COMB Node = 'fir:fir_top|Add28~42'
    Info: 28: + IC(1.251 ns) + CELL(0.621 ns) = 20.687 ns; Loc. = LAB_X21_Y3; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15'
    Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 21.193 ns; Loc. = LAB_X21_Y3; Fanout = 23; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16'
    Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 22.729 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360'
    Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 24.235 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1'
    Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.321 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3'
    Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.407 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.493 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7'
    Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.579 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9'
    Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.665 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.751 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.837 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15'
    Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.343 ns; Loc. = LAB_X21_Y5; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16'
    Info: 40: + IC(1.330 ns) + CELL(0.206 ns) = 26.879 ns; Loc. = LAB_X21_Y3; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269'
    Info: 41: + IC(1.303 ns) + CELL(0.621 ns) = 28.803 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.889 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 28.975 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15'
    Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.481 ns; Loc. = LAB_X20_Y5; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16'
    Info: 45: + IC(1.277 ns) + CELL(0.206 ns) = 30.964 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289'
    Info: 46: + IC(1.293 ns) + CELL(0.621 ns) = 32.878 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5'
    Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 32.964 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7'
    Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 33.050 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9'
    Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.136 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.222 ns; Loc. = LAB_X21_Y4; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.308 ns; Loc. = LAB_X21_Y4; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15'
    Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.814 ns; Loc. = LAB_X21_Y4; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16'
    Info: 53: + IC(1.339 ns) + CELL(0.202 ns) = 35.355 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304'
    Info: 54: + IC(1.320 ns) + CELL(0.596 ns) = 37.271 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3'
    Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 37.357 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5'
    Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 37.443 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7'
    Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 37.529 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9'
    Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.615 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.701 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13'
    Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 37.787 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15'
    Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 38.293 ns; Loc. = LAB_X22_Y6; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16'
    Info: 62: + IC(1.686 ns) + CELL(0.202 ns) = 40.181 ns; Loc. = LAB_X25_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282'
    Info: 63: + IC(1.316 ns) + CELL(0.596 ns) = 42.093 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 42.179 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5'
    Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 42.265 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7'
    Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 42.351 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9'
    Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 42.437 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11'
    Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 42.523 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13'
    Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 42.609 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15'
    Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 43.115 ns; Loc. = LAB_X21_Y7; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16'
    Info: 71: + IC(1.166 ns) + CELL(0.366 ns) = 44.647 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203'
    Info: 72: + IC(1.668 ns) + CELL(0.621 ns) = 46.936 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11'
    Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 47.022 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13'
    Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 47.108 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15'
    Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 47.614 ns; Loc. = LAB_X24_Y7; Fanout = 26; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16'
    Info: 76: + IC(1.523 ns) + CELL(0.366 ns) = 49.503 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207'
    Info: 77: + IC(2.027 ns) + CELL(0.621 ns) = 52.151 ns; Loc. = LAB_X26_Y7; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15'
    Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 52.657 ns; Loc. = LAB_X26_Y7; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16'
    Info: 79: + IC(1.538 ns) + CELL(0.366 ns) = 54.561 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213'
    Info: 80: + IC(1.684 ns) + CELL(0.621 ns) = 56.866 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15'
    Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 57.372 ns; Loc. = LAB_X26_Y9; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16'
    Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 59.276 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219'
    Info: 83: + IC(1.665 ns) + CELL(0.621 ns) = 61.562 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15'
    Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 62.068 ns; Loc. = LAB_X26_Y8; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16'
    Info: 85: + IC(1.321 ns) + CELL(0.202 ns) = 63.591 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169'
    Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 65.508 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9'
    Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 65.594 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11'
    Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 65.680 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13'
    Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 65.766 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15'
    Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 66.272 ns; Loc. = LAB_X24_Y8; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16'
    Info: 91: + IC(1.330 ns) + CELL(0.206 ns) = 67.808 ns; Loc. = LAB_X25_Y10; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283'
    Info: 92: + IC(1.294 ns) + CELL(0.621 ns) = 69.723 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1'
    Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 69.809 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3'
    Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 69.895 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5'
    Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 69.981 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7'
    Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 70.067 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9'
    Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 70.153 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11'
    Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 70.239 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 70.325 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15'
    Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 70.831 ns; Loc. = LAB_X24_Y11; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16'
    Info: 101: + IC(1.320 ns) + CELL(0.202 ns) = 72.353 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126'
    Info: 102: + IC(1.330 ns) + CELL(0.596 ns) = 74.279 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7'
    Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 74.365 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9'
    Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 74.451 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11'
    Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 74.537 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13'
    Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 74.623 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15'
    Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 75.129 ns; Loc. = LAB_X24_Y10; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16'
    Info: 108: + IC(1.320 ns) + CELL(0.206 ns) = 76.655 ns; Loc. = LAB_X25_Y11; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285'
    Info: 109: + IC(1.660 ns) + CELL(0.621 ns) = 78.936 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1'
    Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 79.022 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3'
    Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 79.108 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5'
    Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 79.194 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7'
    Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 79.280 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9'
    Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 79.366 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11'
    Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 79.452 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13'
    Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 79.538 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15'
    Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 80.044 ns; Loc. = LAB_X22_Y10; Fanout = 27; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16'
    Info: 118: + IC(1.315 ns) + CELL(0.202 ns) = 81.561 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83'
    Info: 119: + IC(1.278 ns) + CELL(0.596 ns) = 83.435 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5'
    Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 83.521 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7'
    Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 83.607 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9'
    Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 83.693 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11'
    Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 83.779 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13'
    Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 83.865 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15'
    Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 84.371 ns; Loc. = LAB_X21_Y10; Fanout = 25; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16'
    Info: 126: + IC(0.912 ns) + CELL(0.206 ns) = 85.489 ns; Loc. = LAB_X20_Y10; Fanout = 3; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287'
    Info: 127: + IC(1.294 ns) + CELL(0.621 ns) = 87.404 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1'
    Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 87.490 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3'
    Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 87.576 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5'
    Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 87.662 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7'
    Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 87.748 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9'
    Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 87.834 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11'
    Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 87.920 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13'
    Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 88.006 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15'
    Info: 135: + IC(0.000 ns) + CELL(0.506 ns) = 88.512 ns; Loc. = LAB_X21_Y11; Fanout = 17; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16'
    Info: 136: + IC(1.157 ns) + CELL(0.366 ns) = 90.035 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266'
    Info: 137: + IC(1.294 ns) + CELL(0.621 ns) = 91.950 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~22'
    Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.036 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~24'
    Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 92.122 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~26'
    Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 92.208 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~28'
    Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 92.294 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~30'
    Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 92.380 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~32'
    Info: 143: + IC(0.000 ns) + CELL(0.506 ns) = 92.886 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top|fir_data_20[0]~33'
    Info: 144: + IC(0.000 ns) + CELL(0.108 ns) = 92.994 ns; Loc. = LAB_X20_Y11; Fanout = 1; REG Node = 'fir:fir_top|fir_data_20[0]'
    Info: Total cell delay = 37.911 ns ( 40.77 % )
    Info: Total interconnect delay = 55.083 ns ( 59.23 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 8% of the available device resources
    Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 3 output pins without output pin load capacitance assignment
    Info: Pin "sclk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "din" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "cs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Generated suppressed messages file G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Fri May 09 10:55:02 2014
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.fit.smsg.


