Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 28 16:19:20 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dy_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.851        0.000                      0                  195        0.063        0.000                      0                  195        3.000        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.851        0.000                      0                  189        0.063        0.000                      0                  189       19.363        0.000                       0                   127  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.442        0.000                      0                    6        0.664        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.851ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 2.131ns (20.608%)  route 8.210ns (79.392%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.143 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.014     1.569    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X104Y52        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  graph_inst/ball23_xC2_carry_i_11/O
                         net (fo=8, routed)           1.747     3.440    graph_inst/ball23_xC2_carry_i_11_n_0
    SLICE_X99Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.564 r  graph_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     3.564    graph_inst/i__carry_i_4__10_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.965 r  graph_inst/ball13_xC2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.965    graph_inst/ball13_xC2_inferred__0/i__carry_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.122 r  graph_inst/ball13_xC2_inferred__0/i__carry__0/CO[1]
                         net (fo=6, routed)           1.506     5.628    graph_inst/ball13_xC28_in
    SLICE_X104Y58        LUT4 (Prop_lut4_I3_O)        0.355     5.983 r  graph_inst/ball1_vx_reg[9]_P_i_13/O
                         net (fo=2, routed)           0.468     6.451    graph_inst/ball1_vx_reg[9]_P_i_13_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I4_O)        0.328     6.779 f  graph_inst/ball1_vx_reg[9]_P_i_5/O
                         net (fo=5, routed)           1.201     7.980    graph_inst/ball1_vx_reg[9]_P_i_5_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.104 r  graph_inst/ball1_vx_reg[9]_P_i_1/O
                         net (fo=6, routed)           1.273     9.377    graph_inst/ball1_vx_reg
    SLICE_X99Y49         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.623    38.143    graph_inst/CLK
    SLICE_X99Y49         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.454    38.597    
                         clock uncertainty           -0.164    38.433    
    SLICE_X99Y49         FDPE (Setup_fdpe_C_CE)      -0.205    38.228    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 28.851    

Slack (MET) :             29.106ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 2.255ns (21.557%)  route 8.206ns (78.443%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.014     1.569    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X104Y52        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  graph_inst/ball23_xC2_carry_i_11/O
                         net (fo=8, routed)           1.747     3.440    graph_inst/ball23_xC2_carry_i_11_n_0
    SLICE_X99Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.564 r  graph_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     3.564    graph_inst/i__carry_i_4__10_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.965 r  graph_inst/ball13_xC2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.965    graph_inst/ball13_xC2_inferred__0/i__carry_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.122 r  graph_inst/ball13_xC2_inferred__0/i__carry__0/CO[1]
                         net (fo=6, routed)           1.506     5.628    graph_inst/ball13_xC28_in
    SLICE_X104Y58        LUT4 (Prop_lut4_I3_O)        0.355     5.983 r  graph_inst/ball1_vx_reg[9]_P_i_13/O
                         net (fo=2, routed)           0.468     6.451    graph_inst/ball1_vx_reg[9]_P_i_13_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I4_O)        0.328     6.779 f  graph_inst/ball1_vx_reg[9]_P_i_5/O
                         net (fo=5, routed)           1.201     7.980    graph_inst/ball1_vx_reg[9]_P_i_5_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.104 r  graph_inst/ball1_vx_reg[9]_P_i_1/O
                         net (fo=6, routed)           1.269     9.373    graph_inst/ball1_vx_reg
    SLICE_X101Y50        LUT3 (Prop_lut3_I1_O)        0.124     9.497 r  graph_inst/ball1_vx_reg[9]_C_i_1/O
                         net (fo=1, routed)           0.000     9.497    graph_inst/ball1_vx_reg[9]_C_i_1_n_0
    SLICE_X101Y50        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X101Y50        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.606    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X101Y50        FDCE (Setup_fdce_C_D)        0.029    38.603    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.603    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 29.106    

Slack (MET) :             29.114ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.218ns  (logic 2.131ns (20.855%)  route 8.087ns (79.145%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.014     1.569    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X104Y52        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  graph_inst/ball23_xC2_carry_i_11/O
                         net (fo=8, routed)           1.747     3.440    graph_inst/ball23_xC2_carry_i_11_n_0
    SLICE_X99Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.564 r  graph_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     3.564    graph_inst/i__carry_i_4__10_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.965 r  graph_inst/ball13_xC2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.965    graph_inst/ball13_xC2_inferred__0/i__carry_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.122 r  graph_inst/ball13_xC2_inferred__0/i__carry__0/CO[1]
                         net (fo=6, routed)           1.506     5.628    graph_inst/ball13_xC28_in
    SLICE_X104Y58        LUT4 (Prop_lut4_I3_O)        0.355     5.983 r  graph_inst/ball1_vx_reg[9]_P_i_13/O
                         net (fo=2, routed)           0.468     6.451    graph_inst/ball1_vx_reg[9]_P_i_13_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I4_O)        0.328     6.779 f  graph_inst/ball1_vx_reg[9]_P_i_5/O
                         net (fo=5, routed)           1.201     7.980    graph_inst/ball1_vx_reg[9]_P_i_5_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.104 r  graph_inst/ball1_vx_reg[9]_P_i_1/O
                         net (fo=6, routed)           1.150     9.254    graph_inst/ball1_vx_reg
    SLICE_X99Y50         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X99Y50         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.606    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X99Y50         FDPE (Setup_fdpe_C_CE)      -0.205    38.369    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 29.114    

Slack (MET) :             29.122ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.492ns  (logic 2.255ns (21.493%)  route 8.237ns (78.507%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.014     1.569    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X104Y52        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  graph_inst/ball23_xC2_carry_i_11/O
                         net (fo=8, routed)           1.747     3.440    graph_inst/ball23_xC2_carry_i_11_n_0
    SLICE_X99Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.564 r  graph_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     3.564    graph_inst/i__carry_i_4__10_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.965 r  graph_inst/ball13_xC2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.965    graph_inst/ball13_xC2_inferred__0/i__carry_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.122 r  graph_inst/ball13_xC2_inferred__0/i__carry__0/CO[1]
                         net (fo=6, routed)           1.506     5.628    graph_inst/ball13_xC28_in
    SLICE_X104Y58        LUT4 (Prop_lut4_I3_O)        0.355     5.983 r  graph_inst/ball1_vx_reg[9]_P_i_13/O
                         net (fo=2, routed)           0.468     6.451    graph_inst/ball1_vx_reg[9]_P_i_13_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I4_O)        0.328     6.779 f  graph_inst/ball1_vx_reg[9]_P_i_5/O
                         net (fo=5, routed)           1.201     7.980    graph_inst/ball1_vx_reg[9]_P_i_5_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.104 r  graph_inst/ball1_vx_reg[9]_P_i_1/O
                         net (fo=6, routed)           1.300     9.404    graph_inst/ball1_vx_reg
    SLICE_X98Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.528 r  graph_inst/ball1_vx_reg[2]_C_i_1/O
                         net (fo=1, routed)           0.000     9.528    graph_inst/ball1_vx_reg[2]_C_i_1_n_0
    SLICE_X98Y50         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y50         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
                         clock pessimism              0.606    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X98Y50         FDCE (Setup_fdce_C_D)        0.077    38.651    graph_inst/ball1_vx_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 29.122    

Slack (MET) :             29.157ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_1_Dx_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.458ns  (logic 2.255ns (21.563%)  route 8.203ns (78.437%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.014     1.569    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X104Y52        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  graph_inst/ball23_xC2_carry_i_11/O
                         net (fo=8, routed)           1.747     3.440    graph_inst/ball23_xC2_carry_i_11_n_0
    SLICE_X99Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.564 r  graph_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     3.564    graph_inst/i__carry_i_4__10_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.965 r  graph_inst/ball13_xC2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.965    graph_inst/ball13_xC2_inferred__0/i__carry_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.122 r  graph_inst/ball13_xC2_inferred__0/i__carry__0/CO[1]
                         net (fo=6, routed)           1.506     5.628    graph_inst/ball13_xC28_in
    SLICE_X104Y58        LUT4 (Prop_lut4_I3_O)        0.355     5.983 r  graph_inst/ball1_vx_reg[9]_P_i_13/O
                         net (fo=2, routed)           0.468     6.451    graph_inst/ball1_vx_reg[9]_P_i_13_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I4_O)        0.328     6.779 f  graph_inst/ball1_vx_reg[9]_P_i_5/O
                         net (fo=5, routed)           1.201     7.980    graph_inst/ball1_vx_reg[9]_P_i_5_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.104 r  graph_inst/ball1_vx_reg[9]_P_i_1/O
                         net (fo=6, routed)           1.266     9.370    graph_inst/ball1_vx_reg
    SLICE_X100Y51        LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  graph_inst/BALL_1_Dx[0]_i_1/O
                         net (fo=1, routed)           0.000     9.494    graph_inst/BALL_1_Dx[0]_i_1_n_0
    SLICE_X100Y51        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X100Y51        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
                         clock pessimism              0.606    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X100Y51        FDPE (Setup_fdpe_C_D)        0.077    38.651    graph_inst/BALL_1_Dx_reg[0]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                 29.157    

Slack (MET) :             29.228ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.163ns (20.851%)  route 8.211ns (79.149%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.203 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.789    -0.963    graph_inst/CLK
    SLICE_X104Y52        FDCE                                         r  graph_inst/ball3_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDCE (Prop_fdce_C_Q)         0.518    -0.445 r  graph_inst/ball3_x_reg_reg[2]/Q
                         net (fo=41, routed)          1.998     1.553    graph_inst/ball3_x_reg_reg[9]_0[0]
    SLICE_X99Y51         LUT6 (Prop_lut6_I2_O)        0.124     1.677 r  graph_inst/ball23_xC2_carry_i_10/O
                         net (fo=8, routed)           1.474     3.151    graph_inst/ball23_xC2_carry_i_10_n_0
    SLICE_X104Y54        LUT6 (Prop_lut6_I0_O)        0.124     3.275 r  graph_inst/i__carry_i_2__4/O
                         net (fo=1, routed)           0.548     3.823    graph_inst/i__carry_i_2__4_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.227 r  graph_inst/ball23_xC2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.227    graph_inst/ball23_xC2_inferred__0/i__carry_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.481 r  graph_inst/ball23_xC2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.258     5.739    graph_inst/ball23_xC21_in
    SLICE_X105Y58        LUT4 (Prop_lut4_I3_O)        0.367     6.106 r  graph_inst/BALL_2_Dx[1]_i_5/O
                         net (fo=6, routed)           1.000     7.106    graph_inst/BALL_2_Dx[1]_i_5_n_0
    SLICE_X104Y61        LUT5 (Prop_lut5_I0_O)        0.124     7.230 f  graph_inst/BALL_3_Dy[1]_i_10/O
                         net (fo=1, routed)           0.884     8.114    graph_inst/BALL_3_Dy[1]_i_10_n_0
    SLICE_X104Y60        LUT6 (Prop_lut6_I1_O)        0.124     8.238 r  graph_inst/BALL_3_Dy[1]_i_3/O
                         net (fo=4, routed)           1.049     9.287    graph_inst/BALL_3_Dy[1]_i_3_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I0_O)        0.124     9.411 r  graph_inst/BALL_3_Dy[0]_i_1/O
                         net (fo=1, routed)           0.000     9.411    graph_inst/BALL_3_Dy[0]_i_1_n_0
    SLICE_X106Y60        FDRE                                         r  graph_inst/BALL_3_Dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.684    38.203    graph_inst/CLK
    SLICE_X106Y60        FDRE                                         r  graph_inst/BALL_3_Dy_reg[0]/C
                         clock pessimism              0.568    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X106Y60        FDRE (Setup_fdre_C_D)        0.031    38.639    graph_inst/BALL_3_Dy_reg[0]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                 29.228    

Slack (MET) :             29.237ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_2_Dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 2.397ns (23.130%)  route 7.966ns (76.870%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.203 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.419     1.973    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X102Y48        LUT4 (Prop_lut4_I3_O)        0.150     2.123 f  graph_inst/ball13_L2_carry_i_12/O
                         net (fo=10, routed)          1.377     3.501    graph_inst/ball1_vx_reg_reg[2]_P_1
    SLICE_X98Y57         LUT6 (Prop_lut6_I5_O)        0.328     3.829 r  graph_inst/ball23_L2_carry_i_1/O
                         net (fo=1, routed)           0.521     4.349    graph_inst/ball23_L2_carry_i_1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.734 r  graph_inst/ball23_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.734    graph_inst/ball23_L2_carry_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.005 r  graph_inst/ball23_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.123     6.128    graph_inst/ball23_L2
    SLICE_X105Y58        LUT4 (Prop_lut4_I2_O)        0.373     6.501 r  graph_inst/BALL_2_Dy[0]_i_9/O
                         net (fo=7, routed)           1.074     7.575    graph_inst/BALL_2_Dy[0]_i_9_n_0
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.124     7.699 f  graph_inst/BALL_2_Dy[1]_i_10/O
                         net (fo=1, routed)           0.404     8.103    graph_inst/BALL_2_Dy[1]_i_10_n_0
    SLICE_X103Y60        LUT6 (Prop_lut6_I2_O)        0.124     8.227 r  graph_inst/BALL_2_Dy[1]_i_3/O
                         net (fo=1, routed)           1.049     9.275    graph_inst/BALL_2_Dy[1]_i_3_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I1_O)        0.124     9.399 r  graph_inst/BALL_2_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     9.399    graph_inst/BALL_2_Dy[1]_i_1_n_0
    SLICE_X106Y60        FDRE                                         r  graph_inst/BALL_2_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.684    38.203    graph_inst/CLK
    SLICE_X106Y60        FDRE                                         r  graph_inst/BALL_2_Dy_reg[1]/C
                         clock pessimism              0.568    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X106Y60        FDRE (Setup_fdre_C_D)        0.029    38.637    graph_inst/BALL_2_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 29.237    

Slack (MET) :             29.305ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 2.397ns (23.278%)  route 7.900ns (76.722%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.203 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.419     1.973    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X102Y48        LUT4 (Prop_lut4_I3_O)        0.150     2.123 f  graph_inst/ball13_L2_carry_i_12/O
                         net (fo=10, routed)          1.377     3.501    graph_inst/ball1_vx_reg_reg[2]_P_1
    SLICE_X98Y57         LUT6 (Prop_lut6_I5_O)        0.328     3.829 r  graph_inst/ball23_L2_carry_i_1/O
                         net (fo=1, routed)           0.521     4.349    graph_inst/ball23_L2_carry_i_1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.734 r  graph_inst/ball23_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.734    graph_inst/ball23_L2_carry_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.005 r  graph_inst/ball23_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.123     6.128    graph_inst/ball23_L2
    SLICE_X105Y58        LUT4 (Prop_lut4_I2_O)        0.373     6.501 r  graph_inst/BALL_2_Dy[0]_i_9/O
                         net (fo=7, routed)           0.949     7.450    graph_inst/BALL_2_Dy[0]_i_9_n_0
    SLICE_X102Y59        LUT5 (Prop_lut5_I0_O)        0.124     7.574 r  graph_inst/BALL_2_Dy[1]_i_13/O
                         net (fo=3, routed)           0.681     8.255    graph_inst/BALL_2_Dy[1]_i_13_n_0
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  graph_inst/BALL_2_Dy[1]_i_5/O
                         net (fo=3, routed)           0.831     9.210    graph_inst/BALL_2_Dy[1]_i_5_n_0
    SLICE_X107Y60        LUT3 (Prop_lut3_I1_O)        0.124     9.334 r  graph_inst/ball2_vy_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.334    graph_inst/ball2_vy_reg[2]_i_1_n_0
    SLICE_X107Y60        FDPE                                         r  graph_inst/ball2_vy_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.684    38.203    graph_inst/CLK
    SLICE_X107Y60        FDPE                                         r  graph_inst/ball2_vy_reg_reg[2]/C
                         clock pessimism              0.568    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X107Y60        FDPE (Setup_fdpe_C_D)        0.031    38.639    graph_inst/ball2_vy_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                 29.305    

Slack (MET) :             29.323ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.323ns  (logic 2.423ns (23.471%)  route 7.900ns (76.529%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.203 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.419     1.973    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X102Y48        LUT4 (Prop_lut4_I3_O)        0.150     2.123 f  graph_inst/ball13_L2_carry_i_12/O
                         net (fo=10, routed)          1.377     3.501    graph_inst/ball1_vx_reg_reg[2]_P_1
    SLICE_X98Y57         LUT6 (Prop_lut6_I5_O)        0.328     3.829 r  graph_inst/ball23_L2_carry_i_1/O
                         net (fo=1, routed)           0.521     4.349    graph_inst/ball23_L2_carry_i_1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.734 r  graph_inst/ball23_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.734    graph_inst/ball23_L2_carry_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.005 r  graph_inst/ball23_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.123     6.128    graph_inst/ball23_L2
    SLICE_X105Y58        LUT4 (Prop_lut4_I2_O)        0.373     6.501 r  graph_inst/BALL_2_Dy[0]_i_9/O
                         net (fo=7, routed)           0.949     7.450    graph_inst/BALL_2_Dy[0]_i_9_n_0
    SLICE_X102Y59        LUT5 (Prop_lut5_I0_O)        0.124     7.574 r  graph_inst/BALL_2_Dy[1]_i_13/O
                         net (fo=3, routed)           0.681     8.255    graph_inst/BALL_2_Dy[1]_i_13_n_0
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  graph_inst/BALL_2_Dy[1]_i_5/O
                         net (fo=3, routed)           0.831     9.210    graph_inst/BALL_2_Dy[1]_i_5_n_0
    SLICE_X107Y60        LUT3 (Prop_lut3_I1_O)        0.150     9.360 r  graph_inst/ball2_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.360    graph_inst/ball2_vy_reg[9]_i_1_n_0
    SLICE_X107Y60        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.684    38.203    graph_inst/CLK
    SLICE_X107Y60        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/C
                         clock pessimism              0.568    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X107Y60        FDPE (Setup_fdpe_C_D)        0.075    38.683    graph_inst/ball2_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 29.323    

Slack (MET) :             29.586ns  (required time - arrival time)
  Source:                 graph_inst/ball3_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 2.397ns (24.115%)  route 7.543ns (75.885%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 38.129 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X100Y56        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  graph_inst/ball3_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.419     1.973    graph_inst/ball3_x_reg_reg[9]_0[3]
    SLICE_X102Y48        LUT4 (Prop_lut4_I3_O)        0.150     2.123 f  graph_inst/ball13_L2_carry_i_12/O
                         net (fo=10, routed)          1.377     3.501    graph_inst/ball1_vx_reg_reg[2]_P_1
    SLICE_X98Y57         LUT6 (Prop_lut6_I5_O)        0.328     3.829 r  graph_inst/ball23_L2_carry_i_1/O
                         net (fo=1, routed)           0.521     4.349    graph_inst/ball23_L2_carry_i_1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.734 r  graph_inst/ball23_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.734    graph_inst/ball23_L2_carry_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.005 r  graph_inst/ball23_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.123     6.128    graph_inst/ball23_L2
    SLICE_X105Y58        LUT4 (Prop_lut4_I2_O)        0.373     6.501 r  graph_inst/BALL_2_Dy[0]_i_9/O
                         net (fo=7, routed)           0.427     6.928    graph_inst/BALL_2_Dy[0]_i_9_n_0
    SLICE_X104Y59        LUT5 (Prop_lut5_I0_O)        0.124     7.052 r  graph_inst/BALL_3_Dy[1]_i_13/O
                         net (fo=4, routed)           0.822     7.874    graph_inst/BALL_3_Dy[1]_i_13_n_0
    SLICE_X104Y60        LUT6 (Prop_lut6_I1_O)        0.124     7.998 r  graph_inst/BALL_3_Dx[1]_i_2/O
                         net (fo=1, routed)           0.854     8.852    graph_inst/BALL_3_Dx[1]_i_2_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I0_O)        0.124     8.976 r  graph_inst/BALL_3_Dx[1]_i_1/O
                         net (fo=1, routed)           0.000     8.976    graph_inst/BALL_3_Dx[1]_i_1_n_0
    SLICE_X105Y60        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.610    38.129    graph_inst/CLK
    SLICE_X105Y60        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/C
                         clock pessimism              0.568    38.697    
                         clock uncertainty           -0.164    38.534    
    SLICE_X105Y60        FDRE (Setup_fdre_C_D)        0.029    38.563    graph_inst/BALL_3_Dx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 29.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.314ns (67.116%)  route 0.154ns (32.884%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X98Y50         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/ball1_vx_reg_reg[2]_C/Q
                         net (fo=3, routed)           0.154    -0.081    graph_inst/ball1_vx_reg_reg[2]_C_n_0
    SLICE_X100Y49        LUT4 (Prop_lut4_I1_O)        0.045    -0.036 r  graph_inst/ball1_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.036    graph_inst/ball1_x_reg0_carry_i_4_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.069 r  graph_inst/ball1_x_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     0.069    graph_inst/ball1_x_reg0[3]
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.882    -0.494    graph_inst/CLK
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
                         clock pessimism              0.367    -0.127    
    SLICE_X100Y49        FDCE (Hold_fdce_C_D)         0.134     0.007    graph_inst/ball1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.367ns (77.882%)  route 0.104ns (22.118%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=58, routed)          0.104    -0.129    graph_inst/Q[1]
    SLICE_X100Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.021 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.022    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.075 r  graph_inst/ball1_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.075    graph_inst/ball1_x_reg0[6]
    SLICE_X100Y50        FDCE                                         r  graph_inst/ball1_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X100Y50        FDCE                                         r  graph_inst/ball1_x_reg_reg[6]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X100Y50        FDCE (Hold_fdce_C_D)         0.134     0.006    graph_inst/ball1_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.380ns (78.476%)  route 0.104ns (21.524%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=58, routed)          0.104    -0.129    graph_inst/Q[1]
    SLICE_X100Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.021 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.022    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.088 r  graph_inst/ball1_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.088    graph_inst/ball1_x_reg0[8]
    SLICE_X100Y50        FDCE                                         r  graph_inst/ball1_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X100Y50        FDCE                                         r  graph_inst/ball1_x_reg_reg[8]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X100Y50        FDCE (Hold_fdce_C_D)         0.134     0.006    graph_inst/ball1_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.354ns (69.706%)  route 0.154ns (30.294%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X98Y50         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/ball1_vx_reg_reg[2]_C/Q
                         net (fo=3, routed)           0.154    -0.081    graph_inst/ball1_vx_reg_reg[2]_C_n_0
    SLICE_X100Y49        LUT4 (Prop_lut4_I1_O)        0.045    -0.036 r  graph_inst/ball1_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.036    graph_inst/ball1_x_reg0_carry_i_4_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.109 r  graph_inst/ball1_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.109    graph_inst/ball1_x_reg0[4]
    SLICE_X100Y49        FDPE                                         r  graph_inst/ball1_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.882    -0.494    graph_inst/CLK
    SLICE_X100Y49        FDPE                                         r  graph_inst/ball1_x_reg_reg[4]/C
                         clock pessimism              0.367    -0.127    
    SLICE_X100Y49        FDPE (Hold_fdpe_C_D)         0.134     0.007    graph_inst/ball1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.403ns (79.452%)  route 0.104ns (20.548%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=58, routed)          0.104    -0.129    graph_inst/Q[1]
    SLICE_X100Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.021 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.022    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.111 r  graph_inst/ball1_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.111    graph_inst/ball1_x_reg0[7]
    SLICE_X100Y50        FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X100Y50        FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X100Y50        FDPE (Hold_fdpe_C_D)         0.134     0.006    graph_inst/ball1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.405ns (79.532%)  route 0.104ns (20.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=58, routed)          0.104    -0.129    graph_inst/Q[1]
    SLICE_X100Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.021 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.022    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.113 r  graph_inst/ball1_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.113    graph_inst/ball1_x_reg0[9]
    SLICE_X100Y50        FDCE                                         r  graph_inst/ball1_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X100Y50        FDCE                                         r  graph_inst/ball1_x_reg_reg[9]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X100Y50        FDCE (Hold_fdce_C_D)         0.134     0.006    graph_inst/ball1_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.374ns (70.854%)  route 0.154ns (29.146%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X98Y50         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/ball1_vx_reg_reg[2]_C/Q
                         net (fo=3, routed)           0.154    -0.081    graph_inst/ball1_vx_reg_reg[2]_C_n_0
    SLICE_X100Y49        LUT4 (Prop_lut4_I1_O)        0.045    -0.036 r  graph_inst/ball1_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.036    graph_inst/ball1_x_reg0_carry_i_4_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.129 r  graph_inst/ball1_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.129    graph_inst/ball1_x_reg0[5]
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.882    -0.494    graph_inst/CLK
    SLICE_X100Y49        FDCE                                         r  graph_inst/ball1_x_reg_reg[5]/C
                         clock pessimism              0.367    -0.127    
    SLICE_X100Y49        FDCE (Hold_fdce_C_D)         0.134     0.007    graph_inst/ball1_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.813%)  route 0.306ns (62.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.639    -0.371    sync_inst/CLK
    SLICE_X111Y50        FDRE                                         r  sync_inst/c_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.230 r  sync_inst/c_v_reg[0]/Q
                         net (fo=20, routed)          0.306     0.076    sync_inst/c_v[0]
    SLICE_X109Y49        LUT6 (Prop_lut6_I3_O)        0.045     0.121 r  sync_inst/c_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.121    sync_inst/c_v[5]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  sync_inst/c_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.911    -0.465    sync_inst/CLK
    SLICE_X109Y49        FDRE                                         r  sync_inst/c_v_reg[5]/C
                         clock pessimism              0.367    -0.098    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.092    -0.006    sync_inst/c_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.813%)  route 0.306ns (62.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.639    -0.371    sync_inst/CLK
    SLICE_X111Y50        FDRE                                         r  sync_inst/c_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.230 r  sync_inst/c_v_reg[0]/Q
                         net (fo=20, routed)          0.306     0.076    sync_inst/c_v[0]
    SLICE_X109Y49        LUT5 (Prop_lut5_I3_O)        0.045     0.121 r  sync_inst/c_v[4]_i_1/O
                         net (fo=1, routed)           0.000     0.121    sync_inst/c_v[4]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  sync_inst/c_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.911    -0.465    sync_inst/CLK
    SLICE_X109Y49        FDRE                                         r  sync_inst/c_v_reg[4]/C
                         clock pessimism              0.367    -0.098    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.091    -0.007    sync_inst/c_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.767%)  route 0.291ns (58.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.638    -0.372    sync_inst/CLK
    SLICE_X108Y50        FDRE                                         r  sync_inst/c_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164    -0.208 r  sync_inst/c_v_reg[3]/Q
                         net (fo=10, routed)          0.291     0.084    sync_inst/c_v[3]
    SLICE_X109Y49        LUT6 (Prop_lut6_I1_O)        0.045     0.129 r  sync_inst/c_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.129    sync_inst/c_v[6]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  sync_inst/c_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.911    -0.465    sync_inst/CLK
    SLICE_X109Y49        FDRE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism              0.367    -0.098    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.092    -0.006    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X106Y60    graph_inst/BALL_3_Dy_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X106Y61    graph_inst/BALL_3_Dy_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X100Y49    graph_inst/ball1_x_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X100Y49    graph_inst/ball1_x_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X100Y49    graph_inst/ball1_x_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X109Y62    graph_inst/ball3_y_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X108Y50    sync_inst/c_v_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X108Y50    sync_inst/c_v_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X100Y51    graph_inst/BALL_1_Dx_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X113Y60    graph_inst/ball1_y_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X106Y60    graph_inst/BALL_3_Dy_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X106Y61    graph_inst/BALL_3_Dy_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y49    graph_inst/ball1_x_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X100Y49    graph_inst/ball1_x_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y49    graph_inst/ball1_x_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X100Y50    graph_inst/ball1_x_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.442ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.642ns (24.747%)  route 1.952ns (75.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.143 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.789    -0.963    graph_inst/CLK
    SLICE_X100Y51        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        FDPE (Prop_fdpe_C_Q)         0.518    -0.445 f  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           1.415     0.970    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.094 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.538     1.632    graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0
    SLICE_X99Y49         FDPE                                         f  graph_inst/ball1_vx_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.623    38.143    graph_inst/CLK
    SLICE_X99Y49         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.454    38.597    
                         clock uncertainty           -0.164    38.433    
    SLICE_X99Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    38.074    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.074    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                 36.442    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.580ns (23.661%)  route 1.871ns (76.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X103Y55        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDPE (Prop_fdpe_C_Q)         0.456    -0.508 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           1.056     0.548    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X101Y50        LUT2 (Prop_lut2_I1_O)        0.124     0.672 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.815     1.488    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X101Y50        FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X101Y50        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.568    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X101Y50        FDCE (Recov_fdce_C_CLR)     -0.405    38.131    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.652ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.642ns (25.024%)  route 1.923ns (74.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.789    -0.963    graph_inst/CLK
    SLICE_X100Y51        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        FDPE (Prop_fdpe_C_Q)         0.518    -0.445 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.977     0.533    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.124     0.657 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.946     1.603    graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0
    SLICE_X98Y50         FDCE                                         f  graph_inst/ball1_vx_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y50         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
                         clock pessimism              0.606    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X98Y50         FDCE (Recov_fdce_C_CLR)     -0.319    38.255    graph_inst/ball1_vx_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 36.652    

Slack (MET) :             37.114ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.080%)  route 1.485ns (71.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.206 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.864    -0.888    graph_inst/CLK
    SLICE_X107Y60        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.993     0.561    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.124     0.685 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.492     1.178    graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0
    SLICE_X112Y60        FDCE                                         f  graph_inst/ball1_vy_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.687    38.206    graph_inst/CLK
    SLICE_X112Y60        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.568    38.774    
                         clock uncertainty           -0.164    38.611    
    SLICE_X112Y60        FDCE (Recov_fdce_C_CLR)     -0.319    38.292    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 37.114    

Slack (MET) :             37.162ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.320%)  route 1.398ns (70.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X103Y55        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDPE (Prop_fdpe_C_Q)         0.456    -0.508 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           1.055     0.547    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X101Y50        LUT2 (Prop_lut2_I1_O)        0.124     0.671 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.343     1.015    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X99Y50         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X99Y50         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.568    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X99Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    38.177    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 37.162    

Slack (MET) :             37.310ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.580ns (31.761%)  route 1.246ns (68.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.205 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.864    -0.888    graph_inst/CLK
    SLICE_X107Y60        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.609     0.177    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.124     0.301 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.637     0.939    graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0
    SLICE_X112Y61        FDPE                                         f  graph_inst/ball1_vy_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         1.686    38.205    graph_inst/CLK
    SLICE_X112Y61        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.568    38.773    
                         clock uncertainty           -0.164    38.610    
    SLICE_X112Y61        FDPE (Recov_fdpe_C_PRE)     -0.361    38.249    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 37.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.423%)  route 0.446ns (70.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.635    -0.375    graph_inst/CLK
    SLICE_X107Y60        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.234 f  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.224    -0.009    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.036 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.222     0.258    graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0
    SLICE_X112Y61        FDPE                                         f  graph_inst/ball1_vy_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.908    -0.468    graph_inst/CLK
    SLICE_X112Y61        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.132    -0.336    
    SLICE_X112Y61        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.407    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.209ns (23.189%)  route 0.692ns (76.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X100Y51        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        FDPE (Prop_fdpe_C_Q)         0.164    -0.235 f  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.510     0.275    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.320 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.183     0.503    graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0
    SLICE_X99Y49         FDPE                                         f  graph_inst/ball1_vx_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.882    -0.494    graph_inst/CLK
    SLICE_X99Y49         FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.367    -0.127    
    SLICE_X99Y49         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.222    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.462%)  route 0.544ns (74.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.635    -0.375    graph_inst/CLK
    SLICE_X107Y60        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141    -0.234 r  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.358     0.125    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.170 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.356    graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0
    SLICE_X112Y60        FDCE                                         f  graph_inst/ball1_vy_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.908    -0.468    graph_inst/CLK
    SLICE_X112Y60        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.132    -0.336    
    SLICE_X112Y60        FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.755%)  route 0.536ns (74.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X103Y55        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDPE (Prop_fdpe_C_Q)         0.141    -0.259 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.420     0.161    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X101Y50        LUT2 (Prop_lut2_I1_O)        0.045     0.206 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.116     0.323    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X99Y50         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X99Y50         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.132    -0.363    
    SLICE_X99Y50         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.458    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.209ns (22.607%)  route 0.715ns (77.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X100Y51        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        FDPE (Prop_fdpe_C_Q)         0.164    -0.235 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.354     0.120    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X98Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.165 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.361     0.526    graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0
    SLICE_X98Y50         FDCE                                         f  graph_inst/ball1_vx_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X98Y50         FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
                         clock pessimism              0.112    -0.383    
    SLICE_X98Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    graph_inst/ball1_vx_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.058%)  route 0.741ns (79.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X103Y55        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDPE (Prop_fdpe_C_Q)         0.141    -0.259 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.421     0.162    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X101Y50        LUT2 (Prop_lut2_I1_O)        0.045     0.207 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.320     0.528    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X101Y50        FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=125, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X101Y50        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.132    -0.363    
    SLICE_X101Y50        FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.982    





