Warning (10268): Verilog HDL information at UART_tx.v(92): always construct contains both blocking and non-blocking assignments File: C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_tx.v Line: 92
