
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001f80c vaddr 0x4001780c paddr 0x4001780c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x000183b4 memsz 0x000184e8 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f088  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00008784  4000f088  4000f088  00017088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  4001780c  4001780c  0001f80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000b9c  40017818  40017818  0001f818  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000130  400183b8  400183b8  000203b4  2**3
                  ALLOC
  5 .debug_info   00005a0b  00000000  00000000  000203b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000015c7  00000000  00000000  00025dbf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    00005c70  00000000  00000000  00027386  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000200  00000000  00000000  0002cff8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000195b  00000000  00000000  0002d1f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000f89  00000000  00000000  0002eb53  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  0002fadc  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  0002fb0c  2**0
                  CONTENTS, READONLY
 13 .debug_frame  000015d8  00000000  00000000  0002fb4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001158  00000000  00000000  00031124  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000f088 l    d  .rodata	00000000 .rodata
4001780c l    d  .ARM.exidx	00000000 .ARM.exidx
40017818 l    d  .data	00000000 .data
400183b8 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
400000c8 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
4000009c l       .text	00000000 HandlerSVC
40000080 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
400183b8 l       .bss	00000000 .LANCHOR0
400183cc l     O .bss	00000004 value.7004
00000000 l    df *ABS*	00000000 cp15.c
40000618 l     F .text	00000844 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
40017a18 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
40002968 l     F .text	000007c4 Lcd_Printf.constprop.0
40013078 l       .rodata	00000000 .LANCHOR1
400183d0 l       .bss	00000000 .LANCHOR3
4000f088 l       .rodata	00000000 .LANCHOR0
40017068 l       .rodata	00000000 .LANCHOR2
40017ac8 l       .data	00000000 .LANCHOR4
40013598 l     O .rodata	00000015 _first
400135b0 l     O .rodata	0000001e _middle
400135d0 l     O .rodata	0000001e _last
400162f8 l     O .rodata	00000016 cho
40016310 l     O .rodata	00000016 cho2
40016328 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 pcb_allocator.c
40018488 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 process.c
40018494 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 runtime.c
4001849c l       .bss	00000000 .LANCHOR0
4001849c l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
400184a0 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
40006600 l       .text	00000000 Finished
40006594 l       .text	00000000 Loop1
400065f4 l       .text	00000000 Skip
400065d4 l       .text	00000000 Loop2
400065d8 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 impure.c
40017f10 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 vfprintf.c
40017448 l     O .rodata	00000010 blanks.6744
40017458 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
400094a0 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40018338 l     O .data	00000020 lc_ctype_charset
4001835c l     O .data	00000020 lc_message_charset
4001837c l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mprec.c
40017468 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40017590 l     O .rodata	00000010 blanks.6688
400175a0 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000dad0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
400037ac g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000bc34 g     F .text	00000058 _mprec_log10
40004550 g     F .text	0000004c Lcd_Draw_STACK
40006430 g       .text	00000000 CoInvalidateMainTlbVA
4000bcfc g     F .text	0000007c __any_on
40017540 g     O .rodata	00000028 __mprec_tinytens
4000e59c g     F .text	00000018 .hidden __aeabi_dcmple
40007460 g     F .text	0000002c cleanup_glue
4000e6c0 g     F .text	00000040 .hidden __gnu_uldivmod_helper
4000459c g     F .text	00000014 Key_Poll_Init
400028d4 g     F .text	00000048 GIC_Clear_Pending_Clear
4000e4b0 g     F .text	00000088 .hidden __cmpdf2
400002d0 g     F .text	0000005c Uart1_ISR
400183d4 g     O .bss	000000a0 ArrWinInfo
4000644c g       .text	00000000 CoSetICacheLockdownBase
4000e4b0 g     F .text	00000088 .hidden __eqdf2
4000e700 g     F .text	000004d0 .hidden __divdi3
4000dfa4 g     F .text	00000060 .hidden __floatdidf
400062e0 g       .text	00000000 CoSetAsyncBusMode
400070cc g     F .text	00000028 vsprintf
40005ce8 g     F .text	000000f8 Uart1_GetString
40002714 g     F .text	00000018 GIC_Set_Priority_Mask
40003720 g     F .text	0000008c Lcd_Draw_Image
4000ad78 g     F .text	00000070 _setlocale_r
40016340 g     O .rodata	00001000 eng8x16
40006ddc g     F .text	00000004 __malloc_unlock
4000037c g     F .text	00000050 Key4_ISR
400061c4 g       .text	00000000 CoReadCTR
4000615c g       .text	00000000 CoDisableL2PrefetchHint
4000121c g     F .text	00000030 L2C_CleanAndInvalidate_All
4000616c g       .text	00000000 CoEnableICache
4000d33c g     F .text	00000134 memmove
4000b04c g     F .text	0000008c _Balloc
4000512c g     F .text	000000bc SDHC_ACMD41
40017a78 g     O .data	00000010 ICDIPR0
4000e4a0 g     F .text	00000098 .hidden __gtdf2
40004900 g     F .text	0000002c allocate_pcb
4000492c g     F .text	00000078 add_pcb
40006414 g       .text	00000000 CoInvalidateDTlbVA
4000612c g       .text	00000000 CoGetUserReadPA
40002938 g     F .text	00000018 GIC_Write_EOI
400063cc g       .text	00000000 CoPrefetchICacheLineVA
400063ec g       .text	00000000 CoInvalidateITlb
400061a4 g       .text	00000000 CoEnableDCache
40006474 g       .text	00000000 CoSetL2CacheAuxCrtlReg
400184e4 g     O .bss	00000004 errno
40017818 g     O .data	0000001c SVC_Handler_Vector
4000e554 g     F .text	00000018 .hidden __aeabi_cdcmple
4000291c g     F .text	0000001c GIC_Read_INTACK
40001348 g     F .text	000000a8 CoStopMmuAndL1L2Cache
4000475c g     F .text	000001a4 Main
400062c0 g       .text	00000000 CoDisableMmu
40006214 g       .text	00000000 CoDisableFiq
4000312c g     F .text	00000004 udelay_f
400183d0 g     O .bss	00000004 pLcdFb
400058f4 g     F .text	000000b8 Timer0_Int_Delay
40006050 g       .text	00000000 TLB_Type
40005064 g     F .text	00000068 SDHC_CMD8
40002950 g     F .text	00000018 GIC_Generate_SGI
40006098 g       .text	00000000 Get_Context_And_Switch
40004b5c g     F .text	00000010 Get_Heap_Base
4000af5c g     F .text	000000f0 memcpy
40004b50 g     F .text	0000000c Get_Stack_Limit
4000e538 g     F .text	00000034 .hidden __aeabi_cdrcmple
400046f4 g     F .text	0000001c LED_Display
40006280 g       .text	00000000 CoDisableUnalignedAccess
40003558 g     F .text	00000088 Lcd_Clr_Screen
40001300 g     F .text	00000048 SetTransTable_app1
40007594 g     F .text	00001f0c _svfprintf_r
4000df28 g     F .text	00000028 .hidden __floatsidf
4000e4a8 g     F .text	00000090 .hidden __ltdf2
40017838 g     O .data	000001e0 ISR_Vector
4000e640 g     F .text	00000000 .hidden __aeabi_uldivmod
4000bd78 g     F .text	0000006c __fpclassifyd
4000633c g       .text	00000000 CoSelTTBReg0
4000bbac g     F .text	00000088 __ratio
40017aa8 g     O .data	00000010 ICCIAR
40017818 g       .data	00000000 __RW_BASE__
4000666c g     F .text	00000020 malloc
4000dad0 g     F .text	000000f4 .hidden __udivsi3
40006444 g       .text	00000000 CoSetDCacheLockdownBase
400027c4 g     F .text	00000084 GIC_Set_Interrupt_Priority
40005ffc g       .text	00000000 Get_User_SP
40017478 g     O .rodata	000000c8 __mprec_tens
400011ac g     F .text	0000001c L2C_Clean_PA
4000398c g     F .text	000003c8 Lcd_Han_Putch
4000ade8 g     F .text	0000000c __locale_charset
40006390 g       .text	00000000 CoInvalidateDCacheIndex
40017a58 g     O .data	00000010 ICDICER0
400184a4 g     O .bss	00000004 __malloc_top_pad
40018358 g     O .data	00000004 __mb_cur_max
4000df04 g     F .text	00000024 .hidden __aeabi_ui2d
4000ae18 g     F .text	0000000c _localeconv_r
4000350c g     F .text	00000028 Lcd_Get_Pixel
40003ec8 g     F .text	0000021c Lcd_Puts
4000b3a8 g     F .text	00000024 __i2b
40006204 g       .text	00000000 CoEnableFiq
4000648c g       .text	00000000 CoSetL2CacheLines
4000dbe8 g     F .text	00000000 .hidden __aeabi_drsub
400049cc g     F .text	0000001c get_next_pcb_adr
40006de0 g     F .text	00000044 _sbrk_r
400046d0 g     F .text	00000024 LED_Init
40000518 g     F .text	0000007c Timer0_ISR
40005004 g     F .text	00000060 SDHC_CMD0
40003808 g     F .text	0000001c absf
40003848 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40006484 g       .text	00000000 CoSetITlbLockdown
400045f8 g     F .text	00000030 Key_ISR_Init
40006188 g       .text	00000000 CoDisableICache
4000e584 g     F .text	00000018 .hidden __aeabi_dcmplt
400012bc g     F .text	00000044 SetTransTable
40006060 g       .text	00000000 Save_Context
40003534 g     F .text	00000024 Lcd_Get_Pixel_Address
400184d0 g     O .bss	00000004 __malloc_max_sbrked_mem
40006224 g       .text	00000000 CoSetIF
40006320 g       .text	00000000 CoEnableNeon
4000df50 g     F .text	00000040 .hidden __extendsfdf2
40006408 g       .text	00000000 CoInvalidateDTlb
4000e294 g     F .text	0000020c .hidden __aeabi_ddiv
400183c4 g     O .bss	00000004 sd_tr_flag
4000dbf4 g     F .text	00000310 .hidden __adddf3
400063e0 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
400183b4 g       .data	00000000 __RW_LIMIT__
40005b40 g     F .text	00000098 Uart1_Printf
4000b9cc g     F .text	000000d4 __b2d
4000e004 g     F .text	00000290 .hidden __aeabi_dmul
40017444 g     O .rodata	00000004 _global_impure_ptr
4000d564 g     F .text	0000056c _realloc_r
40005870 g     F .text	00000084 Timer0_Delay
400062a0 g       .text	00000000 CoDisableAlignFault
40006020 g       .text	00000000 PABT_Falut_Status
4000ebd0 g     F .text	00000470 .hidden __udivdi3
40017568 g     O .rodata	00000028 __mprec_bigtens
4000b1d0 g     F .text	000000e8 __s2b
4000df04 g     F .text	00000024 .hidden __floatunsidf
40004afc g     F .text	0000004c _sbrk
400135f0 g     O .rodata	00002d01 han16x16
4000b7c4 g     F .text	00000060 __mcmp
40005c00 g     F .text	0000001c Uart1_Get_Pressed
400003cc g     F .text	00000038 Undef_Handler
400034dc g     F .text	00000030 Lcd_Put_Pixel
40007054 g     F .text	00000028 strtol
4000124c g     F .text	0000001c L2C_CleanAndInvalidate_PA
40006614 g       .text	00000000 CoSetProcessId
400011c8 g     F .text	00000020 L2C_Clean_SetWay
400040e4 g     F .text	00000080 Lcd_Draw_Bar
40004c58 g     F .text	00000310 SDHC_Card_Init
400026e8 g     F .text	00000018 GIC_Distributor_Enable
400060fc g       .text	00000000 exynos_smc
40004628 g     F .text	000000a8 Key_ISR_Enable
40000f64 g     F .text	00000088 L2C_Clean_VA
4000657c g       .text	00000000 CoInvalidateDCacheForV7
4000748c g     F .text	00000108 _reclaim_reent
4000b2b8 g     F .text	0000005c __hi0bits
400010fc g     F .text	00000030 L2C_Invalidate_All
4000e5e4 g     F .text	0000005c .hidden __fixdfsi
40003130 g     F .text	00000068 LCD_Clock_Init
400045b0 g     F .text	00000014 Key_Get_Key_Pressed
400052bc g     F .text	00000088 SDHC_CMD7
40006300 g       .text	00000000 CoDisableBranchPrediction
40017a48 g     O .data	00000010 ICDISERn
400061b4 g       .text	00000000 CoDisableDCache
4000dbf4 g     F .text	00000310 .hidden __aeabi_dadd
4000e4a8 g     F .text	00000090 .hidden __ledf2
400183c0 g     O .bss	00000004 sd_wr_buffer_flag
400061cc g       .text	00000000 CoReadCLIDR
400064ec g       .text	00000000 CoCopyFromL2Cache
400060d0 g       .text	00000000 Get_ASID
4000b5b4 g     F .text	00000104 __pow5mult
4000df90 g     F .text	00000074 .hidden __aeabi_ul2d
400184e0 g     O .bss	00000004 __nlocale_changed
40000e5c g     F .text	00000080 CoGetPAfromVA
40006374 g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
40001268 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
40006260 g       .text	00000000 CoDisableVectoredInt
40006654 g     F .text	00000018 _atoi_r
40017ac8 g     O .data	00000028 ArrFbSel
400049e8 g     F .text	00000030 pcb_malloc
40004b48 g     F .text	00000008 Get_Stack_Base
40006564 g       .text	00000000 CoGetPAreg
40017a68 g     O .data	00000010 ICDICERn
4000e5cc g     F .text	00000018 .hidden __aeabi_dcmpgt
4000f040 g     F .text	00000048 .hidden __clzsi2
400184a0 g     O .bss	00000002 sd_rca
4000ae48 g     F .text	00000114 memchr
400071f4 g     F .text	0000026c _free_r
40006250 g       .text	00000000 CoEnableVectoredInt
400010d0 g     F .text	0000002c L2C_Disable
4000adf4 g     F .text	00000010 __locale_mb_cur_max
40002848 g     F .text	0000008c GIC_Set_Processor_Target
4000e5b4 g     F .text	00000018 .hidden __aeabi_dcmpge
40006030 g       .text	00000000 DABT_Falut_Status
40006558 g       .text	00000000 CoGetCacheSizeID
400184dc g     O .bss	00000004 __mlocale_changed
4000dbf0 g     F .text	00000314 .hidden __aeabi_dsub
40017efc g     O .data	00000004 __malloc_sbrk_base
40005c1c g     F .text	000000cc Uart1_ISR_Enable
40006018 g       .text	00000000 Get_User_Stack_Limit
4000df90 g     F .text	00000074 .hidden __floatundidf
4000b6b8 g     F .text	0000010c __lshift
4000c014 g     F .text	000001ac __ssprint_r
40005404 g     F .text	000000e0 SDHC_ISR_Enable
40004318 g     F .text	00000238 Lcd_Printf
40018474 g     O .bss	00000004 Selected_win
4000b3cc g     F .text	000001e8 __multiply
400051e8 g     F .text	00000068 SDHC_CMD2
40017ab8 g     O .data	00000010 ICCEOIR
400184a8 g     O .bss	00000028 __malloc_current_mallinfo
4000baa0 g     F .text	0000010c __d2b
4000272c g     F .text	0000004c GIC_Interrupt_Enable
400060dc g       .text	00000000 Set_ASID
400045c4 g     F .text	00000018 Key_Wait_Key_Released
40004710 g     F .text	0000004c App_Read
4000df28 g     F .text	00000028 .hidden __aeabi_i2d
400062d0 g       .text	00000000 CoSetFastBusMode
4000f088 g       .rodata	00000000 __RO_BASE__
40001288 g     F .text	00000034 L2C_CleanAndInvalidate_Way
400063f8 g       .text	00000000 CoInvalidateITlbVA
4000dbe4  w    F .text	00000004 .hidden __aeabi_ldiv0
40006048 g       .text	00000000 Main_ID
4000e294 g     F .text	0000020c .hidden __divdf3
40004a18 g     F .text	0000008c pcb_init
4000bc8c g     F .text	00000070 __copybits
40017af4 g     O .data	00000408 __malloc_av_
4000032c g     F .text	00000050 Key3_ISR
4000e004 g     F .text	00000290 .hidden __muldf3
40003360 g     F .text	0000017c Lcd_Win_Init
40006dd8 g     F .text	00000004 __malloc_lock
40006010 g       .text	00000000 Get_User_Stack_Base
4000f090 g     O .rodata	00004508 HanTable
400054e4 g     F .text	0000008c SDHC_BusPower_Control
400063ac g       .text	00000000 CoCleanDCacheVA
4000d2a0 g     F .text	0000009c _calloc_r
40005fe0 g       .text	00000000 Run_App
40001dac g     F .text	000000f8 CoStartMmuAndL1L2Cache
40004164 g     F .text	000001b4 Lcd_Draw_Line
4000d470 g     F .text	000000f4 memset
40017a88 g     O .data	00000010 ICDIPTR0
400049a4 g     F .text	00000014 get_current_pcb_adr
400184d4 g     O .bss	00000004 __malloc_max_total_mem
40004aa4 g     F .text	0000002c pcb_add_to_list
400063b8 g       .text	00000000 CoCleanDCacheIndex
4000660c g       .text	00000000 CoSetExceptonVectoerBase
400011e8 g     F .text	00000034 L2C_Clean_Way
400184e4 g       .bss	00000000 __ZI_LIMIT__
4000dad0 g     F .text	00000000 .hidden __aeabi_uidiv
400004d8 g     F .text	00000040 SVC_Handler
4000641c g       .text	00000000 CoInvalidateDTlbASID
40003d54 g     F .text	00000174 Lcd_Eng_Putch
40006e84 g     F .text	000001d0 _strtol_r
40009680 g     F .text	000016f4 _dtoa_r
400066ac g     F .text	0000072c _malloc_r
40000edc g     F .text	00000088 L2C_Invalidate_VA
4000dfa4 g     F .text	00000060 .hidden __aeabi_l2d
40005ad4 g     F .text	0000006c Uart1_Send_String
40005a80 g     F .text	00000054 Uart1_Send_Byte
40006570 g       .text	00000000 CoGetNormalMemRemapReg
40006350 g       .text	00000000 CoSetDomain
4000614c g       .text	00000000 CoEnableL2PrefetchHint
4000661c g       .text	00000000 CoSetMpll
4000611c g       .text	00000000 CoGetOSWritePA
40006538 g       .text	00000000 CoStopPLE
400070f4 g     F .text	00000100 _malloc_trim_r
40006438 g       .text	00000000 CoInvalidateMainTlbASID
4000bde4 g     F .text	00000000 strcmp
40018494 g     O .bss	00000004 pcb_app0_addr
40017a38 g     O .data	00000010 ICDISER0
400063c4 g       .text	00000000 CoDataSyncBarrier
40006364 g       .text	00000000 CoInvalidateICache
4001780c g       .rodata	00000000 __RO_LIMIT__
40003668 g     F .text	00000014 Lcd_Get_Info_BMP
400183c8 g     O .bss	00000004 sd_command_complete_flag
40000fec g     F .text	00000088 L2C_CleanAndInvalidate_VA
40005de0 g     F .text	000001fc Uart1_GetIntNum
4000e4b0 g     F .text	00000088 .hidden __nedf2
4000112c g     F .text	0000001c L2C_Invalidate_PA
400013f0 g     F .text	000008dc CoStartMmuAndDCache
40006384 g       .text	00000000 CoInvalidateDCacheVA
40004b6c g     F .text	0000000c Get_Heap_Limit
40006358 g       .text	00000000 CoWaitForInterrupt
40006058 g       .text	00000000 Get_CPSR
400184d8 g     O .bss	00000004 _PathLocale
40006348 g       .text	00000000 CoSetASID
4000707c g     F .text	00000050 _vsprintf_r
4000ae24 g     F .text	00000018 setlocale
40017f08 g     O .data	00000004 _impure_ptr
4000ae10 g     F .text	00000008 __locale_cjk_lang
40006038 g       .text	00000000 DABT_Falut_Address
400062b0 g       .text	00000000 CoEnableMmu
40006028 g       .text	00000000 PABT_Falut_Address
4000563c g     F .text	00000110 SD_Read_Sector
4000c1c0 g     F .text	000010e0 _svfiprintf_r
40004ad0 g     F .text	0000002c pcb_free
4001848c g     O .bss	00000004 ptr_PCB_Current
40001ea4 g     F .text	00000844 CoTTSet_L1L2_app1
400061dc g       .text	00000000 CoReadCSSELR
4000b968 g     F .text	00000064 __ulp
40006330 g       .text	00000000 CoSetTTBase
40003198 g     F .text	000001c8 Lcd_Init
4000117c g     F .text	00000030 L2C_Clean_All
40004fec g     F .text	00000018 SDHC_Clock_Stop
400049b8 g     F .text	00000014 set_current_pcb_adr
40004b78 g     F .text	00000038 Delay
40006040 g       .text	00000000 Get_SP
40001148 g     F .text	00000034 L2C_Invalidate_Way
40001074 g     F .text	0000005c L2C_Enable
4000610c g       .text	00000000 CoGetOSReadPA
40006270 g       .text	00000000 CoEnableUnalignedAccess
40004fa8 g     F .text	00000044 SDHC_Clock_Supply
400183b8 g       .bss	00000000 __ZI_BASE__
4000ae3c g     F .text	0000000c localeconv
40004bb0 g     F .text	000000a8 SDHC_Init
40006238 g       .text	00000000 CoWrIF
4000dbc4 g     F .text	00000020 .hidden __aeabi_uidivmod
4000e56c g     F .text	00000018 .hidden __aeabi_dcmpeq
4000613c g       .text	00000000 CoGetUserWritePA
40018480 g     O .bss	00000008 Display_frame
400045dc g     F .text	0000001c Key_Wait_Key_Pressed
400037d4 g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
400059b0 g     F .text	000000d0 Uart1_Init
40017a28 g     O .data	00000010 ICCPMR
400001d8 g     F .text	000000f8 SDHC_ISR
40000404 g     F .text	00000074 Dabort_Handler
40003824 g     F .text	00000024 Lcd_Brightness_Control
400062f0 g       .text	00000000 CoEnableBranchPrediction
400063d4 g       .text	00000000 CoCleanAndInvalidateDCacheVA
400183b8 g     O .bss	00000004 sd_insert_flag
40017f00 g     O .data	00000004 __malloc_trim_threshold
4000ae04 g     F .text	0000000c __locale_msgcharset
40000478 g     F .text	00000060 Pabort_Handler
4000b824 g     F .text	00000144 __mdiff
4000e5e4 g     F .text	0000005c .hidden __aeabi_d2iz
400061d4 g       .text	00000000 CoReadCCSIDR
40018488 g     O .bss	00000004 ptr_PCB_Creator
40017af0 g     O .data	00000004 __ctype_ptr__
40017a98 g     O .data	00000010 ICDICPR0
4000639c g       .text	00000000 CoInvalidateBothCaches
4000663c g     F .text	00000018 atoi
40017340 g     O .rodata	00000101 _ctype_
4000dbe4  w    F .text	00000004 .hidden __aeabi_idiv0
40006400 g       .text	00000000 CoInvalidateITlbASID
40000594 g     F .text	00000084 Timer0_ISR_context_switch
400050cc g     F .text	00000060 SDHC_CMD55
40018498 g     O .bss	00000004 pcb_app1_addr
40006290 g       .text	00000000 CoEnableAlignFault
400035e0 g     F .text	00000088 Lcd_Draw_Back_Color
40006e24 g     F .text	00000060 strlen
40006498 g       .text	00000000 CoCopyToL2Cache
40006310 g       .text	00000000 CoEnableVfp
4000e554 g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000e4a0 g     F .text	00000098 .hidden __gedf2
40006454 g       .text	00000000 CoLockL2Cache
40005bd8 g     F .text	00000028 Uart1_Get_Char
4000e67c g     F .text	00000044 .hidden __gnu_ldivmod_helper
40001ccc g     F .text	000000e0 CoInitMmuAndL1L2Cache
40006240 g       .text	00000000 CoClrIF
4000df50 g     F .text	00000040 .hidden __aeabi_f2d
40005570 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
4000574c g     F .text	00000124 SD_Write_Sector
4000dbf0 g     F .text	00000314 .hidden __subdf3
400183bc g     O .bss	00000004 sd_rd_buffer_flag
40018490 g     O .bss	00000004 ptr_PCB_Head
400061f4 g       .text	00000000 CoDisableIrq
4000647c g       .text	00000000 CoSetDTlbLockdown
4000367c g     F .text	000000a4 Lcd_Draw_BMP
4000b314 g     F .text	00000094 __lo0bits
40002700 g     F .text	00000014 GIC_CPU_Interface_Enable
40004f68 g     F .text	00000040 SDHC_Port_Init
40002778 g     F .text	0000004c GIC_Interrupt_Disable
40006464 g       .text	00000000 CoUnLockL2Cache
400001ac g     F .text	0000002c Invalid_ISR
400061e4 g       .text	00000000 CoEnableIrq
40006544 g       .text	00000000 CoNonSecureAccCtrl
40017a18 g     O .data	00000010 ICCICR
40018478 g     O .bss	00000004 Selected_frame
40005344 g     F .text	000000c0 SDHC_ACMD6_4bit
4000668c g     F .text	00000020 free
4000b0f4 g     F .text	000000dc __multadd
4000b0d8 g     F .text	0000001c _Bfree
40005250 g     F .text	0000006c SDHC_CMD3
40006424 g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea000030 	b	400000c8 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000023 	b	4000009c <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea00001b 	b	40000080 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe144 	ldr	lr, [pc, #324]	; 40000174 <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe140 	ldr	lr, [pc, #320]	; 40000178 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe13c 	ldr	lr, [pc, #316]	; 4000017c <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb0000db 	bl	400003cc <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ ������ ���Ͽ� ������ �߻��� ���� �ּҷ� �����ϵ��� ���� @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #8
40000068:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
4000006c:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000070:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000074:	eb0000e2 	bl	40000404 <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000078:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
4000007c:	e25ef004 	subs	pc, lr, #4

40000080 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000080:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
40000084:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000088:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
4000008c:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
40000090:	eb0000f8 	bl	40000478 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000094:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000098:	e25ef004 	subs	pc, lr, #4

4000009c <HandlerSVC>:

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
4000009c:	e92d4070 	push	{r4, r5, r6, lr}
	ldr		r4, [lr, #-4]
400000a0:	e51e4004 	ldr	r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
400000a4:	e59f50d4 	ldr	r5, [pc, #212]	; 40000180 <ResetHandler+0xb8>
	bic		r4, r4, #0xFF << 24 @get svc 호출 번호
400000a8:	e3c444ff 	bic	r4, r4, #-16777216	; 0xff000000
	cps		#0x1f
400000ac:	f102001f 	cps	#31
	mov		r6, lr	@user sys mode의 lr 백업
400000b0:	e1a0600e 	mov	r6, lr
	ldr		r5, [r5, r4, lsl #2] @SVC_Handler_vector안에 함수 실행
400000b4:	e7955104 	ldr	r5, [r5, r4, lsl #2]
	blx 	r5
400000b8:	e12fff35 	blx	r5
	mov		lr, r6 @user sys mode의 lr 복원
400000bc:	e1a0e006 	mov	lr, r6
	cps		#0x13
400000c0:	f1020013 	cps	#19
	ldmfd	sp!, {r4-r6, pc}^
400000c4:	e8fd8070 	ldm	sp!, {r4, r5, r6, pc}^

400000c8 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400000c8:	e59f00b4 	ldr	r0, [pc, #180]	; 40000184 <ResetHandler+0xbc>
	ldr		r1, =0x0
400000cc:	e3a01000 	mov	r1, #0
	str		r1, [r0]
400000d0:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400000d4:	e59f00ac 	ldr	r0, [pc, #172]	; 40000188 <ResetHandler+0xc0>
	MCR     p15,0,r0,c1,c0,2
400000d8:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
400000dc:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
400000e0:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
400000e4:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000e8:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
400000ec:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
400000f0:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
400000f4:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
400000f8:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400000fc:	e59f0088 	ldr	r0, [pc, #136]	; 4000018c <ResetHandler+0xc4>
	ldr		r1, [r0]
40000100:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
40000104:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
40000108:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
4000010c:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000110:	e59f0078 	ldr	r0, [pc, #120]	; 40000190 <ResetHandler+0xc8>
	ldr		r1, [r0]
40000114:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000118:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
4000011c:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
40000120:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000124:	e59f0068 	ldr	r0, [pc, #104]	; 40000194 <ResetHandler+0xcc>
	ldr		r1, =__ZI_LIMIT__
40000128:	e59f1068 	ldr	r1, [pc, #104]	; 40000198 <ResetHandler+0xd0>
	mov		r2, #0x0
4000012c:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
40000130:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
40000134:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000138:	3afffffc 	bcc	40000130 <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
4000013c:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
40000140:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
40000144:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000148:	e59fd04c 	ldr	sp, [pc, #76]	; 4000019c <ResetHandler+0xd4>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
4000014c:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
40000150:	e59fd048 	ldr	sp, [pc, #72]	; 400001a0 <ResetHandler+0xd8>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
40000154:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
40000158:	e59fd044 	ldr	sp, [pc, #68]	; 400001a4 <ResetHandler+0xdc>

	msr		cpsr_c, #(SVC_MODE)
4000015c:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
40000160:	e59fd040 	ldr	sp, [pc, #64]	; 400001a8 <ResetHandler+0xe0>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
40000164:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
40000168:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
4000016c:	eb00117a 	bl	4000475c <Main>

	@ HALT

	b		.
40000170:	eafffffe 	b	40000170 <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000174:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
40000178:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
4000017c:	40017838 	andmi	r7, r1, r8, lsr r8

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
	ldr		r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
40000180:	40017818 	andmi	r7, r1, r8, lsl r8

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
40000184:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
40000188:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
4000018c:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000190:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000194:	400183b8 			; <UNDEFINED> instruction: 0x400183b8
	ldr		r1, =__ZI_LIMIT__
40000198:	400184e4 	andmi	r8, r1, r4, ror #9

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
4000019c:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
400001a0:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
400001a4:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
400001a8:	43ff8000 	mvnsmi	r8, #0

400001ac <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001ac:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001b0:	e1a0c00d 	mov	ip, sp
400001b4:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
400001b8:	e30705b0 	movw	r0, #30128	; 0x75b0
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001bc:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
400001c0:	e3440001 	movt	r0, #16385	; 0x4001
400001c4:	eb00165d 	bl	40005b40 <Uart1_Printf>
}
400001c8:	e24bd01c 	sub	sp, fp, #28
400001cc:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400001d0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400001d4:	e25ef004 	subs	pc, lr, #4

400001d8 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001d8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001dc:	e1a0c00d 	mov	ip, sp
400001e0:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
400001e4:	e24cb004 	sub	fp, ip, #4
400001e8:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400001ec:	e3a03000 	mov	r3, #0
400001f0:	e3413253 	movt	r3, #4691	; 0x1253
400001f4:	e5932030 	ldr	r2, [r3, #48]	; 0x30
400001f8:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
400001fc:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
40000200:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
40000204:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000208:	e3130040 	tst	r3, #64	; 0x40
4000020c:	1a000002 	bne	4000021c <SDHC_ISR+0x44>
40000210:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000214:	e3130080 	tst	r3, #128	; 0x80
40000218:	0a00000a 	beq	40000248 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
4000021c:	e3a03000 	mov	r3, #0
40000220:	e3413253 	movt	r3, #4691	; 0x1253
40000224:	e5933024 	ldr	r3, [r3, #36]	; 0x24
40000228:	e2133801 	ands	r3, r3, #65536	; 0x10000
4000022c:	130833b8 	movwne	r3, #33720	; 0x83b8
		else sd_insert_flag = 0;
40000230:	030823b8 	movweq	r2, #33720	; 0x83b8
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000234:	13a02001 	movne	r2, #1
40000238:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
4000023c:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000240:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
40000244:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000248:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
4000024c:	e3a00000 	mov	r0, #0
40000250:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000254:	e3130020 	tst	r3, #32
40000258:	130833b8 	movwne	r3, #33720	; 0x83b8
4000025c:	13a02001 	movne	r2, #1
40000260:	13443001 	movtne	r3, #16385	; 0x4001
40000264:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000268:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000026c:	e3130010 	tst	r3, #16
40000270:	130833b8 	movwne	r3, #33720	; 0x83b8
40000274:	13a02001 	movne	r2, #1
40000278:	13443001 	movtne	r3, #16385	; 0x4001
4000027c:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000280:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000284:	e3130002 	tst	r3, #2
40000288:	130833b8 	movwne	r3, #33720	; 0x83b8
4000028c:	13a02001 	movne	r2, #1
40000290:	13443001 	movtne	r3, #16385	; 0x4001
40000294:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
40000298:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000029c:	e3130001 	tst	r3, #1
400002a0:	130833b8 	movwne	r3, #33720	; 0x83b8
400002a4:	13a02001 	movne	r2, #1
400002a8:	13443001 	movtne	r3, #16385	; 0x4001
400002ac:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
400002b0:	eb000987 	bl	400028d4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
400002b4:	e3a00000 	mov	r0, #0
400002b8:	e3a0106b 	mov	r1, #107	; 0x6b
400002bc:	eb00099d 	bl	40002938 <GIC_Write_EOI>
}
400002c0:	e24bd01c 	sub	sp, fp, #28
400002c4:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400002c8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400002cc:	e25ef004 	subs	pc, lr, #4

400002d0 <Uart1_ISR>:

void Uart1_ISR(void)
{
400002d0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002d4:	e1a0c00d 	mov	ip, sp
400002d8:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400002dc:	e3a04000 	mov	r4, #0
400002e0:	e3a0300f 	mov	r3, #15
400002e4:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400002e8:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002ec:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
400002f0:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002f4:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
400002f8:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
400002fc:	eb000974 	bl	400028d4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
40000300:	e3a00000 	mov	r0, #0
40000304:	e3a01055 	mov	r1, #85	; 0x55
40000308:	eb00098a 	bl	40002938 <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
4000030c:	e30705c0 	movw	r0, #30144	; 0x75c0
40000310:	e5941024 	ldr	r1, [r4, #36]	; 0x24
40000314:	e3440001 	movt	r0, #16385	; 0x4001
40000318:	eb001608 	bl	40005b40 <Uart1_Printf>
}
4000031c:	e24bd024 	sub	sp, fp, #36	; 0x24
40000320:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000324:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000328:	e25ef004 	subs	pc, lr, #4

4000032c <Key3_ISR>:

void Key3_ISR(void)
{
4000032c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000330:	e1a0c00d 	mov	ip, sp
40000334:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000338:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000033c:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000340:	e30705d0 	movw	r0, #30160	; 0x75d0

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
40000344:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000348:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
4000034c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000350:	eb0015fa 	bl	40005b40 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
40000354:	e3a00000 	mov	r0, #0
40000358:	e3a01033 	mov	r1, #51	; 0x33
4000035c:	eb00095c 	bl	400028d4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000360:	e3a00000 	mov	r0, #0
40000364:	e3a01033 	mov	r1, #51	; 0x33
40000368:	eb000972 	bl	40002938 <GIC_Write_EOI>
}
4000036c:	e24bd01c 	sub	sp, fp, #28
40000370:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000374:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000378:	e25ef004 	subs	pc, lr, #4

4000037c <Key4_ISR>:

void Key4_ISR(void)
{
4000037c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000380:	e1a0c00d 	mov	ip, sp
40000384:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
40000388:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000038c:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
40000390:	e30705e0 	movw	r0, #30176	; 0x75e0
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
40000394:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
40000398:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
4000039c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
400003a0:	eb0015e6 	bl	40005b40 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
400003a4:	e3a00000 	mov	r0, #0
400003a8:	e3a01034 	mov	r1, #52	; 0x34
400003ac:	eb000948 	bl	400028d4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
400003b0:	e3a00000 	mov	r0, #0
400003b4:	e3a01034 	mov	r1, #52	; 0x34
400003b8:	eb00095e 	bl	40002938 <GIC_Write_EOI>
}
400003bc:	e24bd01c 	sub	sp, fp, #28
400003c0:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400003c4:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003c8:	e25ef004 	subs	pc, lr, #4

400003cc <Undef_Handler>:
#include "process.h"
#include "pcb_allocator.h"
#include "cp15.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400003cc:	e1a0c00d 	mov	ip, sp
400003d0:	e1a02001 	mov	r2, r1
400003d4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400003d8:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003dc:	e30705f0 	movw	r0, #30192	; 0x75f0
400003e0:	e1a01004 	mov	r1, r4
400003e4:	e3440001 	movt	r0, #16385	; 0x4001
#include "process.h"
#include "pcb_allocator.h"
#include "cp15.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400003e8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003ec:	eb0015d3 	bl	40005b40 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
400003f0:	e3070614 	movw	r0, #30228	; 0x7614
400003f4:	e5941000 	ldr	r1, [r4]
400003f8:	e3440001 	movt	r0, #16385	; 0x4001
400003fc:	eb0015cf 	bl	40005b40 <Uart1_Printf>
40000400:	eafffffe 	b	40000400 <Undef_Handler+0x34>

40000404 <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
40000404:	e1a0c00d 	mov	ip, sp
40000408:	e1a03000 	mov	r3, r0
4000040c:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000410:	e3070630 	movw	r0, #30256	; 0x7630
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
40000414:	e24cb004 	sub	fp, ip, #4
40000418:	e24dd008 	sub	sp, sp, #8
4000041c:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000420:	e1a01003 	mov	r1, r3
40000424:	e3440001 	movt	r0, #16385	; 0x4001
40000428:	eb0015c4 	bl	40005b40 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
4000042c:	eb001701 	bl	40006038 <DABT_Falut_Address>
40000430:	e1a01000 	mov	r1, r0
40000434:	e3070654 	movw	r0, #30292	; 0x7654
40000438:	e3440001 	movt	r0, #16385	; 0x4001
4000043c:	eb0015bf 	bl	40005b40 <Uart1_Printf>
	sd = DABT_Falut_Status();
40000440:	eb0016fa 	bl	40006030 <DABT_Falut_Status>
40000444:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000448:	e3070670 	movw	r0, #30320	; 0x7670
	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
4000044c:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
40000450:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000454:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000458:	e58d2000 	str	r2, [sp]
4000045c:	e081120c 	add	r1, r1, ip, lsl #4
40000460:	e7e32253 	ubfx	r2, r3, #4, #4
40000464:	e3440001 	movt	r0, #16385	; 0x4001
40000468:	e7e035d3 	ubfx	r3, r3, #11, #1
4000046c:	eb0015b3 	bl	40005b40 <Uart1_Printf>

#if 0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}
40000470:	e24bd00c 	sub	sp, fp, #12
40000474:	e89da800 	ldm	sp, {fp, sp, pc}

40000478 <Pabort_Handler>:

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000478:	e1a03000 	mov	r3, r0
4000047c:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000480:	e30706bc 	movw	r0, #30396	; 0x76bc
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000484:	e1a02001 	mov	r2, r1
40000488:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000048c:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000490:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000494:	e3440001 	movt	r0, #16385	; 0x4001
40000498:	eb0015a8 	bl	40005b40 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
4000049c:	eb0016e1 	bl	40006028 <PABT_Falut_Address>
400004a0:	e1a01000 	mov	r1, r0
400004a4:	e30706e0 	movw	r0, #30432	; 0x76e0
400004a8:	e3440001 	movt	r0, #16385	; 0x4001
400004ac:	eb0015a3 	bl	40005b40 <Uart1_Printf>
	sd = PABT_Falut_Status();
400004b0:	eb0016da 	bl	40006020 <PABT_Falut_Status>
400004b4:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004b8:	e30706fc 	movw	r0, #30460	; 0x76fc
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
400004bc:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
400004c0:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004c4:	e0831201 	add	r1, r3, r1, lsl #4
400004c8:	e7e02652 	ubfx	r2, r2, #12, #1
400004cc:	e3440001 	movt	r0, #16385	; 0x4001
400004d0:	eb00159a 	bl	40005b40 <Uart1_Printf>
400004d4:	eafffffe 	b	400004d4 <Pabort_Handler+0x5c>

400004d8 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400004d8:	e1a0c00d 	mov	ip, sp
400004dc:	e1a02001 	mov	r2, r1
400004e0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400004e4:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004e8:	e3070728 	movw	r0, #30504	; 0x7728
400004ec:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400004f0:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004f4:	e3440001 	movt	r0, #16385	; 0x4001
400004f8:	eb001590 	bl	40005b40 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400004fc:	e5941000 	ldr	r1, [r4]
40000500:	e307074c 	movw	r0, #30540	; 0x774c
40000504:	e3440001 	movt	r0, #16385	; 0x4001
40000508:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
4000050c:	e24bd014 	sub	sp, fp, #20
40000510:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
40000514:	ea001589 	b	40005b40 <Uart1_Printf>

40000518 <Timer0_ISR>:
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
40000518:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000051c:	e1a0c00d 	mov	ip, sp
40000520:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000524:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
40000528:	e1a00003 	mov	r0, r3

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
4000052c:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
40000530:	e24cb004 	sub	fp, ip, #4
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
40000534:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000538:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	LED_Display(value);
4000053c:	e30843b8 	movw	r4, #33720	; 0x83b8
40000540:	e3444001 	movt	r4, #16385	; 0x4001

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000544:	e3822021 	orr	r2, r2, #33	; 0x21
40000548:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
4000054c:	eb0008e0 	bl	400028d4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
40000550:	e3a01045 	mov	r1, #69	; 0x45
40000554:	e3a00000 	mov	r0, #0
40000558:	eb0008f6 	bl	40002938 <GIC_Write_EOI>

	LED_Display(value);
4000055c:	e5940014 	ldr	r0, [r4, #20]
40000560:	eb001063 	bl	400046f4 <LED_Display>
	value = (value + 1) % 4;
40000564:	e5942014 	ldr	r2, [r4, #20]
40000568:	e2822001 	add	r2, r2, #1
4000056c:	e1a03fc2 	asr	r3, r2, #31
40000570:	e1a03f23 	lsr	r3, r3, #30
40000574:	e0822003 	add	r2, r2, r3
40000578:	e2022003 	and	r2, r2, #3
4000057c:	e0633002 	rsb	r3, r3, r2
40000580:	e5843014 	str	r3, [r4, #20]
}
40000584:	e24bd024 	sub	sp, fp, #36	; 0x24
40000588:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
4000058c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000590:	e25ef004 	subs	pc, lr, #4

40000594 <Timer0_ISR_context_switch>:

void Timer0_ISR_context_switch(void)
{
40000594:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000598:	e1a0c00d 	mov	ip, sp
4000059c:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400005a0:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400005a4:	e1a00003 	mov	r0, r3
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400005a8:	e341339d 	movt	r3, #5021	; 0x139d
	LED_Display(value);
	value = (value + 1) % 4;
}

void Timer0_ISR_context_switch(void)
{
400005ac:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
400005b0:	e3a01045 	mov	r1, #69	; 0x45
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400005b4:	e5932044 	ldr	r2, [r3, #68]	; 0x44
400005b8:	e3822021 	orr	r2, r2, #33	; 0x21
400005bc:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
400005c0:	eb0008c3 	bl	400028d4 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
400005c4:	e3a01045 	mov	r1, #69	; 0x45
400005c8:	e3a00000 	mov	r0, #0
400005cc:	eb0008d9 	bl	40002938 <GIC_Write_EOI>
	LED_Display(value);
	value = (value + 1) % 4;
	 */

	// 다음 앱의 PCB 주소 전환
	struct PCB *next_pcb_addr = (struct PCB *) get_next_pcb_adr();
400005d0:	eb0010fd 	bl	400049cc <get_next_pcb_adr>
400005d4:	e1a04000 	mov	r4, r0

	// Cache를 위한 ASID 설정
	Set_ASID(next_pcb_addr->ASID);
400005d8:	e5900004 	ldr	r0, [r0, #4]
400005dc:	eb0016be 	bl	400060dc <Set_ASID>
	Uart1_Printf("Next_PCB_register 0 is %x\n", next_pcb_addr->registers[0]);
	Uart1_Printf("\n\n\n");
	*/

	// TTBR 값을 재설정 app0 --> 0x44000000 app1 --> 0x44080000
	CoSetTTBase((next_pcb_addr->PID ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0));
400005e0:	e5940000 	ldr	r0, [r4]
400005e4:	e3a02048 	mov	r2, #72	; 0x48
400005e8:	e1a03002 	mov	r3, r2
400005ec:	e3442400 	movt	r2, #17408	; 0x4400
400005f0:	e3443408 	movt	r3, #17416	; 0x4408
400005f4:	e3500000 	cmp	r0, #0
400005f8:	01a00002 	moveq	r0, r2
400005fc:	11a00003 	movne	r0, r3
40000600:	eb00174a 	bl	40006330 <CoSetTTBase>

	// context 복원 그리고 분기
	Get_Context_And_Switch();
40000604:	eb0016a3 	bl	40006098 <Get_Context_And_Switch>
}
40000608:	e24bd024 	sub	sp, fp, #36	; 0x24
4000060c:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
40000610:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000614:	e25ef004 	subs	pc, lr, #4

40000618 <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000618:	e1a0c00d 	mov	ip, sp
4000061c:	e3a02020 	mov	r2, #32
40000620:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40000624:	e24cb004 	sub	fp, ip, #4
40000628:	e24dd014 	sub	sp, sp, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000062c:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000630:	e3442400 	movt	r2, #17408	; 0x4400
40000634:	e2838001 	add	r8, r3, #1
40000638:	e2830002 	add	r0, r3, #2
4000063c:	e2837003 	add	r7, r3, #3
40000640:	e2836004 	add	r6, r3, #4
40000644:	e2835005 	add	r5, r3, #5
40000648:	e2834006 	add	r4, r3, #6
4000064c:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000650:	e1a0ea03 	lsl	lr, r3, #20
40000654:	e1a08a08 	lsl	r8, r8, #20
40000658:	e1a00a00 	lsl	r0, r0, #20
4000065c:	e1a07a07 	lsl	r7, r7, #20
40000660:	e1a06a06 	lsl	r6, r6, #20
40000664:	e1a05a05 	lsl	r5, r5, #20
40000668:	e1a04a04 	lsl	r4, r4, #20
4000066c:	e1a0ca0c 	lsl	ip, ip, #20
40000670:	e2833008 	add	r3, r3, #8
40000674:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000678:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
4000067c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000680:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000684:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000688:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000068c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000690:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000694:	e35300c8 	cmp	r3, #200	; 0xc8
40000698:	e3800002 	orr	r0, r0, #2
4000069c:	e1a01002 	mov	r1, r2
400006a0:	e3888002 	orr	r8, r8, #2
400006a4:	e3877002 	orr	r7, r7, #2
400006a8:	e3866002 	orr	r6, r6, #2
400006ac:	e3855002 	orr	r5, r5, #2
400006b0:	e3844002 	orr	r4, r4, #2
400006b4:	e38cc002 	orr	ip, ip, #2
400006b8:	e38ee002 	orr	lr, lr, #2
400006bc:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400006c0:	f5d2f044 	pld	[r2, #68]	; 0x44
400006c4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400006c8:	e26300ce 	rsb	r0, r3, #206	; 0xce
400006cc:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400006d0:	e2822020 	add	r2, r2, #32
400006d4:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400006d8:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400006dc:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400006e0:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400006e4:	e501c004 	str	ip, [r1, #-4]
400006e8:	1affffd1 	bne	40000634 <CoTTSet_L1L2+0x1c>
400006ec:	e0810100 	add	r0, r1, r0, lsl #2
400006f0:	e1a02a03 	lsl	r2, r3, #20
400006f4:	e2833001 	add	r3, r3, #1
400006f8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400006fc:	e3822002 	orr	r2, r2, #2
40000700:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000704:	e1510000 	cmp	r1, r0
40000708:	1afffff8 	bne	400006f0 <CoTTSet_L1L2+0xd8>
4000070c:	e3a02fd6 	mov	r2, #856	; 0x358
40000710:	e3a03000 	mov	r3, #0
40000714:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000718:	e1a00a03 	lsl	r0, r3, #20
4000071c:	e2833008 	add	r3, r3, #8
40000720:	e3530070 	cmp	r3, #112	; 0x70
40000724:	e1a08000 	mov	r8, r0
40000728:	e1a07000 	mov	r7, r0
4000072c:	e1a06000 	mov	r6, r0
40000730:	e1a05000 	mov	r5, r0
40000734:	e1a04000 	mov	r4, r0
40000738:	e1a0e000 	mov	lr, r0
4000073c:	e1a0c000 	mov	ip, r0
40000740:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40000744:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40000748:	e287740d 	add	r7, r7, #218103808	; 0xd000000
4000074c:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40000750:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40000754:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40000758:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
4000075c:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40000760:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000764:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000768:	e3877b03 	orr	r7, r7, #3072	; 0xc00
4000076c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000770:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000774:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000778:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
4000077c:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000780:	e3800002 	orr	r0, r0, #2
40000784:	e1a01002 	mov	r1, r2
40000788:	e3888002 	orr	r8, r8, #2
4000078c:	e3877002 	orr	r7, r7, #2
40000790:	e3866002 	orr	r6, r6, #2
40000794:	e3855002 	orr	r5, r5, #2
40000798:	e3844002 	orr	r4, r4, #2
4000079c:	e38ee002 	orr	lr, lr, #2
400007a0:	e38cc002 	orr	ip, ip, #2
400007a4:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400007a8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400007ac:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400007b0:	e2630072 	rsb	r0, r3, #114	; 0x72
400007b4:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400007b8:	e2822020 	add	r2, r2, #32
400007bc:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
400007c0:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400007c4:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400007c8:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400007cc:	e501c004 	str	ip, [r1, #-4]
400007d0:	1affffd0 	bne	40000718 <CoTTSet_L1L2+0x100>
400007d4:	e2800070 	add	r0, r0, #112	; 0x70
400007d8:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400007dc:	e2833001 	add	r3, r3, #1
400007e0:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400007e4:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
400007e8:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400007ec:	e3822002 	orr	r2, r2, #2
400007f0:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400007f4:	1afffff7 	bne	400007d8 <CoTTSet_L1L2+0x1c0>
400007f8:	e3a02e52 	mov	r2, #1312	; 0x520
400007fc:	e3a03000 	mov	r3, #0
40000800:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000804:	e1a04a03 	lsl	r4, r3, #20
40000808:	e2830001 	add	r0, r3, #1
4000080c:	e2838002 	add	r8, r3, #2
40000810:	e1a00a00 	lsl	r0, r0, #20
40000814:	e2837003 	add	r7, r3, #3
40000818:	e1a08a08 	lsl	r8, r8, #20
4000081c:	e2836005 	add	r6, r3, #5
40000820:	e1a07a07 	lsl	r7, r7, #20
40000824:	e2835006 	add	r5, r3, #6
40000828:	e1a06a06 	lsl	r6, r6, #20
4000082c:	e283c007 	add	ip, r3, #7
40000830:	e1a05a05 	lsl	r5, r5, #20
40000834:	e1a0ca0c 	lsl	ip, ip, #20
40000838:	e1a0e004 	mov	lr, r4
4000083c:	e2833008 	add	r3, r3, #8
40000840:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40000844:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40000848:	e2877305 	add	r7, r7, #335544320	; 0x14000000
4000084c:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40000850:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40000854:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40000858:	e2844305 	add	r4, r4, #335544320	; 0x14000000
4000085c:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40000860:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000864:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000868:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000086c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000870:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000874:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000878:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000087c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000880:	e3530fae 	cmp	r3, #696	; 0x2b8
40000884:	e3800002 	orr	r0, r0, #2
40000888:	e1a01002 	mov	r1, r2
4000088c:	e3888002 	orr	r8, r8, #2
40000890:	e3877002 	orr	r7, r7, #2
40000894:	e3866002 	orr	r6, r6, #2
40000898:	e3855002 	orr	r5, r5, #2
4000089c:	e38cc002 	orr	ip, ip, #2
400008a0:	e3844002 	orr	r4, r4, #2
400008a4:	e38ee002 	orr	lr, lr, #2
400008a8:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
400008ac:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400008b0:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400008b4:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400008b8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400008bc:	e2822020 	add	r2, r2, #32
400008c0:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400008c4:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
400008c8:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400008cc:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
400008d0:	e501c004 	str	ip, [r1, #-4]
400008d4:	1affffca 	bne	40000804 <CoTTSet_L1L2+0x1ec>
400008d8:	e2800fae 	add	r0, r0, #696	; 0x2b8
400008dc:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400008e0:	e2833001 	add	r3, r3, #1
400008e4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400008e8:	e2822305 	add	r2, r2, #335544320	; 0x14000000
400008ec:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400008f0:	e3822002 	orr	r2, r2, #2
400008f4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400008f8:	1afffff7 	bne	400008dc <CoTTSet_L1L2+0x2c4>
400008fc:	e3a03a01 	mov	r3, #4096	; 0x1000
40000900:	e3a00c11 	mov	r0, #4352	; 0x1100
40000904:	e3443400 	movt	r3, #17408	; 0x4400
40000908:	e3440400 	movt	r0, #17408	; 0x4400
4000090c:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000910:	e1a01a02 	lsl	r1, r2, #20
40000914:	e2822001 	add	r2, r2, #1
40000918:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
4000091c:	e3811b87 	orr	r1, r1, #138240	; 0x21c00
40000920:	e381100e 	orr	r1, r1, #14
40000924:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000928:	e1530000 	cmp	r3, r0
4000092c:	1afffff7 	bne	40000910 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000930:	e3a03a01 	mov	r3, #4096	; 0x1000
40000934:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40000938:	e3443400 	movt	r3, #17408	; 0x4400
4000093c:	e3441402 	movt	r1, #17410	; 0x4402
40000940:	e3012124 	movw	r2, #4388	; 0x1124
40000944:	e5831100 	str	r1, [r3, #256]	; 0x100
40000948:	e3442400 	movt	r2, #17408	; 0x4400
4000094c:	e3a03000 	mov	r3, #0
40000950:	e1a00a03 	lsl	r0, r3, #20
40000954:	e2833008 	add	r3, r3, #8
40000958:	e3530068 	cmp	r3, #104	; 0x68
4000095c:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40000960:	e1a01002 	mov	r1, r2
40000964:	e1a08000 	mov	r8, r0
40000968:	e1a07000 	mov	r7, r0
4000096c:	e1a06000 	mov	r6, r0
40000970:	e1a05000 	mov	r5, r0
40000974:	e1a04000 	mov	r4, r0
40000978:	e1a0e000 	mov	lr, r0
4000097c:	e1a0c000 	mov	ip, r0
40000980:	e2888602 	add	r8, r8, #2097152	; 0x200000
40000984:	e2800601 	add	r0, r0, #1048576	; 0x100000
40000988:	e2877603 	add	r7, r7, #3145728	; 0x300000
4000098c:	e2866501 	add	r6, r6, #4194304	; 0x400000
40000990:	e2855605 	add	r5, r5, #5242880	; 0x500000
40000994:	e2844606 	add	r4, r4, #6291456	; 0x600000
40000998:	e28ee607 	add	lr, lr, #7340032	; 0x700000
4000099c:	e28cc502 	add	ip, ip, #8388608	; 0x800000
400009a0:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400009a4:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400009a8:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400009ac:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400009b0:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400009b4:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400009b8:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400009bc:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400009c0:	e3800002 	orr	r0, r0, #2
400009c4:	e3888002 	orr	r8, r8, #2
400009c8:	e3877002 	orr	r7, r7, #2
400009cc:	e3866002 	orr	r6, r6, #2
400009d0:	e3855002 	orr	r5, r5, #2
400009d4:	e3844002 	orr	r4, r4, #2
400009d8:	e38ee002 	orr	lr, lr, #2
400009dc:	e38cc002 	orr	ip, ip, #2
400009e0:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400009e4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400009e8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400009ec:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400009f0:	e263006f 	rsb	r0, r3, #111	; 0x6f
400009f4:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
400009f8:	e2822020 	add	r2, r2, #32
400009fc:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000a00:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000a04:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000a08:	e501c004 	str	ip, [r1, #-4]
40000a0c:	1affffcf 	bne	40000950 <CoTTSet_L1L2+0x338>
40000a10:	e0810100 	add	r0, r1, r0, lsl #2
40000a14:	e1a02a03 	lsl	r2, r3, #20
40000a18:	e2833001 	add	r3, r3, #1
40000a1c:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40000a20:	e2822601 	add	r2, r2, #1048576	; 0x100000
40000a24:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000a28:	e3822002 	orr	r2, r2, #2
40000a2c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000a30:	e1510000 	cmp	r1, r0
40000a34:	1afffff6 	bne	40000a14 <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a38:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000a3c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000a40:	e3443400 	movt	r3, #17408	; 0x4400
40000a44:	e3a02a01 	mov	r2, #4096	; 0x1000
40000a48:	e3442400 	movt	r2, #17408	; 0x4400
40000a4c:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000a50:	e1a0900a 	mov	r9, sl
40000a54:	e1a0800a 	mov	r8, sl
40000a58:	e1a0700a 	mov	r7, sl
40000a5c:	e1a0600a 	mov	r6, sl
40000a60:	e1a0500a 	mov	r5, sl
40000a64:	e1a0400a 	mov	r4, sl
40000a68:	e1a0e00a 	mov	lr, sl
40000a6c:	e1a0c00a 	mov	ip, sl
40000a70:	e1a0000a 	mov	r0, sl
40000a74:	e1a0100a 	mov	r1, sl
40000a78:	e1a0300a 	mov	r3, sl
40000a7c:	e344ab00 	movt	sl, #19200	; 0x4b00
40000a80:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000a84:	e3445b50 	movt	r5, #19280	; 0x4b50
40000a88:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000a8c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000a90:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000a94:	e3449b10 	movt	r9, #19216	; 0x4b10
40000a98:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000a9c:	e3447b30 	movt	r7, #19248	; 0x4b30
40000aa0:	e3444b60 	movt	r4, #19296	; 0x4b60
40000aa4:	e344eb70 	movt	lr, #19312	; 0x4b70
40000aa8:	e3440b90 	movt	r0, #19344	; 0x4b90
40000aac:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000ab0:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000ab4:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000ab8:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000abc:	e3448b20 	movt	r8, #19232	; 0x4b20
40000ac0:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000ac4:	e3446b40 	movt	r6, #19264	; 0x4b40
40000ac8:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000acc:	e344cb80 	movt	ip, #19328	; 0x4b80
40000ad0:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000ad4:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000ad8:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000adc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000ae0:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000ae4:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000ae8:	e1a04005 	mov	r4, r5
40000aec:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000af0:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000af4:	e1a0a003 	mov	sl, r3
40000af8:	e3443c70 	movt	r3, #19568	; 0x4c70
40000afc:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000b00:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000b04:	e1a08009 	mov	r8, r9
40000b08:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000b0c:	e1a06007 	mov	r6, r7
40000b10:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000b14:	e3444c20 	movt	r4, #19488	; 0x4c20
40000b18:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000b1c:	e1a0c00e 	mov	ip, lr
40000b20:	e1a01000 	mov	r1, r0
40000b24:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000b28:	e5824308 	str	r4, [r2, #776]	; 0x308
40000b2c:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000b30:	e3448be0 	movt	r8, #19424	; 0x4be0
40000b34:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000b38:	e3446c00 	movt	r6, #19456	; 0x4c00
40000b3c:	e3445c10 	movt	r5, #19472	; 0x4c10
40000b40:	e344ec30 	movt	lr, #19504	; 0x4c30
40000b44:	e344cc40 	movt	ip, #19520	; 0x4c40
40000b48:	e3440c50 	movt	r0, #19536	; 0x4c50
40000b4c:	e3441c60 	movt	r1, #19552	; 0x4c60
40000b50:	e1a04003 	mov	r4, r3
40000b54:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000b58:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000b5c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000b60:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000b64:	e1a08009 	mov	r8, r9
40000b68:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000b6c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000b70:	e5826300 	str	r6, [r2, #768]	; 0x300
40000b74:	e1a06007 	mov	r6, r7
40000b78:	e5825304 	str	r5, [r2, #772]	; 0x304
40000b7c:	e344ac80 	movt	sl, #19584	; 0x4c80
40000b80:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000b84:	e3449c90 	movt	r9, #19600	; 0x4c90
40000b88:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000b8c:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000b90:	e582c310 	str	ip, [r2, #784]	; 0x310
40000b94:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000b98:	e5820314 	str	r0, [r2, #788]	; 0x314
40000b9c:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000ba0:	e5821318 	str	r1, [r2, #792]	; 0x318
40000ba4:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000ba8:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000bac:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000bb0:	e582a320 	str	sl, [r2, #800]	; 0x320
40000bb4:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000bb8:	e5829324 	str	r9, [r2, #804]	; 0x324
40000bbc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000bc0:	e5828328 	str	r8, [r2, #808]	; 0x328
40000bc4:	e1a0c00e 	mov	ip, lr
40000bc8:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000bcc:	e1a01000 	mov	r1, r0
40000bd0:	e5826330 	str	r6, [r2, #816]	; 0x330
40000bd4:	e1a0a005 	mov	sl, r5
40000bd8:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000bdc:	e1a08009 	mov	r8, r9
40000be0:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000be4:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000be8:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000bec:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000bf0:	e344cd00 	movt	ip, #19712	; 0x4d00
40000bf4:	e3440d10 	movt	r0, #19728	; 0x4d10
40000bf8:	e3441d20 	movt	r1, #19744	; 0x4d20
40000bfc:	e3445d30 	movt	r5, #19760	; 0x4d30
40000c00:	e344ad40 	movt	sl, #19776	; 0x4d40
40000c04:	e3449d50 	movt	r9, #19792	; 0x4d50
40000c08:	e3448d60 	movt	r8, #19808	; 0x4d60
40000c0c:	e3447d70 	movt	r7, #19824	; 0x4d70
40000c10:	e5823334 	str	r3, [r2, #820]	; 0x334
40000c14:	e3a06000 	mov	r6, #0
40000c18:	e5824338 	str	r4, [r2, #824]	; 0x338
40000c1c:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000c20:	e582c340 	str	ip, [r2, #832]	; 0x340
40000c24:	e5820344 	str	r0, [r2, #836]	; 0x344
40000c28:	e5821348 	str	r1, [r2, #840]	; 0x348
40000c2c:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000c30:	e582a350 	str	sl, [r2, #848]	; 0x350
40000c34:	e5829354 	str	r9, [r2, #852]	; 0x354
40000c38:	e5828358 	str	r8, [r2, #856]	; 0x358
40000c3c:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000c40:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000c44:	e1a01a06 	lsl	r1, r6, #20
40000c48:	e2866008 	add	r6, r6, #8
40000c4c:	e3560e32 	cmp	r6, #800	; 0x320
40000c50:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000c54:	e1a02003 	mov	r2, r3
40000c58:	e1a08001 	mov	r8, r1
40000c5c:	e1a07001 	mov	r7, r1
40000c60:	e1a05001 	mov	r5, r1
40000c64:	e1a04001 	mov	r4, r1
40000c68:	e1a0e001 	mov	lr, r1
40000c6c:	e1a0c001 	mov	ip, r1
40000c70:	e1a00001 	mov	r0, r1
40000c74:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000c78:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000c7c:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000c80:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000c84:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000c88:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000c8c:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000c90:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000c94:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000c98:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000c9c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000ca0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000ca4:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000ca8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000cac:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000cb0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000cb4:	e3811002 	orr	r1, r1, #2
40000cb8:	e3888002 	orr	r8, r8, #2
40000cbc:	e3877002 	orr	r7, r7, #2
40000cc0:	e3855002 	orr	r5, r5, #2
40000cc4:	e3844002 	orr	r4, r4, #2
40000cc8:	e38ee002 	orr	lr, lr, #2
40000ccc:	e38cc002 	orr	ip, ip, #2
40000cd0:	e3800002 	orr	r0, r0, #2
40000cd4:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000cd8:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000cdc:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000ce0:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000ce4:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000ce8:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000cec:	e2833020 	add	r3, r3, #32
40000cf0:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000cf4:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000cf8:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000cfc:	e5020004 	str	r0, [r2, #-4]
40000d00:	1affffcf 	bne	40000c44 <CoTTSet_L1L2+0x62c>
40000d04:	e0821101 	add	r1, r2, r1, lsl #2
40000d08:	e1a03a06 	lsl	r3, r6, #20
40000d0c:	e2866001 	add	r6, r6, #1
40000d10:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000d14:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000d18:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000d1c:	e3833002 	orr	r3, r3, #2
40000d20:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000d24:	e1520001 	cmp	r2, r1
40000d28:	1afffff6 	bne	40000d08 <CoTTSet_L1L2+0x6f0>
40000d2c:	e3022020 	movw	r2, #8224	; 0x2020
40000d30:	e3a03000 	mov	r3, #0
40000d34:	e3442400 	movt	r2, #17408	; 0x4400
40000d38:	e30097f8 	movw	r9, #2040	; 0x7f8
40000d3c:	e2838001 	add	r8, r3, #1
40000d40:	e2830002 	add	r0, r3, #2
40000d44:	e2837003 	add	r7, r3, #3
40000d48:	e2836004 	add	r6, r3, #4
40000d4c:	e2835005 	add	r5, r3, #5
40000d50:	e2834006 	add	r4, r3, #6
40000d54:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000d58:	e1a0ea03 	lsl	lr, r3, #20
40000d5c:	e1a08a08 	lsl	r8, r8, #20
40000d60:	e1a00a00 	lsl	r0, r0, #20
40000d64:	e1a07a07 	lsl	r7, r7, #20
40000d68:	e1a06a06 	lsl	r6, r6, #20
40000d6c:	e1a05a05 	lsl	r5, r5, #20
40000d70:	e1a04a04 	lsl	r4, r4, #20
40000d74:	e1a0ca0c 	lsl	ip, ip, #20
40000d78:	e2833008 	add	r3, r3, #8
40000d7c:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000d80:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000d84:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000d88:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000d8c:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000d90:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000d94:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000d98:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000d9c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000da0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000da4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000da8:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000dac:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000db0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000db4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000db8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000dbc:	e1530009 	cmp	r3, r9
40000dc0:	e3800002 	orr	r0, r0, #2
40000dc4:	e1a01002 	mov	r1, r2
40000dc8:	e3888002 	orr	r8, r8, #2
40000dcc:	e3877002 	orr	r7, r7, #2
40000dd0:	e3866002 	orr	r6, r6, #2
40000dd4:	e3855002 	orr	r5, r5, #2
40000dd8:	e3844002 	orr	r4, r4, #2
40000ddc:	e38cc002 	orr	ip, ip, #2
40000de0:	e38ee002 	orr	lr, lr, #2
40000de4:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000de8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000dec:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000df0:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000df4:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000df8:	e2822020 	add	r2, r2, #32
40000dfc:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000e00:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000e04:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000e08:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000e0c:	e501c004 	str	ip, [r1, #-4]
40000e10:	1affffc9 	bne	40000d3c <CoTTSet_L1L2+0x724>
40000e14:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000e18:	e2800008 	add	r0, r0, #8
40000e1c:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000e20:	e2833001 	add	r3, r3, #1
40000e24:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000e28:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000e2c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000e30:	e3822002 	orr	r2, r2, #2
40000e34:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000e38:	1afffff7 	bne	40000e1c <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000e3c:	e3a00048 	mov	r0, #72	; 0x48
40000e40:	e3440400 	movt	r0, #17408	; 0x4400
40000e44:	eb001539 	bl	40006330 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000e48:	e3050551 	movw	r0, #21841	; 0x5551
40000e4c:	e3450555 	movt	r0, #21845	; 0x5555
}
40000e50:	e24bd028 	sub	sp, fp, #40	; 0x28
40000e54:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000e58:	ea00153c 	b	40006350 <CoSetDomain>

40000e5c <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000e5c:	e1a0c00d 	mov	ip, sp
40000e60:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000e64:	e24cb004 	sub	fp, ip, #4
40000e68:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000e6c:	e3510003 	cmp	r1, #3
40000e70:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000e74:	ea000016 	b	40000ed4 <CoGetPAfromVA+0x78>
40000e78:	40000ec4 	andmi	r0, r0, r4, asr #29
40000e7c:	40000ecc 	andmi	r0, r0, ip, asr #29
40000e80:	40000ea4 	andmi	r0, r0, r4, lsr #29
40000e84:	40000e88 	andmi	r0, r0, r8, lsl #29
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000e88:	eb0014ab 	bl	4000613c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000e8c:	e3100001 	tst	r0, #1
40000e90:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000e94:	03c0000f 	biceq	r0, r0, #15
40000e98:	0a000006 	beq	40000eb8 <CoGetPAfromVA+0x5c>
40000e9c:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000ea0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000ea4:	eb0014a0 	bl	4000612c <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000ea8:	e3100001 	tst	r0, #1
40000eac:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000eb0:	03c0000f 	biceq	r0, r0, #15
40000eb4:	1afffff8 	bne	40000e9c <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000eb8:	e7eb4054 	ubfx	r4, r4, #0, #12
40000ebc:	e1800004 	orr	r0, r0, r4
40000ec0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000ec4:	eb001490 	bl	4000610c <CoGetOSReadPA>
40000ec8:	eaffffef 	b	40000e8c <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000ecc:	eb001492 	bl	4000611c <CoGetOSWritePA>
40000ed0:	eaffffed 	b	40000e8c <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000ed4:	e3a00000 	mov	r0, #0
40000ed8:	eafffff6 	b	40000eb8 <CoGetPAfromVA+0x5c>

40000edc <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40000edc:	e1a0c00d 	mov	ip, sp
40000ee0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000ee4:	e24cb004 	sub	fp, ip, #4
40000ee8:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000eec:	e3510003 	cmp	r1, #3
40000ef0:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000ef4:	ea000018 	b	40000f5c <L2C_Invalidate_VA+0x80>
40000ef8:	40000f54 	andmi	r0, r0, r4, asr pc
40000efc:	40000f4c 	andmi	r0, r0, ip, asr #30
40000f00:	40000f44 	andmi	r0, r0, r4, asr #30
40000f04:	40000f08 	andmi	r0, r0, r8, lsl #30
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f08:	eb00148b 	bl	4000613c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f0c:	e3100001 	tst	r0, #1
40000f10:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f14:	03c0000f 	biceq	r0, r0, #15
40000f18:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000f1c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000f20:	e1904004 	orrs	r4, r0, r4
40000f24:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000f28:	e3a03a02 	mov	r3, #8192	; 0x2000
40000f2c:	e3c4401f 	bic	r4, r4, #31
40000f30:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000f34:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000f38:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000f3c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40000f40:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000f44:	eb001478 	bl	4000612c <CoGetUserReadPA>
40000f48:	eaffffef 	b	40000f0c <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000f4c:	eb001472 	bl	4000611c <CoGetOSWritePA>
40000f50:	eaffffed 	b	40000f0c <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000f54:	eb00146c 	bl	4000610c <CoGetOSReadPA>
40000f58:	eaffffeb 	b	40000f0c <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f5c:	e3a00000 	mov	r0, #0
40000f60:	eaffffed 	b	40000f1c <L2C_Invalidate_VA+0x40>

40000f64 <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
40000f64:	e1a0c00d 	mov	ip, sp
40000f68:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f6c:	e24cb004 	sub	fp, ip, #4
40000f70:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f74:	e3510003 	cmp	r1, #3
40000f78:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f7c:	ea000018 	b	40000fe4 <L2C_Clean_VA+0x80>
40000f80:	40000fdc 	ldrdmi	r0, [r0], -ip
40000f84:	40000fd4 	ldrdmi	r0, [r0], -r4
40000f88:	40000fcc 	andmi	r0, r0, ip, asr #31
40000f8c:	40000f90 	mulmi	r0, r0, pc	; <UNPREDICTABLE>
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f90:	eb001469 	bl	4000613c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f94:	e3100001 	tst	r0, #1
40000f98:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f9c:	03c0000f 	biceq	r0, r0, #15
40000fa0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000fa4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000fa8:	e1904004 	orrs	r4, r0, r4
40000fac:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40000fb0:	e3a03a02 	mov	r3, #8192	; 0x2000
40000fb4:	e3c4401f 	bic	r4, r4, #31
40000fb8:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000fbc:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40000fc0:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000fc4:	e5832730 	str	r2, [r3, #1840]	; 0x730
40000fc8:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000fcc:	eb001456 	bl	4000612c <CoGetUserReadPA>
40000fd0:	eaffffef 	b	40000f94 <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000fd4:	eb001450 	bl	4000611c <CoGetOSWritePA>
40000fd8:	eaffffed 	b	40000f94 <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000fdc:	eb00144a 	bl	4000610c <CoGetOSReadPA>
40000fe0:	eaffffeb 	b	40000f94 <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000fe4:	e3a00000 	mov	r0, #0
40000fe8:	eaffffed 	b	40000fa4 <L2C_Clean_VA+0x40>

40000fec <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
40000fec:	e1a0c00d 	mov	ip, sp
40000ff0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000ff4:	e24cb004 	sub	fp, ip, #4
40000ff8:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000ffc:	e3510003 	cmp	r1, #3
40001000:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001004:	ea000018 	b	4000106c <L2C_CleanAndInvalidate_VA+0x80>
40001008:	40001064 	andmi	r1, r0, r4, rrx
4000100c:	4000105c 	andmi	r1, r0, ip, asr r0
40001010:	40001054 	andmi	r1, r0, r4, asr r0
40001014:	40001018 	andmi	r1, r0, r8, lsl r0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001018:	eb001447 	bl	4000613c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
4000101c:	e3100001 	tst	r0, #1
40001020:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001024:	03c0000f 	biceq	r0, r0, #15
40001028:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
4000102c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001030:	e1904004 	orrs	r4, r0, r4
40001034:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001038:	e3a03a02 	mov	r3, #8192	; 0x2000
4000103c:	e3c4401f 	bic	r4, r4, #31
40001040:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001044:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001048:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000104c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001050:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001054:	eb001434 	bl	4000612c <CoGetUserReadPA>
40001058:	eaffffef 	b	4000101c <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
4000105c:	eb00142e 	bl	4000611c <CoGetOSWritePA>
40001060:	eaffffed 	b	4000101c <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001064:	eb001428 	bl	4000610c <CoGetOSReadPA>
40001068:	eaffffeb 	b	4000101c <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000106c:	e3a00000 	mov	r0, #0
40001070:	eaffffed 	b	4000102c <L2C_CleanAndInvalidate_VA+0x40>

40001074 <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001074:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001078:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000107c:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001080:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001084:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001088:	e3443100 	movt	r3, #16640	; 0x4100
4000108c:	e3a01e11 	mov	r1, #272	; 0x110
40001090:	e3a02e12 	mov	r2, #288	; 0x120
40001094:	eb001418 	bl	400060fc <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001098:	e3a01000 	mov	r1, #0
4000109c:	e3a02001 	mov	r2, #1
400010a0:	e1a03001 	mov	r3, r1
400010a4:	e3472e47 	movt	r2, #32327	; 0x7e47
400010a8:	e3e00016 	mvn	r0, #22
400010ac:	eb001412 	bl	400060fc <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400010b0:	e3a02000 	mov	r2, #0
400010b4:	e3e00014 	mvn	r0, #20
400010b8:	e1a03002 	mov	r3, r2
400010bc:	e3a01001 	mov	r1, #1
400010c0:	eb00140d 	bl	400060fc <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
400010c4:	e24bd00c 	sub	sp, fp, #12
400010c8:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400010cc:	ea00141e 	b	4000614c <CoEnableL2PrefetchHint>

400010d0 <L2C_Disable>:
}

void L2C_Disable(void)
{
400010d0:	e1a0c00d 	mov	ip, sp
400010d4:	e92dd800 	push	{fp, ip, lr, pc}
400010d8:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
400010dc:	eb00141e 	bl	4000615c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400010e0:	e3a01000 	mov	r1, #0
400010e4:	e3e00014 	mvn	r0, #20
400010e8:	e1a02001 	mov	r2, r1
400010ec:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
400010f0:	e24bd00c 	sub	sp, fp, #12
400010f4:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400010f8:	ea0013ff 	b	400060fc <exynos_smc>

400010fc <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
400010fc:	e3a03a02 	mov	r3, #8192	; 0x2000
40001100:	e30f2fff 	movw	r2, #65535	; 0xffff
40001104:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001108:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
4000110c:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001110:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001114:	e3a03a02 	mov	r3, #8192	; 0x2000
40001118:	e3413050 	movt	r3, #4176	; 0x1050
4000111c:	e3520000 	cmp	r2, #0
40001120:	1afffffa 	bne	40001110 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001124:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001128:	e12fff1e 	bx	lr

4000112c <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
4000112c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001130:	e3c0001f 	bic	r0, r0, #31
40001134:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001138:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
4000113c:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001140:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001144:	e12fff1e 	bx	lr

40001148 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001148:	e3a03a02 	mov	r3, #8192	; 0x2000
4000114c:	e3a02001 	mov	r2, #1
40001150:	e3413050 	movt	r3, #4176	; 0x1050
40001154:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001158:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
4000115c:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001160:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001164:	e3a03a02 	mov	r3, #8192	; 0x2000
40001168:	e3413050 	movt	r3, #4176	; 0x1050
4000116c:	e3520000 	cmp	r2, #0
40001170:	1afffffa 	bne	40001160 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001174:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001178:	e12fff1e 	bx	lr

4000117c <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
4000117c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001180:	e30f2fff 	movw	r2, #65535	; 0xffff
40001184:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001188:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
4000118c:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001190:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001194:	e3a03a02 	mov	r3, #8192	; 0x2000
40001198:	e3413050 	movt	r3, #4176	; 0x1050
4000119c:	e3520000 	cmp	r2, #0
400011a0:	1afffffa 	bne	40001190 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011a4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011a8:	e12fff1e 	bx	lr

400011ac <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400011ac:	e3a03a02 	mov	r3, #8192	; 0x2000
400011b0:	e3c0001f 	bic	r0, r0, #31
400011b4:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011b8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400011bc:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011c0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011c4:	e12fff1e 	bx	lr

400011c8 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400011c8:	e1a00280 	lsl	r0, r0, #5
400011cc:	e3a03a02 	mov	r3, #8192	; 0x2000
400011d0:	e3413050 	movt	r3, #4176	; 0x1050
400011d4:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011d8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400011dc:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011e0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011e4:	e12fff1e 	bx	lr

400011e8 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
400011e8:	e3a03a02 	mov	r3, #8192	; 0x2000
400011ec:	e3a02001 	mov	r2, #1
400011f0:	e3413050 	movt	r3, #4176	; 0x1050
400011f4:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400011f8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
400011fc:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001200:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001204:	e3a03a02 	mov	r3, #8192	; 0x2000
40001208:	e3413050 	movt	r3, #4176	; 0x1050
4000120c:	e3520000 	cmp	r2, #0
40001210:	1afffffa 	bne	40001200 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001214:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001218:	e12fff1e 	bx	lr

4000121c <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000121c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001220:	e30f2fff 	movw	r2, #65535	; 0xffff
40001224:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001228:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000122c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001230:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001234:	e3a03a02 	mov	r3, #8192	; 0x2000
40001238:	e3413050 	movt	r3, #4176	; 0x1050
4000123c:	e3520000 	cmp	r2, #0
40001240:	1afffffa 	bne	40001230 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001244:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001248:	e12fff1e 	bx	lr

4000124c <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000124c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001250:	e3c0001f 	bic	r0, r0, #31
40001254:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001258:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000125c:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001260:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001264:	e12fff1e 	bx	lr

40001268 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001268:	e1a00280 	lsl	r0, r0, #5
4000126c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001270:	e3413050 	movt	r3, #4176	; 0x1050
40001274:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001278:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
4000127c:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001280:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001284:	e12fff1e 	bx	lr

40001288 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001288:	e3a03a02 	mov	r3, #8192	; 0x2000
4000128c:	e3a02001 	mov	r2, #1
40001290:	e3413050 	movt	r3, #4176	; 0x1050
40001294:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001298:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
4000129c:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012a0:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400012a4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012a8:	e3413050 	movt	r3, #4176	; 0x1050
400012ac:	e3520000 	cmp	r2, #0
400012b0:	1afffffa 	bne	400012a0 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012b4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012b8:	e12fff1e 	bx	lr

400012bc <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400012bc:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400012c0:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400012c4:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400012c8:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
400012cc:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400012d0:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400012d4:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400012d8:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400012dc:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400012e0:	e0840a02 	add	r0, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400012e4:	e2822001 	add	r2, r2, #1
400012e8:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400012ec:	e1800003 	orr	r0, r0, r3
400012f0:	e4810004 	str	r0, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400012f4:	2afffff9 	bcs	400012e0 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
400012f8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400012fc:	e12fff1e 	bx	lr

40001300 <SetTransTable_app1>:
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
40001300:	e1a00a20 	lsr	r0, r0, #20
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}

void SetTransTable_app1(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
40001304:	e92d0030 	push	{r4, r5}
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
40001308:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
4000130c:	e1a05100 	lsl	r5, r0, #2
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001310:	e0601a21 	rsb	r1, r0, r1, lsr #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
40001314:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
40001318:	e2850311 	add	r0, r5, #1140850688	; 0x44000000
4000131c:	e2800702 	add	r0, r0, #524288	; 0x80000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001320:	e7ebc051 	ubfx	ip, r1, #0, #12
	for(i=0; i<=nNumOfSec; i++)
40001324:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001328:	e0841a02 	add	r1, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000132c:	e2822001 	add	r2, r2, #1
40001330:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001334:	e1811003 	orr	r1, r1, r3
40001338:	e4801004 	str	r1, [r0], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000133c:	2afffff9 	bcs	40001328 <SetTransTable_app1+0x28>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001340:	e8bd0030 	pop	{r4, r5}
40001344:	e12fff1e 	bx	lr

40001348 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001348:	e1a0c00d 	mov	ip, sp
4000134c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001350:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001354:	eb00138b 	bl	40006188 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001358:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
4000135c:	eb001394 	bl	400061b4 <CoDisableDCache>
40001360:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001364:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001368:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
4000136c:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001370:	eb00141a 	bl	400063e0 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001374:	e3540c01 	cmp	r4, #256	; 0x100
40001378:	1afffffa 	bne	40001368 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
4000137c:	e2866001 	add	r6, r6, #1
40001380:	e3560004 	cmp	r6, #4
40001384:	1afffff5 	bne	40001360 <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001388:	eb0013f5 	bl	40006364 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
4000138c:	eb001372 	bl	4000615c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001390:	e3a01000 	mov	r1, #0
40001394:	e3e00014 	mvn	r0, #20
40001398:	e1a02001 	mov	r2, r1
4000139c:	e1a03001 	mov	r3, r1
400013a0:	eb001355 	bl	400060fc <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400013a4:	e3a03a02 	mov	r3, #8192	; 0x2000
400013a8:	e30f2fff 	movw	r2, #65535	; 0xffff
400013ac:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013b0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400013b4:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013b8:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400013bc:	e3a03a02 	mov	r3, #8192	; 0x2000
400013c0:	e3413050 	movt	r3, #4176	; 0x1050
400013c4:	e3520000 	cmp	r2, #0
400013c8:	1afffffa 	bne	400013b8 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013cc:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
400013d0:	eb0013ba 	bl	400062c0 <CoDisableMmu>
	CoInvalidateMainTlb();
400013d4:	eb001412 	bl	40006424 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400013d8:	eb0013c8 	bl	40006300 <CoDisableBranchPrediction>

	CoEnableMmu();
400013dc:	eb0013b3 	bl	400062b0 <CoEnableMmu>
	CoEnableICache();
400013e0:	eb001361 	bl	4000616c <CoEnableICache>
	CoEnableBranchPrediction();
}
400013e4:	e24bd01c 	sub	sp, fp, #28
400013e8:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
400013ec:	ea0013bf 	b	400062f0 <CoEnableBranchPrediction>

400013f0 <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
400013f0:	e1a0c00d 	mov	ip, sp
400013f4:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400013f8:	e24cb004 	sub	fp, ip, #4
400013fc:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001400:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
40001404:	eb00135f 	bl	40006188 <CoDisableICache>
	CoDisableDCache();
40001408:	eb001369 	bl	400061b4 <CoDisableDCache>
4000140c:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
40001410:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001414:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001418:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000141c:	eb0013ef 	bl	400063e0 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001420:	e3540c01 	cmp	r4, #256	; 0x100
40001424:	1afffffa 	bne	40001414 <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001428:	e2866001 	add	r6, r6, #1
4000142c:	e3560004 	cmp	r6, #4
40001430:	1afffff5 	bne	4000140c <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001434:	eb0013ca 	bl	40006364 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001438:	eb001347 	bl	4000615c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
4000143c:	e3a01000 	mov	r1, #0
40001440:	e3e00014 	mvn	r0, #20
40001444:	e1a02001 	mov	r2, r1
40001448:	e1a03001 	mov	r3, r1
4000144c:	eb00132a 	bl	400060fc <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001450:	e3a03a02 	mov	r3, #8192	; 0x2000
40001454:	e30f1fff 	movw	r1, #65535	; 0xffff
40001458:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000145c:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001460:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001464:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001468:	e3a03a02 	mov	r3, #8192	; 0x2000
4000146c:	e3413050 	movt	r3, #4176	; 0x1050
40001470:	e3540000 	cmp	r4, #0
40001474:	1afffffa 	bne	40001464 <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001478:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
4000147c:	eb00138f 	bl	400062c0 <CoDisableMmu>
	CoInvalidateMainTlb();
40001480:	eb0013e7 	bl	40006424 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001484:	eb00139d 	bl	40006300 <CoDisableBranchPrediction>
40001488:	e3a02020 	mov	r2, #32
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000148c:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
40001490:	e3442400 	movt	r2, #17408	; 0x4400
40001494:	e2838001 	add	r8, r3, #1
40001498:	e2830002 	add	r0, r3, #2
4000149c:	e2837003 	add	r7, r3, #3
400014a0:	e2836004 	add	r6, r3, #4
400014a4:	e2835005 	add	r5, r3, #5
400014a8:	e2834006 	add	r4, r3, #6
400014ac:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400014b0:	e1a0ea03 	lsl	lr, r3, #20
400014b4:	e1a08a08 	lsl	r8, r8, #20
400014b8:	e1a00a00 	lsl	r0, r0, #20
400014bc:	e1a07a07 	lsl	r7, r7, #20
400014c0:	e1a06a06 	lsl	r6, r6, #20
400014c4:	e1a05a05 	lsl	r5, r5, #20
400014c8:	e1a04a04 	lsl	r4, r4, #20
400014cc:	e1a0ca0c 	lsl	ip, ip, #20
400014d0:	e2833008 	add	r3, r3, #8
400014d4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400014d8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400014dc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400014e0:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400014e4:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400014e8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400014ec:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400014f0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400014f4:	e35300c8 	cmp	r3, #200	; 0xc8
400014f8:	e3800002 	orr	r0, r0, #2
400014fc:	e1a01002 	mov	r1, r2
40001500:	e3888002 	orr	r8, r8, #2
40001504:	e3877002 	orr	r7, r7, #2
40001508:	e3866002 	orr	r6, r6, #2
4000150c:	e3855002 	orr	r5, r5, #2
40001510:	e3844002 	orr	r4, r4, #2
40001514:	e38cc002 	orr	ip, ip, #2
40001518:	e38ee002 	orr	lr, lr, #2
4000151c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001520:	f5d2f044 	pld	[r2, #68]	; 0x44
40001524:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001528:	e26300ce 	rsb	r0, r3, #206	; 0xce
4000152c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001530:	e2822020 	add	r2, r2, #32
40001534:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001538:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
4000153c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001540:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001544:	e501c004 	str	ip, [r1, #-4]
40001548:	1affffd1 	bne	40001494 <CoStartMmuAndDCache+0xa4>
4000154c:	e28000c8 	add	r0, r0, #200	; 0xc8
40001550:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001554:	e2833001 	add	r3, r3, #1
40001558:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000155c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001560:	e3822002 	orr	r2, r2, #2
40001564:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001568:	1afffff8 	bne	40001550 <CoStartMmuAndDCache+0x160>
4000156c:	e3a02fd6 	mov	r2, #856	; 0x358
40001570:	e3a03000 	mov	r3, #0
40001574:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001578:	e1a00a03 	lsl	r0, r3, #20
4000157c:	e2833008 	add	r3, r3, #8
40001580:	e3530070 	cmp	r3, #112	; 0x70
40001584:	e1a08000 	mov	r8, r0
40001588:	e1a07000 	mov	r7, r0
4000158c:	e1a06000 	mov	r6, r0
40001590:	e1a05000 	mov	r5, r0
40001594:	e1a04000 	mov	r4, r0
40001598:	e1a0e000 	mov	lr, r0
4000159c:	e1a0c000 	mov	ip, r0
400015a0:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
400015a4:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400015a8:	e287740d 	add	r7, r7, #218103808	; 0xd000000
400015ac:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
400015b0:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
400015b4:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
400015b8:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
400015bc:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400015c0:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400015c4:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400015c8:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400015cc:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400015d0:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400015d4:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400015d8:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400015dc:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400015e0:	e3800002 	orr	r0, r0, #2
400015e4:	e1a01002 	mov	r1, r2
400015e8:	e3888002 	orr	r8, r8, #2
400015ec:	e3877002 	orr	r7, r7, #2
400015f0:	e3866002 	orr	r6, r6, #2
400015f4:	e3855002 	orr	r5, r5, #2
400015f8:	e3844002 	orr	r4, r4, #2
400015fc:	e38ee002 	orr	lr, lr, #2
40001600:	e38cc002 	orr	ip, ip, #2
40001604:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001608:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000160c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001610:	e2630072 	rsb	r0, r3, #114	; 0x72
40001614:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001618:	e2822020 	add	r2, r2, #32
4000161c:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001620:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001624:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001628:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
4000162c:	e501c004 	str	ip, [r1, #-4]
40001630:	1affffd0 	bne	40001578 <CoStartMmuAndDCache+0x188>
40001634:	e2800070 	add	r0, r0, #112	; 0x70
40001638:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000163c:	e2833001 	add	r3, r3, #1
40001640:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001644:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001648:	e3822b03 	orr	r2, r2, #3072	; 0xc00
4000164c:	e3822002 	orr	r2, r2, #2
40001650:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001654:	1afffff7 	bne	40001638 <CoStartMmuAndDCache+0x248>
40001658:	e3a02e52 	mov	r2, #1312	; 0x520
4000165c:	e3a03000 	mov	r3, #0
40001660:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001664:	e1a04a03 	lsl	r4, r3, #20
40001668:	e2830001 	add	r0, r3, #1
4000166c:	e2838002 	add	r8, r3, #2
40001670:	e1a00a00 	lsl	r0, r0, #20
40001674:	e2837003 	add	r7, r3, #3
40001678:	e1a08a08 	lsl	r8, r8, #20
4000167c:	e2836005 	add	r6, r3, #5
40001680:	e1a07a07 	lsl	r7, r7, #20
40001684:	e2835006 	add	r5, r3, #6
40001688:	e1a06a06 	lsl	r6, r6, #20
4000168c:	e283c007 	add	ip, r3, #7
40001690:	e1a05a05 	lsl	r5, r5, #20
40001694:	e1a0ca0c 	lsl	ip, ip, #20
40001698:	e1a0e004 	mov	lr, r4
4000169c:	e2833008 	add	r3, r3, #8
400016a0:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400016a4:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400016a8:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400016ac:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400016b0:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400016b4:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400016b8:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400016bc:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400016c0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400016c4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400016c8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400016cc:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400016d0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400016d4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400016d8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400016dc:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400016e0:	e3530fae 	cmp	r3, #696	; 0x2b8
400016e4:	e3800002 	orr	r0, r0, #2
400016e8:	e1a01002 	mov	r1, r2
400016ec:	e3888002 	orr	r8, r8, #2
400016f0:	e3877002 	orr	r7, r7, #2
400016f4:	e3866002 	orr	r6, r6, #2
400016f8:	e3855002 	orr	r5, r5, #2
400016fc:	e38cc002 	orr	ip, ip, #2
40001700:	e3844002 	orr	r4, r4, #2
40001704:	e38ee002 	orr	lr, lr, #2
40001708:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
4000170c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001710:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40001714:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001718:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
4000171c:	e2822020 	add	r2, r2, #32
40001720:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40001724:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001728:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
4000172c:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001730:	e501c004 	str	ip, [r1, #-4]
40001734:	1affffca 	bne	40001664 <CoStartMmuAndDCache+0x274>
40001738:	e2800fae 	add	r0, r0, #696	; 0x2b8
4000173c:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001740:	e2833001 	add	r3, r3, #1
40001744:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001748:	e2822305 	add	r2, r2, #335544320	; 0x14000000
4000174c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001750:	e3822002 	orr	r2, r2, #2
40001754:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001758:	1afffff7 	bne	4000173c <CoStartMmuAndDCache+0x34c>
4000175c:	e3a03a01 	mov	r3, #4096	; 0x1000
40001760:	e3a00c11 	mov	r0, #4352	; 0x1100
40001764:	e3443400 	movt	r3, #17408	; 0x4400
40001768:	e3440400 	movt	r0, #17408	; 0x4400
4000176c:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001770:	e1a01a02 	lsl	r1, r2, #20
40001774:	e2822001 	add	r2, r2, #1
40001778:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
4000177c:	e3811b87 	orr	r1, r1, #138240	; 0x21c00
40001780:	e381100e 	orr	r1, r1, #14
40001784:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001788:	e1530000 	cmp	r3, r0
4000178c:	1afffff7 	bne	40001770 <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001790:	e3a03a01 	mov	r3, #4096	; 0x1000
40001794:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40001798:	e3443400 	movt	r3, #17408	; 0x4400
4000179c:	e3441402 	movt	r1, #17410	; 0x4402
400017a0:	e3012124 	movw	r2, #4388	; 0x1124
400017a4:	e5831100 	str	r1, [r3, #256]	; 0x100
400017a8:	e3442400 	movt	r2, #17408	; 0x4400
400017ac:	e3a03000 	mov	r3, #0
400017b0:	e1a00a03 	lsl	r0, r3, #20
400017b4:	e2833008 	add	r3, r3, #8
400017b8:	e3530068 	cmp	r3, #104	; 0x68
400017bc:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400017c0:	e1a01002 	mov	r1, r2
400017c4:	e1a08000 	mov	r8, r0
400017c8:	e1a07000 	mov	r7, r0
400017cc:	e1a06000 	mov	r6, r0
400017d0:	e1a05000 	mov	r5, r0
400017d4:	e1a04000 	mov	r4, r0
400017d8:	e1a0e000 	mov	lr, r0
400017dc:	e1a0c000 	mov	ip, r0
400017e0:	e2888602 	add	r8, r8, #2097152	; 0x200000
400017e4:	e2800601 	add	r0, r0, #1048576	; 0x100000
400017e8:	e2877603 	add	r7, r7, #3145728	; 0x300000
400017ec:	e2866501 	add	r6, r6, #4194304	; 0x400000
400017f0:	e2855605 	add	r5, r5, #5242880	; 0x500000
400017f4:	e2844606 	add	r4, r4, #6291456	; 0x600000
400017f8:	e28ee607 	add	lr, lr, #7340032	; 0x700000
400017fc:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40001800:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001804:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001808:	e3877b03 	orr	r7, r7, #3072	; 0xc00
4000180c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001810:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001814:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001818:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
4000181c:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001820:	e3800002 	orr	r0, r0, #2
40001824:	e3888002 	orr	r8, r8, #2
40001828:	e3877002 	orr	r7, r7, #2
4000182c:	e3866002 	orr	r6, r6, #2
40001830:	e3855002 	orr	r5, r5, #2
40001834:	e3844002 	orr	r4, r4, #2
40001838:	e38ee002 	orr	lr, lr, #2
4000183c:	e38cc002 	orr	ip, ip, #2
40001840:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001844:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001848:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000184c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001850:	e263006f 	rsb	r0, r3, #111	; 0x6f
40001854:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001858:	e2822020 	add	r2, r2, #32
4000185c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001860:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001864:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001868:	e501c004 	str	ip, [r1, #-4]
4000186c:	1affffcf 	bne	400017b0 <CoStartMmuAndDCache+0x3c0>
40001870:	e0810100 	add	r0, r1, r0, lsl #2
40001874:	e1a02a03 	lsl	r2, r3, #20
40001878:	e2833001 	add	r3, r3, #1
4000187c:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40001880:	e2822601 	add	r2, r2, #1048576	; 0x100000
40001884:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001888:	e3822002 	orr	r2, r2, #2
4000188c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001890:	e1510000 	cmp	r1, r0
40001894:	1afffff6 	bne	40001874 <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001898:	e3a03d4e 	mov	r3, #4992	; 0x1380
4000189c:	e300ac0a 	movw	sl, #3082	; 0xc0a
400018a0:	e3443400 	movt	r3, #17408	; 0x4400
400018a4:	e3a02a01 	mov	r2, #4096	; 0x1000
400018a8:	e3442400 	movt	r2, #17408	; 0x4400
400018ac:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
400018b0:	e1a0900a 	mov	r9, sl
400018b4:	e1a0800a 	mov	r8, sl
400018b8:	e1a0700a 	mov	r7, sl
400018bc:	e1a0600a 	mov	r6, sl
400018c0:	e1a0500a 	mov	r5, sl
400018c4:	e1a0400a 	mov	r4, sl
400018c8:	e1a0e00a 	mov	lr, sl
400018cc:	e1a0c00a 	mov	ip, sl
400018d0:	e1a0000a 	mov	r0, sl
400018d4:	e1a0100a 	mov	r1, sl
400018d8:	e1a0300a 	mov	r3, sl
400018dc:	e344ab00 	movt	sl, #19200	; 0x4b00
400018e0:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
400018e4:	e3445b50 	movt	r5, #19280	; 0x4b50
400018e8:	e3443bb0 	movt	r3, #19376	; 0x4bb0
400018ec:	e300ac0a 	movw	sl, #3082	; 0xc0a
400018f0:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
400018f4:	e3444b60 	movt	r4, #19296	; 0x4b60
400018f8:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
400018fc:	e344abc0 	movt	sl, #19392	; 0x4bc0
40001900:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001904:	e3003c0a 	movw	r3, #3082	; 0xc0a
40001908:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
4000190c:	e3449b10 	movt	r9, #19216	; 0x4b10
40001910:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40001914:	e3448b20 	movt	r8, #19232	; 0x4b20
40001918:	e3447b30 	movt	r7, #19248	; 0x4b30
4000191c:	e3446b40 	movt	r6, #19264	; 0x4b40
40001920:	e344eb70 	movt	lr, #19312	; 0x4b70
40001924:	e344cb80 	movt	ip, #19328	; 0x4b80
40001928:	e3440b90 	movt	r0, #19344	; 0x4b90
4000192c:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40001930:	e1a04005 	mov	r4, r5
40001934:	e1a0a003 	mov	sl, r3
40001938:	e3445c10 	movt	r5, #19472	; 0x4c10
4000193c:	e3443c70 	movt	r3, #19568	; 0x4c70
40001940:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40001944:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001948:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
4000194c:	e1a08009 	mov	r8, r9
40001950:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40001954:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001958:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
4000195c:	e1a06007 	mov	r6, r7
40001960:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40001964:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001968:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
4000196c:	e1a0c00e 	mov	ip, lr
40001970:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40001974:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001978:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
4000197c:	e1a01000 	mov	r1, r0
40001980:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40001984:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40001988:	e5825304 	str	r5, [r2, #772]	; 0x304
4000198c:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001990:	e1a03005 	mov	r3, r5
40001994:	e3448be0 	movt	r8, #19424	; 0x4be0
40001998:	e3447bf0 	movt	r7, #19440	; 0x4bf0
4000199c:	e3446c00 	movt	r6, #19456	; 0x4c00
400019a0:	e3444c20 	movt	r4, #19488	; 0x4c20
400019a4:	e344ec30 	movt	lr, #19504	; 0x4c30
400019a8:	e344cc40 	movt	ip, #19520	; 0x4c40
400019ac:	e3440c50 	movt	r0, #19536	; 0x4c50
400019b0:	e3441c60 	movt	r1, #19552	; 0x4c60
400019b4:	e3443ce0 	movt	r3, #19680	; 0x4ce0
400019b8:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
400019bc:	e3009c0a 	movw	r9, #3082	; 0xc0a
400019c0:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
400019c4:	e1a08009 	mov	r8, r9
400019c8:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
400019cc:	e3007c0a 	movw	r7, #3082	; 0xc0a
400019d0:	e5826300 	str	r6, [r2, #768]	; 0x300
400019d4:	e1a06007 	mov	r6, r7
400019d8:	e5824308 	str	r4, [r2, #776]	; 0x308
400019dc:	e344ac80 	movt	sl, #19584	; 0x4c80
400019e0:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
400019e4:	e3449c90 	movt	r9, #19600	; 0x4c90
400019e8:	e582e30c 	str	lr, [r2, #780]	; 0x30c
400019ec:	e3448ca0 	movt	r8, #19616	; 0x4ca0
400019f0:	e582c310 	str	ip, [r2, #784]	; 0x310
400019f4:	e3447cb0 	movt	r7, #19632	; 0x4cb0
400019f8:	e5820314 	str	r0, [r2, #788]	; 0x314
400019fc:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40001a00:	e5821318 	str	r1, [r2, #792]	; 0x318
40001a04:	e3445cd0 	movt	r5, #19664	; 0x4cd0
40001a08:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001a0c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001a10:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001a14:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001a18:	e582a320 	str	sl, [r2, #800]	; 0x320
40001a1c:	e1a0c00e 	mov	ip, lr
40001a20:	e582331c 	str	r3, [r2, #796]	; 0x31c
40001a24:	e1a01000 	mov	r1, r0
40001a28:	e5829324 	str	r9, [r2, #804]	; 0x324
40001a2c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001a30:	e5828328 	str	r8, [r2, #808]	; 0x328
40001a34:	e1a0a004 	mov	sl, r4
40001a38:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001a3c:	e1a08009 	mov	r8, r9
40001a40:	e5826330 	str	r6, [r2, #816]	; 0x330
40001a44:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001a48:	e5825334 	str	r5, [r2, #820]	; 0x334
40001a4c:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40001a50:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40001a54:	e344cd00 	movt	ip, #19712	; 0x4d00
40001a58:	e3440d10 	movt	r0, #19728	; 0x4d10
40001a5c:	e3441d20 	movt	r1, #19744	; 0x4d20
40001a60:	e3444d30 	movt	r4, #19760	; 0x4d30
40001a64:	e344ad40 	movt	sl, #19776	; 0x4d40
40001a68:	e3449d50 	movt	r9, #19792	; 0x4d50
40001a6c:	e3448d60 	movt	r8, #19808	; 0x4d60
40001a70:	e3447d70 	movt	r7, #19824	; 0x4d70
40001a74:	e5823338 	str	r3, [r2, #824]	; 0x338
40001a78:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40001a7c:	e3a06000 	mov	r6, #0
40001a80:	e582c340 	str	ip, [r2, #832]	; 0x340
40001a84:	e5820344 	str	r0, [r2, #836]	; 0x344
40001a88:	e5821348 	str	r1, [r2, #840]	; 0x348
40001a8c:	e582434c 	str	r4, [r2, #844]	; 0x34c
40001a90:	e582a350 	str	sl, [r2, #848]	; 0x350
40001a94:	e5829354 	str	r9, [r2, #852]	; 0x354
40001a98:	e5828358 	str	r8, [r2, #856]	; 0x358
40001a9c:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001aa0:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40001aa4:	e1a01a06 	lsl	r1, r6, #20
40001aa8:	e2866008 	add	r6, r6, #8
40001aac:	e3560e32 	cmp	r6, #800	; 0x320
40001ab0:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40001ab4:	e1a02003 	mov	r2, r3
40001ab8:	e1a08001 	mov	r8, r1
40001abc:	e1a07001 	mov	r7, r1
40001ac0:	e1a05001 	mov	r5, r1
40001ac4:	e1a04001 	mov	r4, r1
40001ac8:	e1a0e001 	mov	lr, r1
40001acc:	e1a0c001 	mov	ip, r1
40001ad0:	e1a00001 	mov	r0, r1
40001ad4:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001ad8:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001adc:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001ae0:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001ae4:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001ae8:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001aec:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001af0:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001af4:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001af8:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001afc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001b00:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001b04:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001b08:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001b0c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001b10:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001b14:	e3811002 	orr	r1, r1, #2
40001b18:	e3888002 	orr	r8, r8, #2
40001b1c:	e3877002 	orr	r7, r7, #2
40001b20:	e3855002 	orr	r5, r5, #2
40001b24:	e3844002 	orr	r4, r4, #2
40001b28:	e38ee002 	orr	lr, lr, #2
40001b2c:	e38cc002 	orr	ip, ip, #2
40001b30:	e3800002 	orr	r0, r0, #2
40001b34:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001b38:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001b3c:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001b40:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001b44:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001b48:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001b4c:	e2833020 	add	r3, r3, #32
40001b50:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001b54:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001b58:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001b5c:	e5020004 	str	r0, [r2, #-4]
40001b60:	1affffcf 	bne	40001aa4 <CoStartMmuAndDCache+0x6b4>
40001b64:	e0821101 	add	r1, r2, r1, lsl #2
40001b68:	e1a03a06 	lsl	r3, r6, #20
40001b6c:	e2866001 	add	r6, r6, #1
40001b70:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001b74:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001b78:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001b7c:	e3833002 	orr	r3, r3, #2
40001b80:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001b84:	e1520001 	cmp	r2, r1
40001b88:	1afffff6 	bne	40001b68 <CoStartMmuAndDCache+0x778>
40001b8c:	e3022020 	movw	r2, #8224	; 0x2020
40001b90:	e3a03000 	mov	r3, #0
40001b94:	e3442400 	movt	r2, #17408	; 0x4400
40001b98:	e30097f8 	movw	r9, #2040	; 0x7f8
40001b9c:	e2838001 	add	r8, r3, #1
40001ba0:	e2830002 	add	r0, r3, #2
40001ba4:	e2837003 	add	r7, r3, #3
40001ba8:	e2836004 	add	r6, r3, #4
40001bac:	e2835005 	add	r5, r3, #5
40001bb0:	e2834006 	add	r4, r3, #6
40001bb4:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bb8:	e1a0ea03 	lsl	lr, r3, #20
40001bbc:	e1a08a08 	lsl	r8, r8, #20
40001bc0:	e1a00a00 	lsl	r0, r0, #20
40001bc4:	e1a07a07 	lsl	r7, r7, #20
40001bc8:	e1a06a06 	lsl	r6, r6, #20
40001bcc:	e1a05a05 	lsl	r5, r5, #20
40001bd0:	e1a04a04 	lsl	r4, r4, #20
40001bd4:	e1a0ca0c 	lsl	ip, ip, #20
40001bd8:	e2833008 	add	r3, r3, #8
40001bdc:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001be0:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40001be4:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001be8:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001bec:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40001bf0:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40001bf4:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001bf8:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40001bfc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001c00:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001c04:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001c08:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001c0c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001c10:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001c14:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001c18:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001c1c:	e1530009 	cmp	r3, r9
40001c20:	e3800002 	orr	r0, r0, #2
40001c24:	e1a01002 	mov	r1, r2
40001c28:	e3888002 	orr	r8, r8, #2
40001c2c:	e3877002 	orr	r7, r7, #2
40001c30:	e3866002 	orr	r6, r6, #2
40001c34:	e3855002 	orr	r5, r5, #2
40001c38:	e3844002 	orr	r4, r4, #2
40001c3c:	e38cc002 	orr	ip, ip, #2
40001c40:	e38ee002 	orr	lr, lr, #2
40001c44:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001c48:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001c4c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001c50:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40001c54:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001c58:	e2822020 	add	r2, r2, #32
40001c5c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001c60:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001c64:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001c68:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001c6c:	e501c004 	str	ip, [r1, #-4]
40001c70:	1affffc9 	bne	40001b9c <CoStartMmuAndDCache+0x7ac>
40001c74:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40001c78:	e2800008 	add	r0, r0, #8
40001c7c:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001c80:	e2833001 	add	r3, r3, #1
40001c84:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001c88:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001c8c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001c90:	e3822002 	orr	r2, r2, #2
40001c94:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001c98:	1afffff7 	bne	40001c7c <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40001c9c:	e3a00048 	mov	r0, #72	; 0x48
40001ca0:	e3440400 	movt	r0, #17408	; 0x4400
40001ca4:	eb0011a1 	bl	40006330 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001ca8:	e3050551 	movw	r0, #21841	; 0x5551
40001cac:	e3450555 	movt	r0, #21845	; 0x5555
40001cb0:	eb0011a6 	bl	40006350 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40001cb4:	eb00117d 	bl	400062b0 <CoEnableMmu>
	CoEnableICache();
40001cb8:	eb00112b 	bl	4000616c <CoEnableICache>
	CoEnableDCache();
40001cbc:	eb001138 	bl	400061a4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001cc0:	e24bd028 	sub	sp, fp, #40	; 0x28
40001cc4:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001cc8:	ea001188 	b	400062f0 <CoEnableBranchPrediction>

40001ccc <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40001ccc:	e1a0c00d 	mov	ip, sp
40001cd0:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001cd4:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001cd8:	eb00112a 	bl	40006188 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001cdc:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001ce0:	eb001133 	bl	400061b4 <CoDisableDCache>
	CoDisableMmu();
40001ce4:	eb001175 	bl	400062c0 <CoDisableMmu>
40001ce8:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40001cec:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001cf0:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001cf4:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001cf8:	eb0011a4 	bl	40006390 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001cfc:	e3540c01 	cmp	r4, #256	; 0x100
40001d00:	1afffffa 	bne	40001cf0 <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001d04:	e2866001 	add	r6, r6, #1
40001d08:	e3560004 	cmp	r6, #4
40001d0c:	1afffff5 	bne	40001ce8 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001d10:	eb001193 	bl	40006364 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001d14:	eb001110 	bl	4000615c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001d18:	e3a01000 	mov	r1, #0
40001d1c:	e3e00014 	mvn	r0, #20
40001d20:	e1a02001 	mov	r2, r1
40001d24:	e1a03001 	mov	r3, r1
40001d28:	eb0010f3 	bl	400060fc <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40001d2c:	e3a01000 	mov	r1, #0
40001d30:	e3e00017 	mvn	r0, #23
40001d34:	e1a02001 	mov	r2, r1
40001d38:	e1a03001 	mov	r3, r1
40001d3c:	eb0010ee 	bl	400060fc <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
40001d40:	eb0011b7 	bl	40006424 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001d44:	eb00116d 	bl	40006300 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001d48:	ebfffa32 	bl	40000618 <CoTTSet_L1L2>

	CoEnableMmu();
40001d4c:	eb001157 	bl	400062b0 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001d50:	e3a03007 	mov	r3, #7
40001d54:	e3e00015 	mvn	r0, #21
40001d58:	e3443100 	movt	r3, #16640	; 0x4100
40001d5c:	e3a01e11 	mov	r1, #272	; 0x110
40001d60:	e3a02e12 	mov	r2, #288	; 0x120
40001d64:	eb0010e4 	bl	400060fc <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001d68:	e3a01000 	mov	r1, #0
40001d6c:	e3a02001 	mov	r2, #1
40001d70:	e1a03001 	mov	r3, r1
40001d74:	e3472e47 	movt	r2, #32327	; 0x7e47
40001d78:	e3e00016 	mvn	r0, #22
40001d7c:	eb0010de 	bl	400060fc <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001d80:	e3a02000 	mov	r2, #0
40001d84:	e3e00014 	mvn	r0, #20
40001d88:	e1a03002 	mov	r3, r2
40001d8c:	e3a01001 	mov	r1, #1
40001d90:	eb0010d9 	bl	400060fc <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001d94:	eb0010ec 	bl	4000614c <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001d98:	eb0010f3 	bl	4000616c <CoEnableICache>
	CoEnableDCache();
40001d9c:	eb001100 	bl	400061a4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001da0:	e24bd01c 	sub	sp, fp, #28
40001da4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001da8:	ea001150 	b	400062f0 <CoEnableBranchPrediction>

40001dac <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40001dac:	e1a0c00d 	mov	ip, sp
40001db0:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001db4:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40001db8:	eb0010f2 	bl	40006188 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001dbc:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40001dc0:	eb0010fb 	bl	400061b4 <CoDisableDCache>
40001dc4:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40001dc8:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001dcc:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001dd0:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001dd4:	eb001181 	bl	400063e0 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001dd8:	e3540c01 	cmp	r4, #256	; 0x100
40001ddc:	1afffffa 	bne	40001dcc <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001de0:	e2866001 	add	r6, r6, #1
40001de4:	e3560004 	cmp	r6, #4
40001de8:	1afffff5 	bne	40001dc4 <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001dec:	eb00115c 	bl	40006364 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001df0:	eb0010d9 	bl	4000615c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001df4:	e3a01000 	mov	r1, #0
40001df8:	e3e00014 	mvn	r0, #20
40001dfc:	e1a02001 	mov	r2, r1
40001e00:	e1a03001 	mov	r3, r1
40001e04:	eb0010bc 	bl	400060fc <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001e08:	e3a03a02 	mov	r3, #8192	; 0x2000
40001e0c:	e30f1fff 	movw	r1, #65535	; 0xffff
40001e10:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001e14:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001e18:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001e1c:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001e20:	e3a03a02 	mov	r3, #8192	; 0x2000
40001e24:	e3413050 	movt	r3, #4176	; 0x1050
40001e28:	e3540000 	cmp	r4, #0
40001e2c:	1afffffa 	bne	40001e1c <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001e30:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001e34:	eb001121 	bl	400062c0 <CoDisableMmu>
	CoInvalidateMainTlb();
40001e38:	eb001179 	bl	40006424 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001e3c:	eb00112f 	bl	40006300 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001e40:	ebfff9f4 	bl	40000618 <CoTTSet_L1L2>

	CoEnableMmu();
40001e44:	eb001119 	bl	400062b0 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001e48:	e3a03007 	mov	r3, #7
40001e4c:	e3e00015 	mvn	r0, #21
40001e50:	e3443100 	movt	r3, #16640	; 0x4100
40001e54:	e3a01e11 	mov	r1, #272	; 0x110
40001e58:	e3a02e12 	mov	r2, #288	; 0x120
40001e5c:	eb0010a6 	bl	400060fc <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001e60:	e3a02001 	mov	r2, #1
40001e64:	e1a01004 	mov	r1, r4
40001e68:	e1a03004 	mov	r3, r4
40001e6c:	e3e00016 	mvn	r0, #22
40001e70:	e3472e47 	movt	r2, #32327	; 0x7e47
40001e74:	eb0010a0 	bl	400060fc <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001e78:	e1a02004 	mov	r2, r4
40001e7c:	e3e00014 	mvn	r0, #20
40001e80:	e1a03004 	mov	r3, r4
40001e84:	e3a01001 	mov	r1, #1
40001e88:	eb00109b 	bl	400060fc <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001e8c:	eb0010ae 	bl	4000614c <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001e90:	eb0010b5 	bl	4000616c <CoEnableICache>
	CoEnableDCache();
40001e94:	eb0010c2 	bl	400061a4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001e98:	e24bd01c 	sub	sp, fp, #28
40001e9c:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001ea0:	ea001112 	b	400062f0 <CoEnableBranchPrediction>

40001ea4 <CoTTSet_L1L2_app1>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
40001ea4:	e1a0c00d 	mov	ip, sp
40001ea8:	e3a02020 	mov	r2, #32
40001eac:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001eb0:	e24cb004 	sub	fp, ip, #4
40001eb4:	e24dd014 	sub	sp, sp, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001eb8:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
40001ebc:	e3442408 	movt	r2, #17416	; 0x4408
40001ec0:	e2838001 	add	r8, r3, #1
40001ec4:	e2830002 	add	r0, r3, #2
40001ec8:	e2837003 	add	r7, r3, #3
40001ecc:	e2836004 	add	r6, r3, #4
40001ed0:	e2835005 	add	r5, r3, #5
40001ed4:	e2834006 	add	r4, r3, #6
40001ed8:	e283c007 	add	ip, r3, #7

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001edc:	e1a0ea03 	lsl	lr, r3, #20
40001ee0:	e1a08a08 	lsl	r8, r8, #20
40001ee4:	e1a00a00 	lsl	r0, r0, #20
40001ee8:	e1a07a07 	lsl	r7, r7, #20
40001eec:	e1a06a06 	lsl	r6, r6, #20
40001ef0:	e1a05a05 	lsl	r5, r5, #20
40001ef4:	e1a04a04 	lsl	r4, r4, #20
40001ef8:	e1a0ca0c 	lsl	ip, ip, #20
40001efc:	e2833008 	add	r3, r3, #8
40001f00:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001f04:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001f08:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001f0c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001f10:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001f14:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001f18:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001f1c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001f20:	e35300c8 	cmp	r3, #200	; 0xc8
40001f24:	e3800002 	orr	r0, r0, #2
40001f28:	e1a01002 	mov	r1, r2
40001f2c:	e3888002 	orr	r8, r8, #2
40001f30:	e3877002 	orr	r7, r7, #2
40001f34:	e3866002 	orr	r6, r6, #2
40001f38:	e3855002 	orr	r5, r5, #2
40001f3c:	e3844002 	orr	r4, r4, #2
40001f40:	e38cc002 	orr	ip, ip, #2
40001f44:	e38ee002 	orr	lr, lr, #2
40001f48:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001f4c:	f5d2f044 	pld	[r2, #68]	; 0x44
40001f50:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001f54:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001f58:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001f5c:	e2822020 	add	r2, r2, #32
40001f60:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001f64:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001f68:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001f6c:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001f70:	e501c004 	str	ip, [r1, #-4]
40001f74:	1affffd1 	bne	40001ec0 <CoTTSet_L1L2_app1+0x1c>
40001f78:	e0810100 	add	r0, r1, r0, lsl #2
40001f7c:	e1a02a03 	lsl	r2, r3, #20
40001f80:	e2833001 	add	r3, r3, #1
40001f84:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001f88:	e3822002 	orr	r2, r2, #2
40001f8c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001f90:	e1510000 	cmp	r1, r0
40001f94:	1afffff8 	bne	40001f7c <CoTTSet_L1L2_app1+0xd8>
40001f98:	e3a02fd6 	mov	r2, #856	; 0x358
40001f9c:	e3a03000 	mov	r3, #0
40001fa0:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001fa4:	e1a00a03 	lsl	r0, r3, #20
40001fa8:	e2833008 	add	r3, r3, #8
40001fac:	e3530070 	cmp	r3, #112	; 0x70
40001fb0:	e1a08000 	mov	r8, r0
40001fb4:	e1a07000 	mov	r7, r0
40001fb8:	e1a06000 	mov	r6, r0
40001fbc:	e1a05000 	mov	r5, r0
40001fc0:	e1a04000 	mov	r4, r0
40001fc4:	e1a0e000 	mov	lr, r0
40001fc8:	e1a0c000 	mov	ip, r0
40001fcc:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40001fd0:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40001fd4:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001fd8:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40001fdc:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40001fe0:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001fe4:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40001fe8:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40001fec:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001ff0:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001ff4:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001ff8:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001ffc:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40002000:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40002004:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40002008:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
4000200c:	e3800002 	orr	r0, r0, #2
40002010:	e1a01002 	mov	r1, r2
40002014:	e3888002 	orr	r8, r8, #2
40002018:	e3877002 	orr	r7, r7, #2
4000201c:	e3866002 	orr	r6, r6, #2
40002020:	e3855002 	orr	r5, r5, #2
40002024:	e3844002 	orr	r4, r4, #2
40002028:	e38ee002 	orr	lr, lr, #2
4000202c:	e38cc002 	orr	ip, ip, #2
40002030:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40002034:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002038:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000203c:	e2630072 	rsb	r0, r3, #114	; 0x72
40002040:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40002044:	e2822020 	add	r2, r2, #32
40002048:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
4000204c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40002050:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40002054:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40002058:	e501c004 	str	ip, [r1, #-4]
4000205c:	1affffd0 	bne	40001fa4 <CoTTSet_L1L2_app1+0x100>
40002060:	e2800070 	add	r0, r0, #112	; 0x70
40002064:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002068:	e2833001 	add	r3, r3, #1
4000206c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002070:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40002074:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40002078:	e3822002 	orr	r2, r2, #2
4000207c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002080:	1afffff7 	bne	40002064 <CoTTSet_L1L2_app1+0x1c0>
40002084:	e3a02e52 	mov	r2, #1312	; 0x520
40002088:	e3a03000 	mov	r3, #0
4000208c:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002090:	e1a04a03 	lsl	r4, r3, #20
40002094:	e2830001 	add	r0, r3, #1
40002098:	e2838002 	add	r8, r3, #2
4000209c:	e1a00a00 	lsl	r0, r0, #20
400020a0:	e2837003 	add	r7, r3, #3
400020a4:	e1a08a08 	lsl	r8, r8, #20
400020a8:	e2836005 	add	r6, r3, #5
400020ac:	e1a07a07 	lsl	r7, r7, #20
400020b0:	e2835006 	add	r5, r3, #6
400020b4:	e1a06a06 	lsl	r6, r6, #20
400020b8:	e283c007 	add	ip, r3, #7
400020bc:	e1a05a05 	lsl	r5, r5, #20
400020c0:	e1a0ca0c 	lsl	ip, ip, #20
400020c4:	e1a0e004 	mov	lr, r4
400020c8:	e2833008 	add	r3, r3, #8
400020cc:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400020d0:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400020d4:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400020d8:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400020dc:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400020e0:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400020e4:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400020e8:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400020ec:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400020f0:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400020f4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400020f8:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400020fc:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002100:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002104:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002108:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
4000210c:	e3530fae 	cmp	r3, #696	; 0x2b8
40002110:	e3800002 	orr	r0, r0, #2
40002114:	e1a01002 	mov	r1, r2
40002118:	e3888002 	orr	r8, r8, #2
4000211c:	e3877002 	orr	r7, r7, #2
40002120:	e3866002 	orr	r6, r6, #2
40002124:	e3855002 	orr	r5, r5, #2
40002128:	e38cc002 	orr	ip, ip, #2
4000212c:	e3844002 	orr	r4, r4, #2
40002130:	e38ee002 	orr	lr, lr, #2
40002134:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40002138:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000213c:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40002140:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40002144:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40002148:	e2822020 	add	r2, r2, #32
4000214c:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40002150:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40002154:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40002158:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
4000215c:	e501c004 	str	ip, [r1, #-4]
40002160:	1affffca 	bne	40002090 <CoTTSet_L1L2_app1+0x1ec>
40002164:	e2800fae 	add	r0, r0, #696	; 0x2b8
40002168:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000216c:	e2833001 	add	r3, r3, #1
40002170:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002174:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40002178:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000217c:	e3822002 	orr	r2, r2, #2
40002180:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002184:	1afffff7 	bne	40002168 <CoTTSet_L1L2_app1+0x2c4>
40002188:	e3a03a01 	mov	r3, #4096	; 0x1000
4000218c:	e3a00c11 	mov	r0, #4352	; 0x1100
40002190:	e3443408 	movt	r3, #17416	; 0x4408
40002194:	e3440408 	movt	r0, #17416	; 0x4408
40002198:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000219c:	e1a01a02 	lsl	r1, r2, #20
400021a0:	e2822001 	add	r2, r2, #1
400021a4:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
400021a8:	e3811b87 	orr	r1, r1, #138240	; 0x21c00
400021ac:	e381100e 	orr	r1, r1, #14
400021b0:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400021b4:	e1530000 	cmp	r3, r0
400021b8:	1afffff7 	bne	4000219c <CoTTSet_L1L2_app1+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400021bc:	e3a03a01 	mov	r3, #4096	; 0x1000
400021c0:	e3011c0e 	movw	r1, #7182	; 0x1c0e
400021c4:	e3443408 	movt	r3, #17416	; 0x4408
400021c8:	e3441402 	movt	r1, #17410	; 0x4402
400021cc:	e3012124 	movw	r2, #4388	; 0x1124
400021d0:	e5831100 	str	r1, [r3, #256]	; 0x100
400021d4:	e3442408 	movt	r2, #17416	; 0x4408
400021d8:	e3a03000 	mov	r3, #0
400021dc:	e1a00a03 	lsl	r0, r3, #20
400021e0:	e2833008 	add	r3, r3, #8
400021e4:	e3530068 	cmp	r3, #104	; 0x68
400021e8:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400021ec:	e1a01002 	mov	r1, r2
400021f0:	e1a08000 	mov	r8, r0
400021f4:	e1a07000 	mov	r7, r0
400021f8:	e1a06000 	mov	r6, r0
400021fc:	e1a05000 	mov	r5, r0
40002200:	e1a04000 	mov	r4, r0
40002204:	e1a0e000 	mov	lr, r0
40002208:	e1a0c000 	mov	ip, r0
4000220c:	e2888602 	add	r8, r8, #2097152	; 0x200000
40002210:	e2800601 	add	r0, r0, #1048576	; 0x100000
40002214:	e2877603 	add	r7, r7, #3145728	; 0x300000
40002218:	e2866501 	add	r6, r6, #4194304	; 0x400000
4000221c:	e2855605 	add	r5, r5, #5242880	; 0x500000
40002220:	e2844606 	add	r4, r4, #6291456	; 0x600000
40002224:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40002228:	e28cc502 	add	ip, ip, #8388608	; 0x800000
4000222c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40002230:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40002234:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40002238:	e3866b03 	orr	r6, r6, #3072	; 0xc00
4000223c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40002240:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40002244:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40002248:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
4000224c:	e3800002 	orr	r0, r0, #2
40002250:	e3888002 	orr	r8, r8, #2
40002254:	e3877002 	orr	r7, r7, #2
40002258:	e3866002 	orr	r6, r6, #2
4000225c:	e3855002 	orr	r5, r5, #2
40002260:	e3844002 	orr	r4, r4, #2
40002264:	e38ee002 	orr	lr, lr, #2
40002268:	e38cc002 	orr	ip, ip, #2
4000226c:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40002270:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002274:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40002278:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
4000227c:	e263006f 	rsb	r0, r3, #111	; 0x6f
40002280:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40002284:	e2822020 	add	r2, r2, #32
40002288:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
4000228c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40002290:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40002294:	e501c004 	str	ip, [r1, #-4]
40002298:	1affffcf 	bne	400021dc <CoTTSet_L1L2_app1+0x338>
4000229c:	e0810100 	add	r0, r1, r0, lsl #2
400022a0:	e1a02a03 	lsl	r2, r3, #20
400022a4:	e2833001 	add	r3, r3, #1
400022a8:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
400022ac:	e2822601 	add	r2, r2, #1048576	; 0x100000
400022b0:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400022b4:	e3822002 	orr	r2, r2, #2
400022b8:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400022bc:	e1510000 	cmp	r1, r0
400022c0:	1afffff6 	bne	400022a0 <CoTTSet_L1L2_app1+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400022c4:	e3a03d4e 	mov	r3, #4992	; 0x1380
400022c8:	e300ac0a 	movw	sl, #3082	; 0xc0a
400022cc:	e3443408 	movt	r3, #17416	; 0x4408
400022d0:	e3a02a01 	mov	r2, #4096	; 0x1000
400022d4:	e3442408 	movt	r2, #17416	; 0x4408
400022d8:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
400022dc:	e1a0900a 	mov	r9, sl
400022e0:	e1a0800a 	mov	r8, sl
400022e4:	e1a0700a 	mov	r7, sl
400022e8:	e1a0600a 	mov	r6, sl
400022ec:	e1a0500a 	mov	r5, sl
400022f0:	e1a0400a 	mov	r4, sl
400022f4:	e1a0e00a 	mov	lr, sl
400022f8:	e1a0c00a 	mov	ip, sl
400022fc:	e1a0000a 	mov	r0, sl
40002300:	e1a0100a 	mov	r1, sl
40002304:	e1a0300a 	mov	r3, sl
40002308:	e344ab00 	movt	sl, #19200	; 0x4b00
4000230c:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40002310:	e3445b50 	movt	r5, #19280	; 0x4b50
40002314:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40002318:	e300ac0a 	movw	sl, #3082	; 0xc0a
4000231c:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40002320:	e3449b10 	movt	r9, #19216	; 0x4b10
40002324:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40002328:	e3447b30 	movt	r7, #19248	; 0x4b30
4000232c:	e3444b60 	movt	r4, #19296	; 0x4b60
40002330:	e344eb70 	movt	lr, #19312	; 0x4b70
40002334:	e3440b90 	movt	r0, #19344	; 0x4b90
40002338:	e344abc0 	movt	sl, #19392	; 0x4bc0
4000233c:	e3005c0a 	movw	r5, #3082	; 0xc0a
40002340:	e3003c0a 	movw	r3, #3082	; 0xc0a
40002344:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40002348:	e3448b20 	movt	r8, #19232	; 0x4b20
4000234c:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40002350:	e3446b40 	movt	r6, #19264	; 0x4b40
40002354:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40002358:	e344cb80 	movt	ip, #19328	; 0x4b80
4000235c:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40002360:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40002364:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40002368:	e3009c0a 	movw	r9, #3082	; 0xc0a
4000236c:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40002370:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002374:	e1a04005 	mov	r4, r5
40002378:	e300ec0a 	movw	lr, #3082	; 0xc0a
4000237c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40002380:	e1a0a003 	mov	sl, r3
40002384:	e3443c70 	movt	r3, #19568	; 0x4c70
40002388:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
4000238c:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40002390:	e1a08009 	mov	r8, r9
40002394:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40002398:	e1a06007 	mov	r6, r7
4000239c:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
400023a0:	e3444c20 	movt	r4, #19488	; 0x4c20
400023a4:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
400023a8:	e1a0c00e 	mov	ip, lr
400023ac:	e1a01000 	mov	r1, r0
400023b0:	e3003c0a 	movw	r3, #3082	; 0xc0a
400023b4:	e5824308 	str	r4, [r2, #776]	; 0x308
400023b8:	e3449bd0 	movt	r9, #19408	; 0x4bd0
400023bc:	e3448be0 	movt	r8, #19424	; 0x4be0
400023c0:	e3447bf0 	movt	r7, #19440	; 0x4bf0
400023c4:	e3446c00 	movt	r6, #19456	; 0x4c00
400023c8:	e3445c10 	movt	r5, #19472	; 0x4c10
400023cc:	e344ec30 	movt	lr, #19504	; 0x4c30
400023d0:	e344cc40 	movt	ip, #19520	; 0x4c40
400023d4:	e3440c50 	movt	r0, #19536	; 0x4c50
400023d8:	e3441c60 	movt	r1, #19552	; 0x4c60
400023dc:	e1a04003 	mov	r4, r3
400023e0:	e3443cd0 	movt	r3, #19664	; 0x4cd0
400023e4:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
400023e8:	e3009c0a 	movw	r9, #3082	; 0xc0a
400023ec:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
400023f0:	e1a08009 	mov	r8, r9
400023f4:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
400023f8:	e3007c0a 	movw	r7, #3082	; 0xc0a
400023fc:	e5826300 	str	r6, [r2, #768]	; 0x300
40002400:	e1a06007 	mov	r6, r7
40002404:	e5825304 	str	r5, [r2, #772]	; 0x304
40002408:	e344ac80 	movt	sl, #19584	; 0x4c80
4000240c:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40002410:	e3449c90 	movt	r9, #19600	; 0x4c90
40002414:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40002418:	e3448ca0 	movt	r8, #19616	; 0x4ca0
4000241c:	e582c310 	str	ip, [r2, #784]	; 0x310
40002420:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40002424:	e5820314 	str	r0, [r2, #788]	; 0x314
40002428:	e3446cc0 	movt	r6, #19648	; 0x4cc0
4000242c:	e5821318 	str	r1, [r2, #792]	; 0x318
40002430:	e300ec0a 	movw	lr, #3082	; 0xc0a
40002434:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40002438:	e3000c0a 	movw	r0, #3082	; 0xc0a
4000243c:	e582a320 	str	sl, [r2, #800]	; 0x320
40002440:	e3005c0a 	movw	r5, #3082	; 0xc0a
40002444:	e5829324 	str	r9, [r2, #804]	; 0x324
40002448:	e3009c0a 	movw	r9, #3082	; 0xc0a
4000244c:	e5828328 	str	r8, [r2, #808]	; 0x328
40002450:	e1a0c00e 	mov	ip, lr
40002454:	e582732c 	str	r7, [r2, #812]	; 0x32c
40002458:	e1a01000 	mov	r1, r0
4000245c:	e5826330 	str	r6, [r2, #816]	; 0x330
40002460:	e1a0a005 	mov	sl, r5
40002464:	e582331c 	str	r3, [r2, #796]	; 0x31c
40002468:	e1a08009 	mov	r8, r9
4000246c:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40002470:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002474:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40002478:	e344ecf0 	movt	lr, #19696	; 0x4cf0
4000247c:	e344cd00 	movt	ip, #19712	; 0x4d00
40002480:	e3440d10 	movt	r0, #19728	; 0x4d10
40002484:	e3441d20 	movt	r1, #19744	; 0x4d20
40002488:	e3445d30 	movt	r5, #19760	; 0x4d30
4000248c:	e344ad40 	movt	sl, #19776	; 0x4d40
40002490:	e3449d50 	movt	r9, #19792	; 0x4d50
40002494:	e3448d60 	movt	r8, #19808	; 0x4d60
40002498:	e3447d70 	movt	r7, #19824	; 0x4d70
4000249c:	e5823334 	str	r3, [r2, #820]	; 0x334
400024a0:	e3a06000 	mov	r6, #0
400024a4:	e5824338 	str	r4, [r2, #824]	; 0x338
400024a8:	e582e33c 	str	lr, [r2, #828]	; 0x33c
400024ac:	e582c340 	str	ip, [r2, #832]	; 0x340
400024b0:	e5820344 	str	r0, [r2, #836]	; 0x344
400024b4:	e5821348 	str	r1, [r2, #840]	; 0x348
400024b8:	e582534c 	str	r5, [r2, #844]	; 0x34c
400024bc:	e582a350 	str	sl, [r2, #848]	; 0x350
400024c0:	e5829354 	str	r9, [r2, #852]	; 0x354
400024c4:	e5828358 	str	r8, [r2, #856]	; 0x358
400024c8:	e582735c 	str	r7, [r2, #860]	; 0x35c
400024cc:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
400024d0:	e1a01a06 	lsl	r1, r6, #20
400024d4:	e2866008 	add	r6, r6, #8
400024d8:	e3560e32 	cmp	r6, #800	; 0x320
400024dc:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
400024e0:	e1a02003 	mov	r2, r3
400024e4:	e1a08001 	mov	r8, r1
400024e8:	e1a07001 	mov	r7, r1
400024ec:	e1a05001 	mov	r5, r1
400024f0:	e1a04001 	mov	r4, r1
400024f4:	e1a0e001 	mov	lr, r1
400024f8:	e1a0c001 	mov	ip, r1
400024fc:	e1a00001 	mov	r0, r1
40002500:	e2888609 	add	r8, r8, #9437184	; 0x900000
40002504:	e2811502 	add	r1, r1, #8388608	; 0x800000
40002508:	e287760a 	add	r7, r7, #10485760	; 0xa00000
4000250c:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40002510:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40002514:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40002518:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
4000251c:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40002520:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40002524:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002528:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000252c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002530:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002534:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002538:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000253c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002540:	e3811002 	orr	r1, r1, #2
40002544:	e3888002 	orr	r8, r8, #2
40002548:	e3877002 	orr	r7, r7, #2
4000254c:	e3855002 	orr	r5, r5, #2
40002550:	e3844002 	orr	r4, r4, #2
40002554:	e38ee002 	orr	lr, lr, #2
40002558:	e38cc002 	orr	ip, ip, #2
4000255c:	e3800002 	orr	r0, r0, #2
40002560:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40002564:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40002568:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
4000256c:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40002570:	e2661fca 	rsb	r1, r6, #808	; 0x328
40002574:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40002578:	e2833020 	add	r3, r3, #32
4000257c:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40002580:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40002584:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40002588:	e5020004 	str	r0, [r2, #-4]
4000258c:	1affffcf 	bne	400024d0 <CoTTSet_L1L2_app1+0x62c>
40002590:	e0821101 	add	r1, r2, r1, lsl #2
40002594:	e1a03a06 	lsl	r3, r6, #20
40002598:	e2866001 	add	r6, r6, #1
4000259c:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
400025a0:	e2833502 	add	r3, r3, #8388608	; 0x800000
400025a4:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
400025a8:	e3833002 	orr	r3, r3, #2
400025ac:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400025b0:	e1520001 	cmp	r2, r1
400025b4:	1afffff6 	bne	40002594 <CoTTSet_L1L2_app1+0x6f0>
400025b8:	e3022020 	movw	r2, #8224	; 0x2020
400025bc:	e3a03000 	mov	r3, #0
400025c0:	e3442408 	movt	r2, #17416	; 0x4408
400025c4:	e30097f8 	movw	r9, #2040	; 0x7f8
400025c8:	e2838001 	add	r8, r3, #1
400025cc:	e2830002 	add	r0, r3, #2
400025d0:	e2837003 	add	r7, r3, #3
400025d4:	e2836004 	add	r6, r3, #4
400025d8:	e2835005 	add	r5, r3, #5
400025dc:	e2834006 	add	r4, r3, #6
400025e0:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400025e4:	e1a0ea03 	lsl	lr, r3, #20
400025e8:	e1a08a08 	lsl	r8, r8, #20
400025ec:	e1a00a00 	lsl	r0, r0, #20
400025f0:	e1a07a07 	lsl	r7, r7, #20
400025f4:	e1a06a06 	lsl	r6, r6, #20
400025f8:	e1a05a05 	lsl	r5, r5, #20
400025fc:	e1a04a04 	lsl	r4, r4, #20
40002600:	e1a0ca0c 	lsl	ip, ip, #20
40002604:	e2833008 	add	r3, r3, #8
40002608:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
4000260c:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40002610:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40002614:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40002618:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
4000261c:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40002620:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40002624:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40002628:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000262c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002630:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002634:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002638:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000263c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002640:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002644:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002648:	e1530009 	cmp	r3, r9
4000264c:	e3800002 	orr	r0, r0, #2
40002650:	e1a01002 	mov	r1, r2
40002654:	e3888002 	orr	r8, r8, #2
40002658:	e3877002 	orr	r7, r7, #2
4000265c:	e3866002 	orr	r6, r6, #2
40002660:	e3855002 	orr	r5, r5, #2
40002664:	e3844002 	orr	r4, r4, #2
40002668:	e38cc002 	orr	ip, ip, #2
4000266c:	e38ee002 	orr	lr, lr, #2
40002670:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40002674:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002678:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000267c:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40002680:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40002684:	e2822020 	add	r2, r2, #32
40002688:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
4000268c:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40002690:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40002694:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40002698:	e501c004 	str	ip, [r1, #-4]
4000269c:	1affffc9 	bne	400025c8 <CoTTSet_L1L2_app1+0x724>
400026a0:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
400026a4:	e2800008 	add	r0, r0, #8
400026a8:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400026ac:	e2833001 	add	r3, r3, #1
400026b0:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400026b4:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
400026b8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400026bc:	e3822002 	orr	r2, r2, #2
400026c0:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400026c4:	1afffff7 	bne	400026a8 <CoTTSet_L1L2_app1+0x804>
	SetTransTable_app1(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable_app1(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable_app1(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
400026c8:	e3a00048 	mov	r0, #72	; 0x48
400026cc:	e3440400 	movt	r0, #17408	; 0x4400
400026d0:	eb000f16 	bl	40006330 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
400026d4:	e3050551 	movw	r0, #21841	; 0x5551
400026d8:	e3450555 	movt	r0, #21845	; 0x5555

}
400026dc:	e24bd028 	sub	sp, fp, #40	; 0x28
400026e0:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable_app1(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable_app1(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
400026e4:	ea000f19 	b	40006350 <CoSetDomain>

400026e8 <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
400026e8:	e3a03000 	mov	r3, #0
400026ec:	e0500003 	subs	r0, r0, r3
400026f0:	e3413049 	movt	r3, #4169	; 0x1049
400026f4:	13a00001 	movne	r0, #1
400026f8:	e5830000 	str	r0, [r3]
400026fc:	e12fff1e 	bx	lr

40002700 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40002700:	e3073a18 	movw	r3, #31256	; 0x7a18
40002704:	e3443001 	movt	r3, #16385	; 0x4001
40002708:	e7933100 	ldr	r3, [r3, r0, lsl #2]
4000270c:	e5831000 	str	r1, [r3]
40002710:	e12fff1e 	bx	lr

40002714 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40002714:	e3073a18 	movw	r3, #31256	; 0x7a18
40002718:	e3443001 	movt	r3, #16385	; 0x4001
4000271c:	e0830100 	add	r0, r3, r0, lsl #2
40002720:	e5903010 	ldr	r3, [r0, #16]
40002724:	e5831000 	str	r1, [r3]
40002728:	e12fff1e 	bx	lr

4000272c <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
4000272c:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40002730:	e3073a18 	movw	r3, #31256	; 0x7a18
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40002734:	da000008 	ble	4000275c <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40002738:	e1a022c1 	asr	r2, r1, #5
4000273c:	e3443001 	movt	r3, #16385	; 0x4001
40002740:	e201101f 	and	r1, r1, #31
40002744:	e0833102 	add	r3, r3, r2, lsl #2
40002748:	e3a02001 	mov	r2, #1
4000274c:	e1a01112 	lsl	r1, r2, r1
40002750:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40002754:	e5831000 	str	r1, [r3]
40002758:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
4000275c:	e3443001 	movt	r3, #16385	; 0x4001
40002760:	e3a02001 	mov	r2, #1
40002764:	e0833100 	add	r3, r3, r0, lsl #2
40002768:	e1a01112 	lsl	r1, r2, r1
4000276c:	e5933020 	ldr	r3, [r3, #32]
40002770:	e5831000 	str	r1, [r3]
40002774:	e12fff1e 	bx	lr

40002778 <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002778:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
4000277c:	e3073a18 	movw	r3, #31256	; 0x7a18
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002780:	da000008 	ble	400027a8 <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40002784:	e1a022c1 	asr	r2, r1, #5
40002788:	e3443001 	movt	r3, #16385	; 0x4001
4000278c:	e201101f 	and	r1, r1, #31
40002790:	e0833102 	add	r3, r3, r2, lsl #2
40002794:	e3a02001 	mov	r2, #1
40002798:	e1a01112 	lsl	r1, r2, r1
4000279c:	e5933050 	ldr	r3, [r3, #80]	; 0x50
400027a0:	e5831000 	str	r1, [r3]
400027a4:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
400027a8:	e3443001 	movt	r3, #16385	; 0x4001
400027ac:	e3a02001 	mov	r2, #1
400027b0:	e0833100 	add	r3, r3, r0, lsl #2
400027b4:	e1a01112 	lsl	r1, r2, r1
400027b8:	e5933040 	ldr	r3, [r3, #64]	; 0x40
400027bc:	e5831000 	str	r1, [r3]
400027c0:	e12fff1e 	bx	lr

400027c4 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
400027c4:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
400027c8:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
400027cc:	e3073a18 	movw	r3, #31256	; 0x7a18
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
400027d0:	da00000b 	ble	40002804 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
400027d4:	e3443001 	movt	r3, #16385	; 0x4001
400027d8:	e1a00141 	asr	r0, r1, #2
400027dc:	e5933060 	ldr	r3, [r3, #96]	; 0x60
400027e0:	e2011003 	and	r1, r1, #3
400027e4:	e1a01181 	lsl	r1, r1, #3
400027e8:	e3a040ff 	mov	r4, #255	; 0xff
400027ec:	e793c100 	ldr	ip, [r3, r0, lsl #2]
400027f0:	e1ccc114 	bic	ip, ip, r4, lsl r1
400027f4:	e18c2112 	orr	r2, ip, r2, lsl r1
400027f8:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
400027fc:	e8bd0030 	pop	{r4, r5}
40002800:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002804:	e3443001 	movt	r3, #16385	; 0x4001
40002808:	e1a04fc1 	asr	r4, r1, #31
4000280c:	e0833100 	add	r3, r3, r0, lsl #2
40002810:	e1a0c141 	asr	ip, r1, #2
40002814:	e1a04f24 	lsr	r4, r4, #30
40002818:	e5933060 	ldr	r3, [r3, #96]	; 0x60
4000281c:	e3a050ff 	mov	r5, #255	; 0xff
40002820:	e0811004 	add	r1, r1, r4
40002824:	e2011003 	and	r1, r1, #3
40002828:	e793010c 	ldr	r0, [r3, ip, lsl #2]
4000282c:	e0641001 	rsb	r1, r4, r1
40002830:	e1a01181 	lsl	r1, r1, #3
40002834:	e1c00115 	bic	r0, r0, r5, lsl r1
40002838:	e1802112 	orr	r2, r0, r2, lsl r1
4000283c:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
40002840:	e8bd0030 	pop	{r4, r5}
40002844:	e12fff1e 	bx	lr

40002848 <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002848:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
4000284c:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002850:	e3073a18 	movw	r3, #31256	; 0x7a18
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002854:	da00000c 	ble	4000288c <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002858:	e3443001 	movt	r3, #16385	; 0x4001
4000285c:	e1a00141 	asr	r0, r1, #2
40002860:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002864:	e2011003 	and	r1, r1, #3
40002868:	e1a01181 	lsl	r1, r1, #3
4000286c:	e3a040ff 	mov	r4, #255	; 0xff
40002870:	e202200f 	and	r2, r2, #15
40002874:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002878:	e1ccc114 	bic	ip, ip, r4, lsl r1
4000287c:	e18c1112 	orr	r1, ip, r2, lsl r1
40002880:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002884:	e8bd0030 	pop	{r4, r5}
40002888:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
4000288c:	e3443001 	movt	r3, #16385	; 0x4001
40002890:	e1a04fc1 	asr	r4, r1, #31
40002894:	e0833100 	add	r3, r3, r0, lsl #2
40002898:	e1a0c141 	asr	ip, r1, #2
4000289c:	e1a04f24 	lsr	r4, r4, #30
400028a0:	e5933070 	ldr	r3, [r3, #112]	; 0x70
400028a4:	e3a050ff 	mov	r5, #255	; 0xff
400028a8:	e0811004 	add	r1, r1, r4
400028ac:	e202200f 	and	r2, r2, #15
400028b0:	e2011003 	and	r1, r1, #3
400028b4:	e793010c 	ldr	r0, [r3, ip, lsl #2]
400028b8:	e0641001 	rsb	r1, r4, r1
400028bc:	e1a01181 	lsl	r1, r1, #3
400028c0:	e1c00115 	bic	r0, r0, r5, lsl r1
400028c4:	e1801112 	orr	r1, r0, r2, lsl r1
400028c8:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
400028cc:	e8bd0030 	pop	{r4, r5}
400028d0:	e12fff1e 	bx	lr

400028d4 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
400028d4:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
400028d8:	e3073a18 	movw	r3, #31256	; 0x7a18
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
400028dc:	da000007 	ble	40002900 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
400028e0:	e3443001 	movt	r3, #16385	; 0x4001
400028e4:	e201201f 	and	r2, r1, #31
400028e8:	e3a00001 	mov	r0, #1
400028ec:	e5933080 	ldr	r3, [r3, #128]	; 0x80
400028f0:	e1a012c1 	asr	r1, r1, #5
400028f4:	e1a02210 	lsl	r2, r0, r2
400028f8:	e7832101 	str	r2, [r3, r1, lsl #2]
400028fc:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002900:	e3443001 	movt	r3, #16385	; 0x4001
40002904:	e3a02001 	mov	r2, #1
40002908:	e0833100 	add	r3, r3, r0, lsl #2
4000290c:	e1a01112 	lsl	r1, r2, r1
40002910:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002914:	e5831000 	str	r1, [r3]
40002918:	e12fff1e 	bx	lr

4000291c <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
4000291c:	e3073a18 	movw	r3, #31256	; 0x7a18
40002920:	e3443001 	movt	r3, #16385	; 0x4001
40002924:	e0830100 	add	r0, r3, r0, lsl #2
40002928:	e5903090 	ldr	r3, [r0, #144]	; 0x90
4000292c:	e5930000 	ldr	r0, [r3]
}
40002930:	e7ec0050 	ubfx	r0, r0, #0, #13
40002934:	e12fff1e 	bx	lr

40002938 <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
40002938:	e3073a18 	movw	r3, #31256	; 0x7a18
4000293c:	e3443001 	movt	r3, #16385	; 0x4001
40002940:	e0830100 	add	r0, r3, r0, lsl #2
40002944:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
40002948:	e5831000 	str	r1, [r3]
4000294c:	e12fff1e 	bx	lr

40002950 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
40002950:	e1822801 	orr	r2, r2, r1, lsl #16
40002954:	e3a03000 	mov	r3, #0
40002958:	e3413049 	movt	r3, #4169	; 0x1049
4000295c:	e1820c00 	orr	r0, r2, r0, lsl #24
40002960:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
40002964:	e12fff1e 	bx	lr

40002968 <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002968:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
4000296c:	e3071758 	movw	r1, #30552	; 0x7758
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002970:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002974:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002978:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
4000297c:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002980:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002984:	e3035078 	movw	r5, #12408	; 0x3078
40002988:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
4000298c:	e1a00004 	mov	r0, r4
40002990:	e3441001 	movt	r1, #16385	; 0x4001
40002994:	e1a02003 	mov	r2, r3
40002998:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
4000299c:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
400029a0:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
400029a4:	eb0011c8 	bl	400070cc <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400029a8:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
400029ac:	e30853d0 	movw	r5, #33744	; 0x83d0
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400029b0:	e30f7088 	movw	r7, #61576	; 0xf088
400029b4:	e3445001 	movt	r5, #16385	; 0x4001
400029b8:	e3447000 	movt	r7, #16384	; 0x4000
400029bc:	e307c068 	movw	ip, #28776	; 0x7068
400029c0:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400029c4:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
400029c8:	e1a0a005 	mov	sl, r5
400029cc:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400029d0:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
400029d4:	e2844007 	add	r4, r4, #7
400029d8:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400029dc:	e3a07000 	mov	r7, #0
400029e0:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
400029e4:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
400029e8:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
400029ec:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400029f0:	e5d15000 	ldrb	r5, [r1]
400029f4:	e3550000 	cmp	r5, #0
400029f8:	0a00011b 	beq	40002e6c <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
400029fc:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40002a00:	e2818001 	add	r8, r1, #1
40002a04:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
40002a08:	9a000119 	bls	40002e74 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
40002a0c:	e5d12001 	ldrb	r2, [r1, #1]
40002a10:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002a14:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
40002a18:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002a1c:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40002a20:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002a24:	e59c0000 	ldr	r0, [ip]
40002a28:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002a2c:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
40002a30:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002a34:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002a38:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
40002a3c:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002a40:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002a44:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40002a48:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002a4c:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40002a50:	e0842082 	add	r2, r4, r2, lsl #1
40002a54:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
40002a58:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
40002a5c:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002a60:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002a64:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002a68:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002a6c:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40002a70:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002a74:	e0852003 	add	r2, r5, r3
40002a78:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002a7c:	e0851001 	add	r1, r5, r1
40002a80:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002a84:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
40002a88:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002a8c:	1a000175 	bne	40003068 <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
40002a90:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002a94:	e3530001 	cmp	r3, #1
40002a98:	13530018 	cmpne	r3, #24
40002a9c:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
40002aa0:	13a00d5b 	movne	r0, #5824	; 0x16c0
40002aa4:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002aa8:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002aac:	e0802282 	add	r2, r0, r2, lsl #5
40002ab0:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40002ab4:	e0811101 	add	r1, r1, r1, lsl #2
40002ab8:	e1a0c005 	mov	ip, r5
40002abc:	e0882002 	add	r2, r8, r2
40002ac0:	e0874381 	add	r4, r7, r1, lsl #7
40002ac4:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40002ac8:	e0844283 	add	r4, r4, r3, lsl #5
40002acc:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40002ad0:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
40002ad4:	e5941004 	ldr	r1, [r4, #4]
40002ad8:	e5942008 	ldr	r2, [r4, #8]
40002adc:	e594300c 	ldr	r3, [r4, #12]
40002ae0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002ae4:	e5940010 	ldr	r0, [r4, #16]
40002ae8:	e5941014 	ldr	r1, [r4, #20]
40002aec:	e5942018 	ldr	r2, [r4, #24]
40002af0:	e594301c 	ldr	r3, [r4, #28]
40002af4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002af8:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002afc:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002b00:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002b04:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002b08:	f26221f6 	vorr	q9, q9, q11
40002b0c:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002b10:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002b14:	f26001f4 	vorr	q8, q8, q10
40002b18:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002b1c:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002b20:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
40002b24:	e3a01002 	mov	r1, #2
40002b28:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
40002b2c:	e3a07001 	mov	r7, #1
40002b30:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
40002b34:	e3a09000 	mov	r9, #0
40002b38:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002b3c:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
40002b40:	e2888018 	add	r8, r8, #24
40002b44:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002b48:	e28cc019 	add	ip, ip, #25
40002b4c:	e280001a 	add	r0, r0, #26
40002b50:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40002b54:	e0844007 	add	r4, r4, r7
40002b58:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
40002b5c:	e0855001 	add	r5, r5, r1
40002b60:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40002b64:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
40002b68:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002b6c:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40002b70:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002b74:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
40002b78:	e2422001 	sub	r2, r2, #1
40002b7c:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
40002b80:	e5d00000 	ldrb	r0, [r0]
40002b84:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
40002b88:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002b8c:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40002b90:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40002b94:	e5d33001 	ldrb	r3, [r3, #1]
40002b98:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002b9c:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
40002ba0:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
40002ba4:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
40002ba8:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
40002bac:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002bb0:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002bb4:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
40002bb8:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
40002bbc:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002bc0:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002bc4:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
40002bc8:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002bcc:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002bd0:	03a02000 	moveq	r2, #0
40002bd4:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002bd8:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002bdc:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002be0:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002be4:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002be8:	03a03000 	moveq	r3, #0
40002bec:	13e03000 	mvnne	r3, #0
40002bf0:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002bf4:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
40002bf8:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002bfc:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
40002c00:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c04:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
40002c08:	e0258995 	mla	r5, r5, r9, r8
40002c0c:	e59a8000 	ldr	r8, [sl]
40002c10:	e1a05085 	lsl	r5, r5, #1
40002c14:	e18820b5 	strh	r2, [r8, r5]
40002c18:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002c1c:	e08a8285 	add	r8, sl, r5, lsl #5
40002c20:	e59a5000 	ldr	r5, [sl]
40002c24:	e5988014 	ldr	r8, [r8, #20]
40002c28:	e0280998 	mla	r8, r8, r9, r0
40002c2c:	e1a08088 	lsl	r8, r8, #1
40002c30:	e18520b8 	strh	r2, [r5, r8]
40002c34:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002c38:	e08a8285 	add	r8, sl, r5, lsl #5
40002c3c:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002c40:	e5988014 	ldr	r8, [r8, #20]
40002c44:	e0285998 	mla	r8, r8, r9, r5
40002c48:	e59a5000 	ldr	r5, [sl]
40002c4c:	e1a08088 	lsl	r8, r8, #1
40002c50:	e18520b8 	strh	r2, [r5, r8]
40002c54:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002c58:	e08a8285 	add	r8, sl, r5, lsl #5
40002c5c:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002c60:	e5988014 	ldr	r8, [r8, #20]
40002c64:	e0285798 	mla	r8, r8, r7, r5
40002c68:	e59a5000 	ldr	r5, [sl]
40002c6c:	e1a08088 	lsl	r8, r8, #1
40002c70:	e18520b8 	strh	r2, [r5, r8]
40002c74:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002c78:	e08a8285 	add	r8, sl, r5, lsl #5
40002c7c:	e59a5000 	ldr	r5, [sl]
40002c80:	e5988014 	ldr	r8, [r8, #20]
40002c84:	e0280798 	mla	r8, r8, r7, r0
40002c88:	e1a08088 	lsl	r8, r8, #1
40002c8c:	e18520b8 	strh	r2, [r5, r8]
40002c90:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002c94:	e08a8285 	add	r8, sl, r5, lsl #5
40002c98:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002c9c:	e5988014 	ldr	r8, [r8, #20]
40002ca0:	e0285798 	mla	r8, r8, r7, r5
40002ca4:	e59a5000 	ldr	r5, [sl]
40002ca8:	e1a08088 	lsl	r8, r8, #1
40002cac:	e18520b8 	strh	r2, [r5, r8]
40002cb0:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002cb4:	e08a8285 	add	r8, sl, r5, lsl #5
40002cb8:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002cbc:	e5988014 	ldr	r8, [r8, #20]
40002cc0:	e0285198 	mla	r8, r8, r1, r5
40002cc4:	e2855003 	add	r5, r5, #3
40002cc8:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
40002ccc:	e59a5000 	ldr	r5, [sl]
40002cd0:	e1a08088 	lsl	r8, r8, #1
40002cd4:	e18520b8 	strh	r2, [r5, r8]
40002cd8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002cdc:	e08a8285 	add	r8, sl, r5, lsl #5
40002ce0:	e59a5000 	ldr	r5, [sl]
40002ce4:	e5988014 	ldr	r8, [r8, #20]
40002ce8:	e0280198 	mla	r8, r8, r1, r0
40002cec:	e2800003 	add	r0, r0, #3
40002cf0:	e1a08088 	lsl	r8, r8, #1
40002cf4:	e18520b8 	strh	r2, [r5, r8]
40002cf8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002cfc:	e08a8285 	add	r8, sl, r5, lsl #5
40002d00:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002d04:	e5988014 	ldr	r8, [r8, #20]
40002d08:	e0285198 	mla	r8, r8, r1, r5
40002d0c:	e2855003 	add	r5, r5, #3
40002d10:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
40002d14:	e59a5000 	ldr	r5, [sl]
40002d18:	e1a08088 	lsl	r8, r8, #1
40002d1c:	e18520b8 	strh	r2, [r5, r8]
40002d20:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002d24:	e59a8000 	ldr	r8, [sl]
40002d28:	e08a2282 	add	r2, sl, r2, lsl #5
40002d2c:	e5922014 	ldr	r2, [r2, #20]
40002d30:	e0226992 	mla	r2, r2, r9, r6
40002d34:	e1a02082 	lsl	r2, r2, #1
40002d38:	e18830b2 	strh	r3, [r8, r2]
40002d3c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002d40:	e59a8000 	ldr	r8, [sl]
40002d44:	e08a2282 	add	r2, sl, r2, lsl #5
40002d48:	e5922014 	ldr	r2, [r2, #20]
40002d4c:	e0224992 	mla	r2, r2, r9, r4
40002d50:	e1a02082 	lsl	r2, r2, #1
40002d54:	e18830b2 	strh	r3, [r8, r2]
40002d58:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002d5c:	e59a8000 	ldr	r8, [sl]
40002d60:	e08a2282 	add	r2, sl, r2, lsl #5
40002d64:	e5922014 	ldr	r2, [r2, #20]
40002d68:	e022c992 	mla	r2, r2, r9, ip
40002d6c:	e1a02082 	lsl	r2, r2, #1
40002d70:	e18830b2 	strh	r3, [r8, r2]
40002d74:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002d78:	e59a8000 	ldr	r8, [sl]
40002d7c:	e08a2282 	add	r2, sl, r2, lsl #5
40002d80:	e5922014 	ldr	r2, [r2, #20]
40002d84:	e0226792 	mla	r2, r2, r7, r6
40002d88:	e1a02082 	lsl	r2, r2, #1
40002d8c:	e18830b2 	strh	r3, [r8, r2]
40002d90:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002d94:	e59a8000 	ldr	r8, [sl]
40002d98:	e08a2282 	add	r2, sl, r2, lsl #5
40002d9c:	e5922014 	ldr	r2, [r2, #20]
40002da0:	e0224792 	mla	r2, r2, r7, r4
40002da4:	e1a02082 	lsl	r2, r2, #1
40002da8:	e18830b2 	strh	r3, [r8, r2]
40002dac:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002db0:	e59a8000 	ldr	r8, [sl]
40002db4:	e08a2282 	add	r2, sl, r2, lsl #5
40002db8:	e5922014 	ldr	r2, [r2, #20]
40002dbc:	e022c792 	mla	r2, r2, r7, ip
40002dc0:	e1a02082 	lsl	r2, r2, #1
40002dc4:	e18830b2 	strh	r3, [r8, r2]
40002dc8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002dcc:	e59a8000 	ldr	r8, [sl]
40002dd0:	e08a2282 	add	r2, sl, r2, lsl #5
40002dd4:	e5922014 	ldr	r2, [r2, #20]
40002dd8:	e0226192 	mla	r2, r2, r1, r6
40002ddc:	e2866003 	add	r6, r6, #3
40002de0:	e1a02082 	lsl	r2, r2, #1
40002de4:	e18830b2 	strh	r3, [r8, r2]
40002de8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002dec:	e59a8000 	ldr	r8, [sl]
40002df0:	e08a2282 	add	r2, sl, r2, lsl #5
40002df4:	e5922014 	ldr	r2, [r2, #20]
40002df8:	e0224192 	mla	r2, r2, r1, r4
40002dfc:	e2844003 	add	r4, r4, #3
40002e00:	e1a02082 	lsl	r2, r2, #1
40002e04:	e18830b2 	strh	r3, [r8, r2]
40002e08:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002e0c:	e59a8000 	ldr	r8, [sl]
40002e10:	e08a2282 	add	r2, sl, r2, lsl #5
40002e14:	e5922014 	ldr	r2, [r2, #20]
40002e18:	e022c192 	mla	r2, r2, r1, ip
40002e1c:	e28cc003 	add	ip, ip, #3
40002e20:	e1a02082 	lsl	r2, r2, #1
40002e24:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002e28:	1affff60 	bne	40002bb0 <Lcd_Printf.constprop.0+0x248>
40002e2c:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
40002e30:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40002e34:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40002e38:	e2877003 	add	r7, r7, #3
40002e3c:	e2811003 	add	r1, r1, #3
40002e40:	e2888002 	add	r8, r8, #2
40002e44:	e158000c 	cmp	r8, ip
40002e48:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
40002e4c:	1affff46 	bne	40002b6c <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002e50:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002e54:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002e58:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002e5c:	e28cc030 	add	ip, ip, #48	; 0x30
40002e60:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002e64:	e3550000 	cmp	r5, #0
40002e68:	1afffee3 	bne	400029fc <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40002e6c:	e24bd028 	sub	sp, fp, #40	; 0x28
40002e70:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e74:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
40002e78:	e24b3f55 	sub	r3, fp, #340	; 0x154
40002e7c:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
40002e80:	e3a0c001 	mov	ip, #1
40002e84:	e5940000 	ldr	r0, [r4]
40002e88:	e5941004 	ldr	r1, [r4, #4]
40002e8c:	e24b4f53 	sub	r4, fp, #332	; 0x14c
40002e90:	e0875205 	add	r5, r7, r5, lsl #4
40002e94:	e284900f 	add	r9, r4, #15
40002e98:	e2448001 	sub	r8, r4, #1
40002e9c:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
40002ea0:	e8a30003 	stmia	r3!, {r0, r1}
40002ea4:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40002ea8:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
40002eac:	e2877002 	add	r7, r7, #2
40002eb0:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
40002eb4:	e5951004 	ldr	r1, [r5, #4]
40002eb8:	e5952008 	ldr	r2, [r5, #8]
40002ebc:	e595300c 	ldr	r3, [r5, #12]
40002ec0:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
40002ec4:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
40002ec8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002ecc:	e5950010 	ldr	r0, [r5, #16]
40002ed0:	e5951014 	ldr	r1, [r5, #20]
40002ed4:	e5952018 	ldr	r2, [r5, #24]
40002ed8:	e595301c 	ldr	r3, [r5, #28]
40002edc:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002ee0:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002ee4:	e085500c 	add	r5, r5, ip
40002ee8:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
40002eec:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
40002ef0:	e24b0f55 	sub	r0, fp, #340	; 0x154
40002ef4:	e2406001 	sub	r6, r0, #1
40002ef8:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
40002efc:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002f00:	e24c5001 	sub	r5, ip, #1
40002f04:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
40002f08:	e28c4001 	add	r4, ip, #1
40002f0c:	e5f78001 	ldrb	r8, [r7, #1]!
40002f10:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
40002f14:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f18:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002f1c:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f20:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002f24:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f28:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002f2c:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f30:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002f34:	03a03000 	moveq	r3, #0
40002f38:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002f3c:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002f40:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f44:	e0270597 	mla	r7, r7, r5, r0
40002f48:	e1a07087 	lsl	r7, r7, #1
40002f4c:	e18830b7 	strh	r3, [r8, r7]
40002f50:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002f54:	e59a8000 	ldr	r8, [sl]
40002f58:	e08a7287 	add	r7, sl, r7, lsl #5
40002f5c:	e5977014 	ldr	r7, [r7, #20]
40002f60:	e0271597 	mla	r7, r7, r5, r1
40002f64:	e1a07087 	lsl	r7, r7, #1
40002f68:	e18830b7 	strh	r3, [r8, r7]
40002f6c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002f70:	e59a8000 	ldr	r8, [sl]
40002f74:	e08a7287 	add	r7, sl, r7, lsl #5
40002f78:	e5977014 	ldr	r7, [r7, #20]
40002f7c:	e0272597 	mla	r7, r7, r5, r2
40002f80:	e1a07087 	lsl	r7, r7, #1
40002f84:	e18830b7 	strh	r3, [r8, r7]
40002f88:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002f8c:	e59a8000 	ldr	r8, [sl]
40002f90:	e08a7287 	add	r7, sl, r7, lsl #5
40002f94:	e5977014 	ldr	r7, [r7, #20]
40002f98:	e0270c97 	mla	r7, r7, ip, r0
40002f9c:	e1a07087 	lsl	r7, r7, #1
40002fa0:	e18830b7 	strh	r3, [r8, r7]
40002fa4:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002fa8:	e59a8000 	ldr	r8, [sl]
40002fac:	e08a7287 	add	r7, sl, r7, lsl #5
40002fb0:	e5977014 	ldr	r7, [r7, #20]
40002fb4:	e0271c97 	mla	r7, r7, ip, r1
40002fb8:	e1a07087 	lsl	r7, r7, #1
40002fbc:	e18830b7 	strh	r3, [r8, r7]
40002fc0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002fc4:	e59a8000 	ldr	r8, [sl]
40002fc8:	e08a7287 	add	r7, sl, r7, lsl #5
40002fcc:	e5977014 	ldr	r7, [r7, #20]
40002fd0:	e0272c97 	mla	r7, r7, ip, r2
40002fd4:	e1a07087 	lsl	r7, r7, #1
40002fd8:	e18830b7 	strh	r3, [r8, r7]
40002fdc:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002fe0:	e59a8000 	ldr	r8, [sl]
40002fe4:	e08a7287 	add	r7, sl, r7, lsl #5
40002fe8:	e5977014 	ldr	r7, [r7, #20]
40002fec:	e0270497 	mla	r7, r7, r4, r0
40002ff0:	e2800003 	add	r0, r0, #3
40002ff4:	e1a07087 	lsl	r7, r7, #1
40002ff8:	e18830b7 	strh	r3, [r8, r7]
40002ffc:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003000:	e59a8000 	ldr	r8, [sl]
40003004:	e08a7287 	add	r7, sl, r7, lsl #5
40003008:	e5977014 	ldr	r7, [r7, #20]
4000300c:	e0271497 	mla	r7, r7, r4, r1
40003010:	e2811003 	add	r1, r1, #3
40003014:	e1a07087 	lsl	r7, r7, #1
40003018:	e18830b7 	strh	r3, [r8, r7]
4000301c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003020:	e59a8000 	ldr	r8, [sl]
40003024:	e08a7287 	add	r7, sl, r7, lsl #5
40003028:	e5977014 	ldr	r7, [r7, #20]
4000302c:	e0272497 	mla	r7, r7, r4, r2
40003030:	e2822003 	add	r2, r2, #3
40003034:	e1a07087 	lsl	r7, r7, #1
40003038:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000303c:	1affffb5 	bne	40002f18 <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003040:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
40003044:	e28cc003 	add	ip, ip, #3
40003048:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
4000304c:	e1540005 	cmp	r4, r5
40003050:	1affffa5 	bne	40002eec <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003054:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003058:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000305c:	e2844018 	add	r4, r4, #24
40003060:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
40003064:	eafffe61 	b	400029f0 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003068:	e3530001 	cmp	r3, #1
4000306c:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003070:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003074:	13a04d71 	movne	r4, #7232	; 0x1c40
40003078:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
4000307c:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
40003080:	e0842282 	add	r2, r4, r2, lsl #5
40003084:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003088:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
4000308c:	e1a06286 	lsl	r6, r6, #5
40003090:	e0800100 	add	r0, r0, r0, lsl #2
40003094:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40003098:	e0611181 	rsb	r1, r1, r1, lsl #3
4000309c:	e1a0c005 	mov	ip, r5
400030a0:	e0840380 	add	r0, r4, r0, lsl #7
400030a4:	e0882002 	add	r2, r8, r2
400030a8:	e0861381 	add	r1, r6, r1, lsl #7
400030ac:	e0804283 	add	r4, r0, r3, lsl #5
400030b0:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
400030b4:	e0887001 	add	r7, r8, r1
400030b8:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400030bc:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400030c0:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400030c4:	e1a07006 	mov	r7, r6
400030c8:	e2866010 	add	r6, r6, #16
400030cc:	e5941004 	ldr	r1, [r4, #4]
400030d0:	e5942008 	ldr	r2, [r4, #8]
400030d4:	e594300c 	ldr	r3, [r4, #12]
400030d8:	f4676a0f 	vld1.8	{d22-d23}, [r7]
400030dc:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400030e0:	e5940010 	ldr	r0, [r4, #16]
400030e4:	e5941014 	ldr	r1, [r4, #20]
400030e8:	e5942018 	ldr	r2, [r4, #24]
400030ec:	e594301c 	ldr	r3, [r4, #28]
400030f0:	f4664a0f 	vld1.8	{d20-d21}, [r6]
400030f4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400030f8:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
400030fc:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40003100:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40003104:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40003108:	f26221fa 	vorr	q9, q9, q13
4000310c:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003110:	f26221f6 	vorr	q9, q9, q11
40003114:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40003118:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
4000311c:	f26001f4 	vorr	q8, q8, q10
40003120:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40003124:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40003128:	eafffe7c 	b	40002b20 <Lcd_Printf.constprop.0+0x1b8>

4000312c <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
4000312c:	e12fff1e 	bx	lr

40003130 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003130:	e3a03903 	mov	r3, #49152	; 0xc000
40003134:	e3413003 	movt	r3, #4099	; 0x1003
40003138:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
4000313c:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003140:	e3c22001 	bic	r2, r2, #1
40003144:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40003148:	e5932234 	ldr	r2, [r3, #564]	; 0x234
4000314c:	e3c2200f 	bic	r2, r2, #15
40003150:	e3822006 	orr	r2, r2, #6
40003154:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40003158:	e5932334 	ldr	r2, [r3, #820]	; 0x334
4000315c:	e3822001 	orr	r2, r2, #1
40003160:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40003164:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40003168:	e3c2200f 	bic	r2, r2, #15
4000316c:	e3822004 	orr	r2, r2, #4
40003170:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003174:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
40003178:	e3a03903 	mov	r3, #49152	; 0xc000
4000317c:	e3413003 	movt	r3, #4099	; 0x1003
40003180:	e3120001 	tst	r2, #1
40003184:	1afffffa 	bne	40003174 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003188:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
4000318c:	e3822001 	orr	r2, r2, #1
40003190:	e5832934 	str	r2, [r3, #2356]	; 0x934
40003194:	e12fff1e 	bx	lr

40003198 <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003198:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
4000319c:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400031a0:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400031a4:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400031a8:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400031ac:	e3c22001 	bic	r2, r2, #1
400031b0:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400031b4:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400031b8:	e3c2200f 	bic	r2, r2, #15
400031bc:	e3822006 	orr	r2, r2, #6
400031c0:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400031c4:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400031c8:	e3822001 	orr	r2, r2, #1
400031cc:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400031d0:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400031d4:	e3c2200f 	bic	r2, r2, #15
400031d8:	e3822004 	orr	r2, r2, #4
400031dc:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400031e0:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
400031e4:	e3a02903 	mov	r2, #49152	; 0xc000
400031e8:	e3412003 	movt	r2, #4099	; 0x1003
400031ec:	e2133001 	ands	r3, r3, #1
400031f0:	1afffffa 	bne	400031e0 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400031f4:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400031f8:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400031fc:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003200:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003204:	e3a01545 	mov	r1, #289406976	; 0x11400000
40003208:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000320c:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003210:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003214:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003218:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
4000321c:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003220:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003224:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003228:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
4000322c:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003230:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003234:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003238:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
4000323c:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003240:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003244:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003248:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
4000324c:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40003250:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003254:	e3a02547 	mov	r2, #297795584	; 0x11c00000
40003258:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
4000325c:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003260:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003264:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40003268:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
4000326c:	e1a04824 	lsr	r4, r4, #16
40003270:	e1a04804 	lsl	r4, r4, #16
40003274:	e3844c22 	orr	r4, r4, #8704	; 0x2200
40003278:	e3844022 	orr	r4, r4, #34	; 0x22
4000327c:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
40003280:	e5914188 	ldr	r4, [r1, #392]	; 0x188
40003284:	e1a04824 	lsr	r4, r4, #16
40003288:	e1a04804 	lsl	r4, r4, #16
4000328c:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40003290:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40003294:	e1a04824 	lsr	r4, r4, #16
40003298:	e1a04804 	lsl	r4, r4, #16
4000329c:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
400032a0:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
400032a4:	e1a04824 	lsr	r4, r4, #16
400032a8:	e1a04804 	lsl	r4, r4, #16
400032ac:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
400032b0:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
400032b4:	e3c440ff 	bic	r4, r4, #255	; 0xff
400032b8:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
400032bc:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
400032c0:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
400032c4:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
400032c8:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
400032cc:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
400032d0:	e3844080 	orr	r4, r4, #128	; 0x80
400032d4:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
400032d8:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
400032dc:	e3c4400f 	bic	r4, r4, #15
400032e0:	e3844002 	orr	r4, r4, #2
400032e4:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
400032e8:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
400032ec:	e3844002 	orr	r4, r4, #2
400032f0:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400032f4:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
400032f8:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
400032fc:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40003300:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003304:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003308:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
4000330c:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40003310:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003314:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40003318:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
4000331c:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40003320:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40003324:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40003328:	e3833080 	orr	r3, r3, #128	; 0x80
4000332c:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40003330:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
40003334:	e3c3300f 	bic	r3, r3, #15
40003338:	e3833002 	orr	r3, r3, #2
4000333c:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40003340:	e5923000 	ldr	r3, [r2]
40003344:	e3833003 	orr	r3, r3, #3
40003348:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
4000334c:	e5923034 	ldr	r3, [r2, #52]	; 0x34
40003350:	e383301f 	orr	r3, r3, #31
40003354:	e5823034 	str	r3, [r2, #52]	; 0x34
}
40003358:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
4000335c:	e12fff1e 	bx	lr

40003360 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
40003360:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003364:	e30823d0 	movw	r2, #33744	; 0x83d0
40003368:	e1a04280 	lsl	r4, r0, #5
4000336c:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003370:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003374:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003378:	e2877004 	add	r7, r7, #4
4000337c:	e593a004 	ldr	sl, [r3, #4]
40003380:	e1a07207 	lsl	r7, r7, #4
40003384:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
40003388:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
4000338c:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003390:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003394:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003398:	e7eaa05a 	ubfx	sl, sl, #0, #11
4000339c:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400033a0:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400033a4:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
400033a8:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
400033ac:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400033b0:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400033b4:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
400033b8:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
400033bc:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
400033c0:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400033c4:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
400033c8:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
400033cc:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
400033d0:	e5936004 	ldr	r6, [r3, #4]
400033d4:	e086700a 	add	r7, r6, sl
400033d8:	e5936010 	ldr	r6, [r3, #16]
400033dc:	e2477001 	sub	r7, r7, #1
400033e0:	e58d7000 	str	r7, [sp]
400033e4:	e5937008 	ldr	r7, [r3, #8]
400033e8:	e59d5000 	ldr	r5, [sp]
400033ec:	e087a006 	add	sl, r7, r6
400033f0:	e24aa001 	sub	sl, sl, #1
400033f4:	e7ea7055 	ubfx	r7, r5, #0, #11
400033f8:	e7eaa05a 	ubfx	sl, sl, #0, #11
400033fc:	e18a7587 	orr	r7, sl, r7, lsl #11
40003400:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40003404:	1a000026 	bne	400034a4 <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40003408:	e5923010 	ldr	r3, [r2, #16]
4000340c:	e592500c 	ldr	r5, [r2, #12]
40003410:	e0030395 	mul	r3, r5, r3
40003414:	e1a030a3 	lsr	r3, r3, #1
40003418:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
4000341c:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40003420:	e1a08080 	lsl	r8, r0, #1
40003424:	e3073ac8 	movw	r3, #31432	; 0x7ac8
40003428:	e3443001 	movt	r3, #16385	; 0x4001
4000342c:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003430:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40003434:	e2877014 	add	r7, r7, #20
40003438:	e7935108 	ldr	r5, [r3, r8, lsl #2]
4000343c:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003440:	e280a647 	add	sl, r0, #74448896	; 0x4700000
40003444:	e7ecc05c 	ubfx	ip, ip, #0, #13
40003448:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
4000344c:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003450:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40003454:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
40003458:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
4000345c:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40003460:	e089c005 	add	ip, r9, r5
40003464:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003468:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
4000346c:	9a000013 	bls	400034c0 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40003470:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40003474:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40003478:	e5923020 	ldr	r3, [r2, #32]
4000347c:	e1a03103 	lsl	r3, r3, #2
40003480:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40003484:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40003488:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
4000348c:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40003490:	03c33001 	biceq	r3, r3, #1
40003494:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40003498:	e28dd00c 	add	sp, sp, #12
4000349c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400034a0:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
400034a4:	e2405001 	sub	r5, r0, #1
400034a8:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
400034ac:	95935010 	ldrls	r5, [r3, #16]
400034b0:	9593300c 	ldrls	r3, [r3, #12]
400034b4:	90030593 	mulls	r3, r3, r5
400034b8:	9588304c 	strls	r3, [r8, #76]	; 0x4c
400034bc:	eaffffd6 	b	4000341c <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
400034c0:	e288c001 	add	ip, r8, #1
400034c4:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
400034c8:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
400034cc:	e7933108 	ldr	r3, [r3, r8, lsl #2]
400034d0:	e0899003 	add	r9, r9, r3
400034d4:	e5879034 	str	r9, [r7, #52]	; 0x34
400034d8:	eaffffe4 	b	40003470 <Lcd_Win_Init+0x110>

400034dc <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400034dc:	e30833d0 	movw	r3, #33744	; 0x83d0
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
400034e0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400034e4:	e3443001 	movt	r3, #16385	; 0x4001
400034e8:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
400034ec:	e593c000 	ldr	ip, [r3]
400034f0:	e0833284 	add	r3, r3, r4, lsl #5
400034f4:	e5933014 	ldr	r3, [r3, #20]
400034f8:	e0210193 	mla	r1, r3, r1, r0
400034fc:	e1a03081 	lsl	r3, r1, #1
40003500:	e18c20b3 	strh	r2, [ip, r3]
}
40003504:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003508:	e12fff1e 	bx	lr

4000350c <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
4000350c:	e30833d0 	movw	r3, #33744	; 0x83d0
40003510:	e3443001 	movt	r3, #16385	; 0x4001
40003514:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40003518:	e5932000 	ldr	r2, [r3]
4000351c:	e083328c 	add	r3, r3, ip, lsl #5
40003520:	e5933014 	ldr	r3, [r3, #20]
40003524:	e0210193 	mla	r1, r3, r1, r0
40003528:	e1a03081 	lsl	r3, r1, #1
4000352c:	e19200b3 	ldrh	r0, [r2, r3]
}
40003530:	e12fff1e 	bx	lr

40003534 <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40003534:	e30833d0 	movw	r3, #33744	; 0x83d0
40003538:	e3443001 	movt	r3, #16385	; 0x4001
4000353c:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40003540:	e5932000 	ldr	r2, [r3]
40003544:	e083328c 	add	r3, r3, ip, lsl #5
40003548:	e5933014 	ldr	r3, [r3, #20]
4000354c:	e0200193 	mla	r0, r3, r1, r0
}
40003550:	e0820080 	add	r0, r2, r0, lsl #1
40003554:	e12fff1e 	bx	lr

40003558 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003558:	e30813d0 	movw	r1, #33744	; 0x83d0
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
4000355c:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003560:	e3441001 	movt	r1, #16385	; 0x4001
40003564:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40003568:	e0812282 	add	r2, r1, r2, lsl #5
4000356c:	e5923018 	ldr	r3, [r2, #24]
40003570:	e3530000 	cmp	r3, #0
40003574:	0a000017 	beq	400035d8 <Lcd_Clr_Screen+0x80>
40003578:	e5922014 	ldr	r2, [r2, #20]
4000357c:	e3a04000 	mov	r4, #0
40003580:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003584:	e1a05004 	mov	r5, r4
40003588:	e3520000 	cmp	r2, #0
4000358c:	0a00000d 	beq	400035c8 <Lcd_Clr_Screen+0x70>
40003590:	e3a00000 	mov	r0, #0
40003594:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003598:	e0220294 	mla	r2, r4, r2, r0
4000359c:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
400035a0:	e2833001 	add	r3, r3, #1
400035a4:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400035a8:	e1a02082 	lsl	r2, r2, #1
400035ac:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
400035b0:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
400035b4:	e081c28c 	add	ip, r1, ip, lsl #5
400035b8:	e59c2014 	ldr	r2, [ip, #20]
400035bc:	e1530002 	cmp	r3, r2
400035c0:	3afffff4 	bcc	40003598 <Lcd_Clr_Screen+0x40>
400035c4:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
400035c8:	e2866001 	add	r6, r6, #1
400035cc:	e1560003 	cmp	r6, r3
400035d0:	e1a04006 	mov	r4, r6
400035d4:	3affffeb 	bcc	40003588 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
400035d8:	e8bd0070 	pop	{r4, r5, r6}
400035dc:	e12fff1e 	bx	lr

400035e0 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
400035e0:	e30813d0 	movw	r1, #33744	; 0x83d0
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
400035e4:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
400035e8:	e3441001 	movt	r1, #16385	; 0x4001
400035ec:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
400035f0:	e0812282 	add	r2, r1, r2, lsl #5
400035f4:	e5923018 	ldr	r3, [r2, #24]
400035f8:	e3530000 	cmp	r3, #0
400035fc:	0a000017 	beq	40003660 <Lcd_Draw_Back_Color+0x80>
40003600:	e5922014 	ldr	r2, [r2, #20]
40003604:	e3a04000 	mov	r4, #0
40003608:	e6ff5070 	uxth	r5, r0
4000360c:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003610:	e3520000 	cmp	r2, #0
40003614:	0a00000d 	beq	40003650 <Lcd_Draw_Back_Color+0x70>
40003618:	e3a00000 	mov	r0, #0
4000361c:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003620:	e0220294 	mla	r2, r4, r2, r0
40003624:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003628:	e2833001 	add	r3, r3, #1
4000362c:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003630:	e1a02082 	lsl	r2, r2, #1
40003634:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003638:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
4000363c:	e081c28c 	add	ip, r1, ip, lsl #5
40003640:	e59c2014 	ldr	r2, [ip, #20]
40003644:	e1530002 	cmp	r3, r2
40003648:	3afffff4 	bcc	40003620 <Lcd_Draw_Back_Color+0x40>
4000364c:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003650:	e2866001 	add	r6, r6, #1
40003654:	e1560003 	cmp	r6, r3
40003658:	e1a04006 	mov	r4, r6
4000365c:	3affffeb 	bcc	40003610 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40003660:	e8bd0070 	pop	{r4, r5, r6}
40003664:	e12fff1e 	bx	lr

40003668 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40003668:	e1d230b0 	ldrh	r3, [r2]
4000366c:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40003670:	e1d230b2 	ldrh	r3, [r2, #2]
40003674:	e5813000 	str	r3, [r1]
40003678:	e12fff1e 	bx	lr

4000367c <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
4000367c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003680:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40003684:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003688:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
4000368c:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40003690:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003694:	0a00001e 	beq	40003714 <Lcd_Draw_BMP+0x98>
40003698:	e308c3d0 	movw	ip, #33744	; 0x83d0
4000369c:	e1a03087 	lsl	r3, r7, #1
400036a0:	e344c001 	movt	ip, #16385	; 0x4001
400036a4:	e3a09000 	mov	r9, #0
400036a8:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
400036ac:	e3570000 	cmp	r7, #0
400036b0:	0a000012 	beq	40003700 <Lcd_Draw_BMP+0x84>
400036b4:	e59d400c 	ldr	r4, [sp, #12]
400036b8:	e1a01002 	mov	r1, r2
400036bc:	e3a03000 	mov	r3, #0
400036c0:	e58d2004 	str	r2, [sp, #4]
400036c4:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400036c8:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
400036cc:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
400036d0:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
400036d4:	e2833001 	add	r3, r3, #1
400036d8:	e1570003 	cmp	r7, r3
400036dc:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400036e0:	e08c6282 	add	r6, ip, r2, lsl #5
400036e4:	e5966014 	ldr	r6, [r6, #20]
400036e8:	e0255896 	mla	r5, r6, r8, r5
400036ec:	e59c6000 	ldr	r6, [ip]
400036f0:	e1a05085 	lsl	r5, r5, #1
400036f4:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
400036f8:	cafffff2 	bgt	400036c8 <Lcd_Draw_BMP+0x4c>
400036fc:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003700:	e2899001 	add	r9, r9, #1
40003704:	e59d3008 	ldr	r3, [sp, #8]
40003708:	e15a0009 	cmp	sl, r9
4000370c:	e0822003 	add	r2, r2, r3
40003710:	caffffe5 	bgt	400036ac <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40003714:	e28dd014 	add	sp, sp, #20
40003718:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
4000371c:	e12fff1e 	bx	lr

40003720 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40003720:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003724:	e24dd00c 	sub	sp, sp, #12
40003728:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
4000372c:	e35a0000 	cmp	sl, #0
40003730:	da00001a 	ble	400037a0 <Lcd_Draw_Image+0x80>
40003734:	e308c3d0 	movw	ip, #33744	; 0x83d0
40003738:	e1a09083 	lsl	r9, r3, #1
4000373c:	e08aa001 	add	sl, sl, r1
40003740:	e2428002 	sub	r8, r2, #2
40003744:	e344c001 	movt	ip, #16385	; 0x4001
40003748:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
4000374c:	e3530000 	cmp	r3, #0
40003750:	da00000e 	ble	40003790 <Lcd_Draw_Image+0x70>
40003754:	e1a02000 	mov	r2, r0
40003758:	e1a04008 	mov	r4, r8
4000375c:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003760:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40003764:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003768:	e08c5283 	add	r5, ip, r3, lsl #5
4000376c:	e59c3000 	ldr	r3, [ip]
40003770:	e5955014 	ldr	r5, [r5, #20]
40003774:	e0252195 	mla	r5, r5, r1, r2
40003778:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
4000377c:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003780:	e1a05085 	lsl	r5, r5, #1
40003784:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003788:	1afffff4 	bne	40003760 <Lcd_Draw_Image+0x40>
4000378c:	e59d3004 	ldr	r3, [sp, #4]
40003790:	e2811001 	add	r1, r1, #1
40003794:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003798:	e151000a 	cmp	r1, sl
4000379c:	1affffea 	bne	4000374c <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
400037a0:	e28dd00c 	add	sp, sp, #12
400037a4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400037a8:	e12fff1e 	bx	lr

400037ac <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
400037ac:	e0812080 	add	r2, r1, r0, lsl #1
400037b0:	e3073ac8 	movw	r3, #31432	; 0x7ac8
400037b4:	e3443001 	movt	r3, #16385	; 0x4001
400037b8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
400037bc:	e30833d0 	movw	r3, #33744	; 0x83d0
400037c0:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
400037c4:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
400037c8:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
400037cc:	e58310a8 	str	r1, [r3, #168]	; 0xa8
400037d0:	e12fff1e 	bx	lr

400037d4 <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
400037d4:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
400037d8:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
400037dc:	e2833008 	add	r3, r3, #8
400037e0:	e1a03103 	lsl	r3, r3, #2
400037e4:	e5932000 	ldr	r2, [r3]
400037e8:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
400037ec:	13822601 	orrne	r2, r2, #1048576	; 0x100000
400037f0:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
400037f4:	e30833d0 	movw	r3, #33744	; 0x83d0
400037f8:	e3443001 	movt	r3, #16385	; 0x4001
400037fc:	e0833100 	add	r3, r3, r0, lsl #2
40003800:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40003804:	e12fff1e 	bx	lr

40003808 <absf>:
}

__inline double absf(double data)
{
40003808:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
4000380c:	eef50bc0 	vcmpe.f64	d16, #0.0
40003810:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003814:	bef11b60 	vneglt.f64	d17, d16
40003818:	bc510b31 	vmovlt	r0, r1, d17
4000381c:	ac510b30 	vmovge	r0, r1, d16
}
40003820:	e12fff1e 	bx	lr

40003824 <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
40003824:	e3a03545 	mov	r3, #289406976	; 0x11400000
40003828:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
4000382c:	e3c2200f 	bic	r2, r2, #15
40003830:	e3822001 	orr	r2, r2, #1
40003834:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40003838:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
4000383c:	e3822001 	orr	r2, r2, #1
40003840:	e58320a4 	str	r2, [r3, #164]	; 0xa4
40003844:	e12fff1e 	bx	lr

40003848 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003848:	e1a0c00d 	mov	ip, sp
4000384c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003850:	e24cb004 	sub	fp, ip, #4
40003854:	e24dd01c 	sub	sp, sp, #28
40003858:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
4000385c:	e3070768 	movw	r0, #30568	; 0x7768

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003860:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003864:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003868:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
4000386c:	e5d2600b 	ldrb	r6, [r2, #11]
40003870:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003874:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003878:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000387c:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003880:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003884:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003888:	e0855406 	add	r5, r5, r6, lsl #8
4000388c:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003890:	e0877804 	add	r7, r7, r4, lsl #16
40003894:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003898:	e5d2e018 	ldrb	lr, [r2, #24]
4000389c:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400038a0:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400038a4:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400038a8:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400038ac:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400038b0:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400038b4:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400038b8:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400038bc:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400038c0:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400038c4:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400038c8:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
400038cc:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400038d0:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400038d4:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400038d8:	e1a02009 	mov	r2, r9
400038dc:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
400038e0:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400038e4:	eb000895 	bl	40005b40 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
400038e8:	e25aa001 	subs	sl, sl, #1
400038ec:	4a000024 	bmi	40003984 <Lcd_Draw_BMP_File_24bpp+0x13c>
400038f0:	e30843d0 	movw	r4, #33744	; 0x83d0
400038f4:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
400038f8:	e3570000 	cmp	r7, #0
400038fc:	0a00001c 	beq	40003974 <Lcd_Draw_BMP_File_24bpp+0x12c>
40003900:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
40003904:	e1a03009 	mov	r3, r9
40003908:	e3a02000 	mov	r2, #0
4000390c:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
40003910:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003914:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003918:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000391c:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003920:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003924:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003928:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000392c:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
40003930:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003934:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003938:	e20110fc 	and	r1, r1, #252	; 0xfc
4000393c:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003940:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003944:	e08111a0 	add	r1, r1, r0, lsr #3
40003948:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000394c:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003950:	e20000f8 	and	r0, r0, #248	; 0xf8
40003954:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003958:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
4000395c:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003960:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003964:	1affffea 	bne	40003914 <Lcd_Draw_BMP_File_24bpp+0xcc>
40003968:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
4000396c:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40003970:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003974:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003978:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
4000397c:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003980:	5affffdc 	bpl	400038f8 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
40003984:	e24bd028 	sub	sp, fp, #40	; 0x28
40003988:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

4000398c <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
4000398c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003990:	e24dd05c 	sub	sp, sp, #92	; 0x5c
40003994:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003998:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000399c:	e30f4088 	movw	r4, #61576	; 0xf088

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400039a0:	e1a09001 	mov	r9, r1
400039a4:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400039a8:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
400039ac:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400039b0:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
400039b4:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400039b8:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400039bc:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400039c0:	e3037078 	movw	r7, #12408	; 0x3078
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400039c4:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400039c8:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400039cc:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400039d0:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400039d4:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400039d8:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
400039dc:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400039e0:	e28d5030 	add	r5, sp, #48	; 0x30
400039e4:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
400039e8:	e0844082 	add	r4, r4, r2, lsl #1
400039ec:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
400039f0:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
400039f4:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400039f8:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400039fc:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003a00:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40003a04:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003a08:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003a0c:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40003a10:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003a14:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40003a18:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003a1c:	e3580000 	cmp	r8, #0
40003a20:	1a000097 	bne	40003c84 <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
40003a24:	e3072068 	movw	r2, #28776	; 0x7068
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003a28:	e3530001 	cmp	r3, #1
40003a2c:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003a30:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003a34:	13a04d5b 	movne	r4, #5824	; 0x16c0
40003a38:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003a3c:	e0820001 	add	r0, r2, r1
40003a40:	e0841281 	add	r1, r4, r1, lsl #5
40003a44:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40003a48:	e2872e57 	add	r2, r7, #1392	; 0x570
40003a4c:	e2822008 	add	r2, r2, #8
40003a50:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003a54:	e0822001 	add	r2, r2, r1
40003a58:	e1a0400a 	mov	r4, sl
40003a5c:	e0800100 	add	r0, r0, r0, lsl #2
40003a60:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40003a64:	e0875380 	add	r5, r7, r0, lsl #7
40003a68:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003a6c:	e0855283 	add	r5, r5, r3, lsl #5
40003a70:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40003a74:	e5951004 	ldr	r1, [r5, #4]
40003a78:	e5952008 	ldr	r2, [r5, #8]
40003a7c:	e595300c 	ldr	r3, [r5, #12]
40003a80:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003a84:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003a88:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003a8c:	e5950010 	ldr	r0, [r5, #16]
40003a90:	e5951014 	ldr	r1, [r5, #20]
40003a94:	e5952018 	ldr	r2, [r5, #24]
40003a98:	e595301c 	ldr	r3, [r5, #28]
40003a9c:	f26221f6 	vorr	q9, q9, q11
40003aa0:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003aa4:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003aa8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003aac:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003ab0:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003ab4:	f26001f4 	vorr	q8, q8, q10
40003ab8:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003abc:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003ac0:	e28d4037 	add	r4, sp, #55	; 0x37
40003ac4:	e30833d0 	movw	r3, #33744	; 0x83d0
40003ac8:	e1a0218c 	lsl	r2, ip, #3
40003acc:	e58d4000 	str	r4, [sp]
40003ad0:	e3443001 	movt	r3, #16385	; 0x4001
40003ad4:	e58da028 	str	sl, [sp, #40]	; 0x28
40003ad8:	e1a0400a 	mov	r4, sl
40003adc:	e28d1058 	add	r1, sp, #88	; 0x58
40003ae0:	e58d9010 	str	r9, [sp, #16]
40003ae4:	e58d1004 	str	r1, [sp, #4]
40003ae8:	e58d201c 	str	r2, [sp, #28]
40003aec:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
40003af0:	e28d102f 	add	r1, sp, #47	; 0x2f
40003af4:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40003af8:	e5d44000 	ldrb	r4, [r4]
40003afc:	e5d22001 	ldrb	r2, [r2, #1]
40003b00:	e58d100c 	str	r1, [sp, #12]
40003b04:	e58d4020 	str	r4, [sp, #32]
40003b08:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003b0c:	e5f1a001 	ldrb	sl, [r1, #1]!
40003b10:	e59d2020 	ldr	r2, [sp, #32]
40003b14:	e59d8018 	ldr	r8, [sp, #24]
40003b18:	e59d4014 	ldr	r4, [sp, #20]
40003b1c:	e11a0002 	tst	sl, r2
40003b20:	e58d100c 	str	r1, [sp, #12]
40003b24:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40003b28:	e3560000 	cmp	r6, #0
40003b2c:	da00001d 	ble	40003ba8 <Lcd_Han_Putch+0x21c>
40003b30:	e58da008 	str	sl, [sp, #8]
40003b34:	e3a07000 	mov	r7, #0
40003b38:	e59da010 	ldr	sl, [sp, #16]
40003b3c:	e6ff8078 	uxth	r8, r8
40003b40:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
40003b44:	e35c0000 	cmp	ip, #0
40003b48:	da00000f 	ble	40003b8c <Lcd_Han_Putch+0x200>
40003b4c:	e3a01000 	mov	r1, #0
40003b50:	e087700a 	add	r7, r7, sl
40003b54:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b58:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003b5c:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003b60:	e2822001 	add	r2, r2, #1
40003b64:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b68:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003b6c:	e152000c 	cmp	r2, ip
40003b70:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b74:	e5944014 	ldr	r4, [r4, #20]
40003b78:	e0200794 	mla	r0, r4, r7, r0
40003b7c:	e5934000 	ldr	r4, [r3]
40003b80:	e1a00080 	lsl	r0, r0, #1
40003b84:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003b88:	bafffff2 	blt	40003b58 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003b8c:	e2899001 	add	r9, r9, #1
40003b90:	e6ef9079 	uxtb	r9, r9
40003b94:	e1590006 	cmp	r9, r6
40003b98:	e1a07009 	mov	r7, r9
40003b9c:	baffffe8 	blt	40003b44 <Lcd_Han_Putch+0x1b8>
40003ba0:	e59da008 	ldr	sl, [sp, #8]
40003ba4:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003ba8:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40003bac:	e59d9018 	ldr	r9, [sp, #24]
40003bb0:	e11a0001 	tst	sl, r1
40003bb4:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
40003bb8:	e3560000 	cmp	r6, #0
40003bbc:	da00001f 	ble	40003c40 <Lcd_Han_Putch+0x2b4>
40003bc0:	e59d101c 	ldr	r1, [sp, #28]
40003bc4:	e3a07000 	mov	r7, #0
40003bc8:	e1a0a007 	mov	sl, r7
40003bcc:	e58d5008 	str	r5, [sp, #8]
40003bd0:	e6ff9079 	uxth	r9, r9
40003bd4:	e0858001 	add	r8, r5, r1
40003bd8:	e1a05007 	mov	r5, r7
40003bdc:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
40003be0:	e35c0000 	cmp	ip, #0
40003be4:	da00000f 	ble	40003c28 <Lcd_Han_Putch+0x29c>
40003be8:	e3a01000 	mov	r1, #0
40003bec:	e0855007 	add	r5, r5, r7
40003bf0:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bf4:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
40003bf8:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003bfc:	e2822001 	add	r2, r2, #1
40003c00:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c04:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003c08:	e15c0002 	cmp	ip, r2
40003c0c:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c10:	e5944014 	ldr	r4, [r4, #20]
40003c14:	e0200594 	mla	r0, r4, r5, r0
40003c18:	e5934000 	ldr	r4, [r3]
40003c1c:	e1a00080 	lsl	r0, r0, #1
40003c20:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003c24:	cafffff2 	bgt	40003bf4 <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003c28:	e28aa001 	add	sl, sl, #1
40003c2c:	e6efa07a 	uxtb	sl, sl
40003c30:	e156000a 	cmp	r6, sl
40003c34:	e1a0500a 	mov	r5, sl
40003c38:	caffffe8 	bgt	40003be0 <Lcd_Han_Putch+0x254>
40003c3c:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003c40:	e59d100c 	ldr	r1, [sp, #12]
40003c44:	e085500c 	add	r5, r5, ip
40003c48:	e59d2000 	ldr	r2, [sp]
40003c4c:	e1510002 	cmp	r1, r2
40003c50:	1affffad 	bne	40003b0c <Lcd_Han_Putch+0x180>
40003c54:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40003c58:	e59d2004 	ldr	r2, [sp, #4]
40003c5c:	e59d1010 	ldr	r1, [sp, #16]
40003c60:	e2844002 	add	r4, r4, #2
40003c64:	e1540002 	cmp	r4, r2
40003c68:	e58d4028 	str	r4, [sp, #40]	; 0x28
40003c6c:	e0811006 	add	r1, r1, r6
40003c70:	e58d1010 	str	r1, [sp, #16]
40003c74:	1affff9c 	bne	40003aec <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003c78:	e28dd05c 	add	sp, sp, #92	; 0x5c
40003c7c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003c80:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003c84:	e3070068 	movw	r0, #28776	; 0x7068
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003c88:	e3530001 	cmp	r3, #1
40003c8c:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003c90:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003c94:	13a04d71 	movne	r4, #7232	; 0x1c40
40003c98:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003c9c:	e0800001 	add	r0, r0, r1
40003ca0:	e1a08288 	lsl	r8, r8, #5
40003ca4:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
40003ca8:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40003cac:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
40003cb0:	e0841281 	add	r1, r4, r1, lsl #5
40003cb4:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003cb8:	e0821001 	add	r1, r2, r1
40003cbc:	e28da038 	add	sl, sp, #56	; 0x38
40003cc0:	e0855105 	add	r5, r5, r5, lsl #2
40003cc4:	e1a0400a 	mov	r4, sl
40003cc8:	e0600180 	rsb	r0, r0, r0, lsl #3
40003ccc:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
40003cd0:	e0875385 	add	r5, r7, r5, lsl #7
40003cd4:	e0880380 	add	r0, r8, r0, lsl #7
40003cd8:	f4618a0f 	vld1.8	{d24-d25}, [r1]
40003cdc:	e0855283 	add	r5, r5, r3, lsl #5
40003ce0:	e0822000 	add	r2, r2, r0
40003ce4:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003ce8:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
40003cec:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
40003cf0:	e2877010 	add	r7, r7, #16
40003cf4:	e5951004 	ldr	r1, [r5, #4]
40003cf8:	e5952008 	ldr	r2, [r5, #8]
40003cfc:	e595300c 	ldr	r3, [r5, #12]
40003d00:	f4674a0f 	vld1.8	{d20-d21}, [r7]
40003d04:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003d08:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003d0c:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003d10:	e5950010 	ldr	r0, [r5, #16]
40003d14:	e5951014 	ldr	r1, [r5, #20]
40003d18:	e5952018 	ldr	r2, [r5, #24]
40003d1c:	e595301c 	ldr	r3, [r5, #28]
40003d20:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003d24:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40003d28:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003d2c:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003d30:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003d34:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003d38:	f26221f6 	vorr	q9, q9, q11
40003d3c:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003d40:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003d44:	f26001f4 	vorr	q8, q8, q10
40003d48:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003d4c:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003d50:	eaffff5a 	b	40003ac0 <Lcd_Han_Putch+0x134>

40003d54 <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003d54:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003d58:	e24dd04c 	sub	sp, sp, #76	; 0x4c
40003d5c:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003d60:	e30f4088 	movw	r4, #61576	; 0xf088
40003d64:	e3444000 	movt	r4, #16384	; 0x4000
40003d68:	e3075068 	movw	r5, #28776	; 0x7068
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003d6c:	e1a0c001 	mov	ip, r1
40003d70:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003d74:	e5941004 	ldr	r1, [r4, #4]
40003d78:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003d7c:	e58d001c 	str	r0, [sp, #28]
40003d80:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003d84:	e5940000 	ldr	r0, [r4]
40003d88:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003d8c:	e58d2010 	str	r2, [sp, #16]
40003d90:	e1a0900c 	mov	r9, ip
40003d94:	e58d3014 	str	r3, [sp, #20]
40003d98:	e308c3d0 	movw	ip, #33744	; 0x83d0
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003d9c:	e8a50003 	stmia	r5!, {r0, r1}
40003da0:	e28d5028 	add	r5, sp, #40	; 0x28
40003da4:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
40003da8:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003dac:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
40003db0:	e59da070 	ldr	sl, [sp, #112]	; 0x70
40003db4:	e5961004 	ldr	r1, [r6, #4]
40003db8:	e5962008 	ldr	r2, [r6, #8]
40003dbc:	e596300c 	ldr	r3, [r6, #12]
40003dc0:	e58d7000 	str	r7, [sp]
40003dc4:	e58d7018 	str	r7, [sp, #24]
40003dc8:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40003dcc:	e5960010 	ldr	r0, [r6, #16]
40003dd0:	e5961014 	ldr	r1, [r6, #20]
40003dd4:	e5962018 	ldr	r2, [r6, #24]
40003dd8:	e596301c 	ldr	r3, [r6, #28]
40003ddc:	e28d6037 	add	r6, sp, #55	; 0x37
40003de0:	e58d6004 	str	r6, [sp, #4]
40003de4:	e1a06007 	mov	r6, r7
40003de8:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40003dec:	e28d701f 	add	r7, sp, #31
40003df0:	e5f60001 	ldrb	r0, [r6, #1]!
40003df4:	e58d7008 	str	r7, [sp, #8]
40003df8:	e58d6018 	str	r6, [sp, #24]
40003dfc:	e59d601c 	ldr	r6, [sp, #28]
40003e00:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003e04:	e59d7008 	ldr	r7, [sp, #8]
40003e08:	e59d000c 	ldr	r0, [sp, #12]
40003e0c:	e59d2010 	ldr	r2, [sp, #16]
40003e10:	e5f73001 	ldrb	r3, [r7, #1]!
40003e14:	e58d7008 	str	r7, [sp, #8]
40003e18:	e1100003 	tst	r0, r3
40003e1c:	e59d7014 	ldr	r7, [sp, #20]
40003e20:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
40003e24:	e35a0000 	cmp	sl, #0
40003e28:	da000019 	ble	40003e94 <Lcd_Eng_Putch+0x140>
40003e2c:	e3a05000 	mov	r5, #0
40003e30:	e6ff7077 	uxth	r7, r7
40003e34:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
40003e38:	e3540000 	cmp	r4, #0
40003e3c:	da00000f 	ble	40003e80 <Lcd_Eng_Putch+0x12c>
40003e40:	e3a02000 	mov	r2, #0
40003e44:	e0855009 	add	r5, r5, r9
40003e48:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003e4c:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003e50:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003e54:	e2833001 	add	r3, r3, #1
40003e58:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003e5c:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003e60:	e1530004 	cmp	r3, r4
40003e64:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003e68:	e5900014 	ldr	r0, [r0, #20]
40003e6c:	e0211590 	mla	r1, r0, r5, r1
40003e70:	e59c0000 	ldr	r0, [ip]
40003e74:	e1a01081 	lsl	r1, r1, #1
40003e78:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003e7c:	bafffff2 	blt	40003e4c <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003e80:	e2888001 	add	r8, r8, #1
40003e84:	e6ef8078 	uxtb	r8, r8
40003e88:	e158000a 	cmp	r8, sl
40003e8c:	e1a05008 	mov	r5, r8
40003e90:	baffffe8 	blt	40003e38 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003e94:	e59d2008 	ldr	r2, [sp, #8]
40003e98:	e0866004 	add	r6, r6, r4
40003e9c:	e59d7000 	ldr	r7, [sp]
40003ea0:	e1520007 	cmp	r2, r7
40003ea4:	1affffd6 	bne	40003e04 <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003ea8:	e59d6018 	ldr	r6, [sp, #24]
40003eac:	e089900a 	add	r9, r9, sl
40003eb0:	e59d7004 	ldr	r7, [sp, #4]
40003eb4:	e1560007 	cmp	r6, r7
40003eb8:	1affffcb 	bne	40003dec <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003ebc:	e28dd04c 	add	sp, sp, #76	; 0x4c
40003ec0:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003ec4:	e12fff1e 	bx	lr

40003ec8 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003ec8:	e1a0c00d 	mov	ip, sp
40003ecc:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003ed0:	e24cb004 	sub	fp, ip, #4
40003ed4:	e24dd074 	sub	sp, sp, #116	; 0x74
40003ed8:	e30843d0 	movw	r4, #33744	; 0x83d0
40003edc:	e3444001 	movt	r4, #16385	; 0x4001
40003ee0:	e59ba008 	ldr	sl, [fp, #8]
40003ee4:	e59b600c 	ldr	r6, [fp, #12]
40003ee8:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
40003eec:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003ef0:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003ef4:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003ef8:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003efc:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
40003f00:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003f04:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003f08:	e30fc088 	movw	ip, #61576	; 0xf088
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003f0c:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003f10:	e344c000 	movt	ip, #16384	; 0x4000
40003f14:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40003f18:	e307c068 	movw	ip, #28776	; 0x7068
40003f1c:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003f20:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
40003f24:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40003f28:	e5d53000 	ldrb	r3, [r5]
40003f2c:	e3530000 	cmp	r3, #0
40003f30:	0a000015 	beq	40003f8c <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
40003f34:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003f38:	e285c001 	add	ip, r5, #1
40003f3c:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
40003f40:	9a000013 	bls	40003f94 <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
40003f44:	e5d5c001 	ldrb	ip, [r5, #1]
40003f48:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003f4c:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
40003f50:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003f54:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003f58:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003f5c:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003f60:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003f64:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
40003f68:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003f6c:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003f70:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
40003f74:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
40003f78:	e58dc000 	str	ip, [sp]
40003f7c:	ebfffe82 	bl	4000398c <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003f80:	e5d53000 	ldrb	r3, [r5]
40003f84:	e3530000 	cmp	r3, #0
40003f88:	1affffe9 	bne	40003f34 <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
40003f8c:	e24bd028 	sub	sp, fp, #40	; 0x28
40003f90:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
40003f94:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
40003f98:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003f9c:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
40003fa0:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
40003fa4:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
40003fa8:	e5950000 	ldr	r0, [r5]
40003fac:	e08c5203 	add	r5, ip, r3, lsl #4
40003fb0:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
40003fb4:	e24b3054 	sub	r3, fp, #84	; 0x54
40003fb8:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
40003fbc:	e59c1004 	ldr	r1, [ip, #4]
40003fc0:	e24bc04c 	sub	ip, fp, #76	; 0x4c
40003fc4:	e8a30003 	stmia	r3!, {r0, r1}
40003fc8:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003fcc:	e5951004 	ldr	r1, [r5, #4]
40003fd0:	e5952008 	ldr	r2, [r5, #8]
40003fd4:	e595300c 	ldr	r3, [r5, #12]
40003fd8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003fdc:	e5950010 	ldr	r0, [r5, #16]
40003fe0:	e5951014 	ldr	r1, [r5, #20]
40003fe4:	e5952018 	ldr	r2, [r5, #24]
40003fe8:	e595301c 	ldr	r3, [r5, #28]
40003fec:	e24b503d 	sub	r5, fp, #61	; 0x3d
40003ff0:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
40003ff4:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40003ff8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003ffc:	e24bc055 	sub	ip, fp, #85	; 0x55
40004000:	e5f50001 	ldrb	r0, [r5, #1]!
40004004:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004008:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
4000400c:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40004010:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004014:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
40004018:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
4000401c:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
40004020:	e5fc3001 	ldrb	r3, [ip, #1]!
40004024:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004028:	e1100003 	tst	r0, r3
4000402c:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
40004030:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40004034:	e3590000 	cmp	r9, #0
40004038:	da000019 	ble	400040a4 <Lcd_Puts+0x1dc>
4000403c:	e3a07000 	mov	r7, #0
40004040:	e6ff6076 	uxth	r6, r6
40004044:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40004048:	e35a0000 	cmp	sl, #0
4000404c:	da00000f 	ble	40004090 <Lcd_Puts+0x1c8>
40004050:	e3a03000 	mov	r3, #0
40004054:	e08cc008 	add	ip, ip, r8
40004058:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000405c:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40004060:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004064:	e2833001 	add	r3, r3, #1
40004068:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000406c:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004070:	e15a0003 	cmp	sl, r3
40004074:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004078:	e5900014 	ldr	r0, [r0, #20]
4000407c:	e0211c90 	mla	r1, r0, ip, r1
40004080:	e5940000 	ldr	r0, [r4]
40004084:	e1a01081 	lsl	r1, r1, #1
40004088:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000408c:	cafffff2 	bgt	4000405c <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004090:	e2877001 	add	r7, r7, #1
40004094:	e6ef7077 	uxtb	r7, r7
40004098:	e1590007 	cmp	r9, r7
4000409c:	e1a0c007 	mov	ip, r7
400040a0:	caffffe8 	bgt	40004048 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400040a4:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
400040a8:	e085500a 	add	r5, r5, sl
400040ac:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
400040b0:	e152000c 	cmp	r2, ip
400040b4:	1affffd6 	bne	40004014 <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400040b8:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
400040bc:	e0888009 	add	r8, r8, r9
400040c0:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
400040c4:	e155000c 	cmp	r5, ip
400040c8:	1affffcb 	bne	40003ffc <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400040cc:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
400040d0:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
400040d4:	e085500c 	add	r5, r5, ip
400040d8:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400040dc:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
400040e0:	eaffff90 	b	40003f28 <Lcd_Puts+0x60>

400040e4 <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
400040e4:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
400040e8:	e92d01f0 	push	{r4, r5, r6, r7, r8}
400040ec:	a1a0c000 	movge	ip, r0
400040f0:	a1a00002 	movge	r0, r2
400040f4:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
400040f8:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
400040fc:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004100:	a1a0c001 	movge	ip, r1
40004104:	a1a01003 	movge	r1, r3
40004108:	a1a0300c 	movge	r3, ip
4000410c:	e30843d0 	movw	r4, #33744	; 0x83d0
40004110:	e6ff8078 	uxth	r8, r8
40004114:	e3444001 	movt	r4, #16385	; 0x4001
40004118:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
4000411c:	e1500002 	cmp	r0, r2
40004120:	ca00000a 	bgt	40004150 <Lcd_Draw_Bar+0x6c>
40004124:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004128:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
4000412c:	e5946000 	ldr	r6, [r4]
40004130:	e0845285 	add	r5, r4, r5, lsl #5
40004134:	e5955014 	ldr	r5, [r5, #20]
40004138:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
4000413c:	e28cc001 	add	ip, ip, #1
40004140:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004144:	e1a05085 	lsl	r5, r5, #1
40004148:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
4000414c:	1afffff5 	bne	40004128 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
40004150:	e2811001 	add	r1, r1, #1
40004154:	e1510003 	cmp	r1, r3
40004158:	daffffef 	ble	4000411c <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
4000415c:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
40004160:	e12fff1e 	bx	lr

40004164 <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40004164:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
40004168:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
4000416c:	ee07ca90 	vmov	s15, ip
40004170:	e060c002 	rsb	ip, r0, r2
40004174:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40004178:	ee071a90 	vmov	s15, r1
4000417c:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
40004180:	ee07ca90 	vmov	s15, ip
40004184:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004188:	eef54bc0 	vcmpe.f64	d20, #0.0
4000418c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004190:	bef12b64 	vneglt.f64	d18, d20
40004194:	eef55bc0 	vcmpe.f64	d21, #0.0
40004198:	aef02b64 	vmovge.f64	d18, d20
4000419c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
400041a0:	ee070a90 	vmov	s15, r0
400041a4:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400041a8:	ba000004 	blt	400041c0 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400041ac:	eef45be2 	vcmpe.f64	d21, d18
400041b0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400041b4:	da000005 	ble	400041d0 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400041b8:	eef06b65 	vmov.f64	d22, d21
400041bc:	ea000032 	b	4000428c <Lcd_Draw_Line+0x128>
400041c0:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400041c4:	eef42be3 	vcmpe.f64	d18, d19
400041c8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400041cc:	4a00002a 	bmi	4000427c <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
400041d0:	eef54bc0 	vcmpe.f64	d20, #0.0
400041d4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400041d8:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
400041dc:	da00004a 	ble	4000430c <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
400041e0:	ee073a90 	vmov	s15, r3
400041e4:	e30833d0 	movw	r3, #33744	; 0x83d0
400041e8:	eef82be7 	vcvt.f64.s32	d18, s15
400041ec:	e3443001 	movt	r3, #16385	; 0x4001
400041f0:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
400041f4:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
400041f8:	eef40b62 	vcmp.f64	d16, d18
400041fc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004200:	e6ff4072 	uxth	r4, r2
40004204:	0a00000f 	beq	40004248 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004208:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000420c:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40004210:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004214:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004218:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000421c:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004220:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40004224:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004228:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
4000422c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004230:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
40004234:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004238:	e0222c90 	mla	r2, r0, ip, r2
4000423c:	e1a02082 	lsl	r2, r2, #1
40004240:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40004244:	1affffef 	bne	40004208 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004248:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
4000424c:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004250:	e5932000 	ldr	r2, [r3]
40004254:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40004258:	ee17ca90 	vmov	ip, s15
4000425c:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004260:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40004264:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004268:	e0230c91 	mla	r3, r1, ip, r0
4000426c:	e1a03083 	lsl	r3, r3, #1
40004270:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40004274:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40004278:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000427c:	eef55bc0 	vcmpe.f64	d21, #0.0
40004280:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004284:	bef06b63 	vmovlt.f64	d22, d19
40004288:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
4000428c:	ee072a90 	vmov	s15, r2
40004290:	e30833d0 	movw	r3, #33744	; 0x83d0
40004294:	eef82be7 	vcvt.f64.s32	d18, s15
40004298:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
4000429c:	eef55bc0 	vcmpe.f64	d21, #0.0
400042a0:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
400042a4:	e59d2004 	ldr	r2, [sp, #4]
400042a8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400042ac:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
400042b0:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
400042b4:	cef03b65 	vmovgt.f64	d19, d21
400042b8:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
400042bc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
400042c0:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400042c4:	0affffdf 	beq	40004248 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400042c8:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042cc:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
400042d0:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
400042d4:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400042d8:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042dc:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400042e0:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
400042e4:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042e8:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400042ec:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400042f0:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042f4:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400042f8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042fc:	e1a02082 	lsl	r2, r2, #1
40004300:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004304:	1affffef 	bne	400042c8 <Lcd_Draw_Line+0x164>
40004308:	eaffffce 	b	40004248 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000430c:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40004310:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40004314:	eaffffb1 	b	400041e0 <Lcd_Draw_Line+0x7c>

40004318 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004318:	e1a0c00d 	mov	ip, sp
4000431c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004320:	e24cb004 	sub	fp, ip, #4
40004324:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40004328:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
4000432c:	e3076068 	movw	r6, #28776	; 0x7068
40004330:	e59ba004 	ldr	sl, [fp, #4]
40004334:	e30843d0 	movw	r4, #33744	; 0x83d0
40004338:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
4000433c:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40004340:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004344:	e30fc088 	movw	ip, #61576	; 0xf088
40004348:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
4000434c:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40004350:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40004354:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
40004358:	e59b100c 	ldr	r1, [fp, #12]
4000435c:	e3444001 	movt	r4, #16385	; 0x4001
40004360:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40004364:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004368:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
4000436c:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40004370:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40004374:	eb000b54 	bl	400070cc <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004378:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
4000437c:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004380:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40004384:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40004388:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
4000438c:	e344c001 	movt	ip, #16385	; 0x4001
40004390:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004394:	e5d65000 	ldrb	r5, [r6]
40004398:	e3550000 	cmp	r5, #0
4000439c:	0a000014 	beq	400043f4 <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
400043a0:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400043a4:	e286c001 	add	ip, r6, #1
400043a8:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
400043ac:	9a000012 	bls	400043fc <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
400043b0:	e5d63001 	ldrb	r3, [r6, #1]
400043b4:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043b8:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
400043bc:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043c0:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400043c4:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043c8:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
400043cc:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043d0:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
400043d4:	e58d5000 	str	r5, [sp]
400043d8:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
400043dc:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
400043e0:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043e4:	ebfffd68 	bl	4000398c <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400043e8:	e5d65000 	ldrb	r5, [r6]
400043ec:	e3550000 	cmp	r5, #0
400043f0:	1affffea 	bne	400043a0 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
400043f4:	e24bd028 	sub	sp, fp, #40	; 0x28
400043f8:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400043fc:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40004400:	e24b3f55 	sub	r3, fp, #340	; 0x154
40004404:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40004408:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
4000440c:	e5960000 	ldr	r0, [r6]
40004410:	e5961004 	ldr	r1, [r6, #4]
40004414:	e24b6f55 	sub	r6, fp, #340	; 0x154
40004418:	e08c5205 	add	r5, ip, r5, lsl #4
4000441c:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40004420:	e2866007 	add	r6, r6, #7
40004424:	e8a30003 	stmia	r3!, {r0, r1}
40004428:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
4000442c:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40004430:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40004434:	e2866010 	add	r6, r6, #16
40004438:	e5951004 	ldr	r1, [r5, #4]
4000443c:	e5952008 	ldr	r2, [r5, #8]
40004440:	e595300c 	ldr	r3, [r5, #12]
40004444:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
40004448:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000444c:	e5950010 	ldr	r0, [r5, #16]
40004450:	e5951014 	ldr	r1, [r5, #20]
40004454:	e5952018 	ldr	r2, [r5, #24]
40004458:	e595301c 	ldr	r3, [r5, #28]
4000445c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40004460:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
40004464:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40004468:	e5f6c001 	ldrb	ip, [r6, #1]!
4000446c:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40004470:	e24bcf55 	sub	ip, fp, #340	; 0x154
40004474:	e24cc001 	sub	ip, ip, #1
40004478:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
4000447c:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004480:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40004484:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40004488:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
4000448c:	e5fc3001 	ldrb	r3, [ip, #1]!
40004490:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40004494:	e1100003 	tst	r0, r3
40004498:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
4000449c:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
400044a0:	e3590000 	cmp	r9, #0
400044a4:	da000019 	ble	40004510 <Lcd_Printf+0x1f8>
400044a8:	e3a07000 	mov	r7, #0
400044ac:	e6ff6076 	uxth	r6, r6
400044b0:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
400044b4:	e35a0000 	cmp	sl, #0
400044b8:	da00000f 	ble	400044fc <Lcd_Printf+0x1e4>
400044bc:	e3a03000 	mov	r3, #0
400044c0:	e08cc008 	add	ip, ip, r8
400044c4:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044c8:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400044cc:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044d0:	e2833001 	add	r3, r3, #1
400044d4:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044d8:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044dc:	e15a0003 	cmp	sl, r3
400044e0:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044e4:	e5900014 	ldr	r0, [r0, #20]
400044e8:	e0211c90 	mla	r1, r0, ip, r1
400044ec:	e5940000 	ldr	r0, [r4]
400044f0:	e1a01081 	lsl	r1, r1, #1
400044f4:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044f8:	cafffff2 	bgt	400044c8 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400044fc:	e2877001 	add	r7, r7, #1
40004500:	e6ef7077 	uxtb	r7, r7
40004504:	e1590007 	cmp	r9, r7
40004508:	e1a0c007 	mov	ip, r7
4000450c:	caffffe8 	bgt	400044b4 <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004510:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40004514:	e085500a 	add	r5, r5, sl
40004518:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
4000451c:	e1520006 	cmp	r2, r6
40004520:	1affffd6 	bne	40004480 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004524:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40004528:	e0888009 	add	r8, r8, r9
4000452c:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40004530:	e15c0006 	cmp	ip, r6
40004534:	1affffc9 	bne	40004460 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004538:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
4000453c:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40004540:	e086600c 	add	r6, r6, ip
40004544:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004548:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
4000454c:	eaffff90 	b	40004394 <Lcd_Printf+0x7c>

40004550 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40004550:	e1a0c00d 	mov	ip, sp
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40004554:	e3073758 	movw	r3, #30552	; 0x7758
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40004558:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
4000455c:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40004560:	e24dd010 	sub	sp, sp, #16
40004564:	e24cb004 	sub	fp, ip, #4
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40004568:	e3a02003 	mov	r2, #3
4000456c:	e3a0c001 	mov	ip, #1
40004570:	e3443001 	movt	r3, #16385	; 0x4001
40004574:	e1a01000 	mov	r1, r0
40004578:	e58d3008 	str	r3, [sp, #8]
4000457c:	e58d2000 	str	r2, [sp]
40004580:	e1a03000 	mov	r3, r0
40004584:	e58d2004 	str	r2, [sp, #4]
40004588:	e30f2fff 	movw	r2, #65535	; 0xffff
4000458c:	e58dc00c 	str	ip, [sp, #12]
40004590:	ebfff8f4 	bl	40002968 <Lcd_Printf.constprop.0>
}
40004594:	e24bd00c 	sub	sp, fp, #12
40004598:	e89da800 	ldm	sp, {fp, sp, pc}

4000459c <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
4000459c:	e3a03411 	mov	r3, #285212672	; 0x11000000
400045a0:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
400045a4:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
400045a8:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
400045ac:	e12fff1e 	bx	lr

400045b0 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
400045b0:	e3a03411 	mov	r3, #285212672	; 0x11000000
400045b4:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
400045b8:	e1e00000 	mvn	r0, r0
}
400045bc:	e7e101d0 	ubfx	r0, r0, #3, #2
400045c0:	e12fff1e 	bx	lr

400045c4 <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
400045c4:	e3a02411 	mov	r2, #285212672	; 0x11000000
400045c8:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
400045cc:	e1e03003 	mvn	r3, r3
400045d0:	e3130018 	tst	r3, #24
400045d4:	1afffffb 	bne	400045c8 <Key_Wait_Key_Released+0x4>
}
400045d8:	e12fff1e 	bx	lr

400045dc <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
400045dc:	e3a03411 	mov	r3, #285212672	; 0x11000000
400045e0:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
400045e4:	e1e00000 	mvn	r0, r0
400045e8:	e7e101d0 	ubfx	r0, r0, #3, #2
400045ec:	e3500000 	cmp	r0, #0
400045f0:	0afffffa 	beq	400045e0 <Key_Wait_Key_Pressed+0x4>
	return x;
}
400045f4:	e12fff1e 	bx	lr

400045f8 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
400045f8:	e3a03411 	mov	r3, #285212672	; 0x11000000
400045fc:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004600:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40004604:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40004608:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
4000460c:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40004610:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40004614:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40004618:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
4000461c:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40004620:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40004624:	e12fff1e 	bx	lr

40004628 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40004628:	e1a0c00d 	mov	ip, sp
4000462c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40004630:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40004634:	e24cb004 	sub	fp, ip, #4
	if(en)
40004638:	1a000006 	bne	40004658 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
4000463c:	e3a01033 	mov	r1, #51	; 0x33
40004640:	ebfff84c 	bl	40002778 <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40004644:	e1a00004 	mov	r0, r4
40004648:	e3a01034 	mov	r1, #52	; 0x34
	}
}
4000464c:	e24bd014 	sub	sp, fp, #20
40004650:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40004654:	eafff847 	b	40002778 <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40004658:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000465c:	e3a02018 	mov	r2, #24
40004660:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40004664:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004668:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
4000466c:	e1a02000 	mov	r2, r0
40004670:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004674:	e3ccc018 	bic	ip, ip, #24
40004678:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
4000467c:	ebfff850 	bl	400027c4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40004680:	e3a00000 	mov	r0, #0
40004684:	e3a01033 	mov	r1, #51	; 0x33
40004688:	ebfff827 	bl	4000272c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
4000468c:	e3a00000 	mov	r0, #0
40004690:	e3a01033 	mov	r1, #51	; 0x33
40004694:	e3a02001 	mov	r2, #1
40004698:	ebfff86a 	bl	40002848 <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
4000469c:	e3a00000 	mov	r0, #0
400046a0:	e3a01034 	mov	r1, #52	; 0x34
400046a4:	e1a02000 	mov	r2, r0
400046a8:	ebfff845 	bl	400027c4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
400046ac:	e3a00000 	mov	r0, #0
400046b0:	e3a01034 	mov	r1, #52	; 0x34
400046b4:	ebfff81c 	bl	4000272c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
400046b8:	e3a00000 	mov	r0, #0
400046bc:	e3a01034 	mov	r1, #52	; 0x34
400046c0:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
400046c4:	e24bd014 	sub	sp, fp, #20
400046c8:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
400046cc:	eafff85d 	b	40002848 <GIC_Set_Processor_Target>

400046d0 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
400046d0:	e3a03411 	mov	r3, #285212672	; 0x11000000
400046d4:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
400046d8:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
400046dc:	e3822811 	orr	r2, r2, #1114112	; 0x110000
400046e0:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
400046e4:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
400046e8:	e3c22030 	bic	r2, r2, #48	; 0x30
400046ec:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
400046f0:	e12fff1e 	bx	lr

400046f4 <LED_Display>:
400046f4:	e3a03411 	mov	r3, #285212672	; 0x11000000
400046f8:	e2000003 	and	r0, r0, #3
400046fc:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004700:	e3c22030 	bic	r2, r2, #48	; 0x30
40004704:	e1820200 	orr	r0, r2, r0, lsl #4
40004708:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
4000470c:	e12fff1e 	bx	lr

40004710 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004710:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004714:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004718:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
4000471c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004720:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004724:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004728:	e1a04000 	mov	r4, r0
4000472c:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004730:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004734:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004738:	e3a01001 	mov	r1, #1
4000473c:	e1a00004 	mov	r0, r4
40004740:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004744:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004748:	eb0003bb 	bl	4000563c <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
4000474c:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40004750:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004754:	8afffff7 	bhi	40004738 <App_Read+0x28>
40004758:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

4000475c <Main>:
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
4000475c:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004760:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40004764:	e92dd800 	push	{fp, ip, lr, pc}
40004768:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
4000476c:	ebfff556 	bl	40001ccc <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40004770:	e3a00cc2 	mov	r0, #49664	; 0xc200
40004774:	e3400001 	movt	r0, #1
40004778:	eb00048c 	bl	400059b0 <Uart1_Init>
	LED_Init();
4000477c:	ebffffd3 	bl	400046d0 <LED_Init>
	Key_Poll_Init();
40004780:	ebffff85 	bl	4000459c <Key_Poll_Init>

	Uart_Printf("\nOS Template\n");
40004784:	e3070788 	movw	r0, #30600	; 0x7788
40004788:	e3440001 	movt	r0, #16385	; 0x4001
4000478c:	eb0004eb 	bl	40005b40 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004790:	e30833d4 	movw	r3, #33748	; 0x83d4
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004794:	e3a02f96 	mov	r2, #600	; 0x258
	LED_Init();
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004798:	e3443001 	movt	r3, #16385	; 0x4001
4000479c:	e3a0c005 	mov	ip, #5
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
400047a0:	e3a01b01 	mov	r1, #1024	; 0x400
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
400047a4:	e3a00002 	mov	r0, #2
400047a8:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
400047ac:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
400047b0:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
400047b4:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
400047b8:	e5832014 	str	r2, [r3, #20]
	LED_Init();
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
400047bc:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
400047c0:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
400047c4:	e5834004 	str	r4, [r3, #4]

	Lcd_Init();
400047c8:	ebfffa72 	bl	40003198 <Lcd_Init>
	Lcd_Win_Init(0, 1);
400047cc:	e3a01001 	mov	r1, #1
400047d0:	e1a00004 	mov	r0, r4
400047d4:	ebfffae1 	bl	40003360 <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
400047d8:	e3a00008 	mov	r0, #8
400047dc:	ebfffc10 	bl	40003824 <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
400047e0:	e1a00004 	mov	r0, r4
400047e4:	e1a01004 	mov	r1, r4
400047e8:	ebfffbf9 	bl	400037d4 <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
400047ec:	e1a01004 	mov	r1, r4
400047f0:	e1a00004 	mov	r0, r4
400047f4:	ebfffbec 	bl	400037ac <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
400047f8:	e3a00e7e 	mov	r0, #2016	; 0x7e0
400047fc:	ebfffb77 	bl	400035e0 <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
40004800:	e1a00004 	mov	r0, r4
40004804:	e3a01001 	mov	r1, #1
40004808:	ebfff7bc 	bl	40002700 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
4000480c:	e3a010ff 	mov	r1, #255	; 0xff
40004810:	e1a00004 	mov	r0, r4
40004814:	ebfff7be 	bl	40002714 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40004818:	e3a00001 	mov	r0, #1
4000481c:	ebfff7b1 	bl	400026e8 <GIC_Distributor_Enable>
		App_Read(SECTOR_APP1, SIZE_APP0, RAM_APP1);
	}
#endif

	// PCB 할당, 초기화 그리고 linked list에 넣어주기
	pcb_malloc();
40004820:	eb000070 	bl	400049e8 <pcb_malloc>
	pcb_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);
40004824:	e1a00004 	mov	r0, r4
40004828:	e1a01004 	mov	r1, r4
4000482c:	e1a02004 	mov	r2, r4
40004830:	e3440410 	movt	r0, #17424	; 0x4410
40004834:	e34414a0 	movt	r1, #17568	; 0x44a0
40004838:	e34424b0 	movt	r2, #17584	; 0x44b0
4000483c:	eb000075 	bl	40004a18 <pcb_init>
	pcb_add_to_list();
40004840:	eb000097 	bl	40004aa4 <pcb_add_to_list>

	for(;;)
	{
		Uart_Printf("\nAPP0 RUN\n");
40004844:	e3070798 	movw	r0, #30616	; 0x7798
40004848:	e3440001 	movt	r0, #16385	; 0x4001
4000484c:	eb0004bb 	bl	40005b40 <Uart1_Printf>
		SetTransTable(RAM_APP0, (RAM_APP0+SIZE_APP0-1), RAM_APP0, RW_WBWA);
40004850:	e3a00000 	mov	r0, #0
40004854:	e30f1fff 	movw	r1, #65535	; 0xffff
40004858:	e3440410 	movt	r0, #17424	; 0x4410
4000485c:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40004860:	e1a02000 	mov	r2, r0
40004864:	e344144f 	movt	r1, #17487	; 0x444f
40004868:	e3403002 	movt	r3, #2
4000486c:	ebfff292 	bl	400012bc <SetTransTable>
		SetTransTable(STACK_LIMIT_APP0, STACK_BASE_APP1-1, STACK_LIMIT_APP0, RW_WBWA);
40004870:	e3a00000 	mov	r0, #0
40004874:	e30f1fff 	movw	r1, #65535	; 0xffff
40004878:	e3440490 	movt	r0, #17552	; 0x4490
4000487c:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40004880:	e1a02000 	mov	r2, r0
40004884:	e34414af 	movt	r1, #17583	; 0x44af
40004888:	e3403002 	movt	r3, #2
4000488c:	ebfff28a 	bl	400012bc <SetTransTable>

		CoTTSet_L1L2_app1(); // make new transition table for app1
40004890:	ebfff583 	bl	40001ea4 <CoTTSet_L1L2_app1>
		SetTransTable_app1(RAM_APP0, (RAM_APP0+SIZE_APP1-1), RAM_APP1, RW_WBWA);
40004894:	e3a00000 	mov	r0, #0
40004898:	e30f1fff 	movw	r1, #65535	; 0xffff
4000489c:	e1a02000 	mov	r2, r0
400048a0:	e3013c0e 	movw	r3, #7182	; 0x1c0e
400048a4:	e3440410 	movt	r0, #17424	; 0x4410
400048a8:	e344144f 	movt	r1, #17487	; 0x444f
400048ac:	e3442450 	movt	r2, #17488	; 0x4450
400048b0:	e3403002 	movt	r3, #2
400048b4:	ebfff291 	bl	40001300 <SetTransTable_app1>
		SetTransTable_app1(STACK_LIMIT_APP1, STACK_BASE_APP1-1, STACK_LIMIT_APP1, RW_WBWA);
400048b8:	e3a00000 	mov	r0, #0
400048bc:	e30f1fff 	movw	r1, #65535	; 0xffff
400048c0:	e34404a0 	movt	r0, #17568	; 0x44a0
400048c4:	e3013c0e 	movw	r3, #7182	; 0x1c0e
400048c8:	e1a02000 	mov	r2, r0
400048cc:	e3403002 	movt	r3, #2
400048d0:	e34414af 	movt	r1, #17583	; 0x44af
400048d4:	ebfff289 	bl	40001300 <SetTransTable_app1>
		CoInvalidateMainTlb();
400048d8:	eb0006d1 	bl	40006424 <CoInvalidateMainTlb>

		Timer0_Int_Delay(1, 20); // IRQ Interrupt 실행
400048dc:	e3a00001 	mov	r0, #1
400048e0:	e3a01014 	mov	r1, #20
400048e4:	eb000402 	bl	400058f4 <Timer0_Int_Delay>
		Run_App(RAM_APP0, STACK_BASE_APP0); //App0부터 실행 시작
400048e8:	e3a00000 	mov	r0, #0
400048ec:	e1a01000 	mov	r1, r0
400048f0:	e3440410 	movt	r0, #17424	; 0x4410
400048f4:	e34414a0 	movt	r1, #17568	; 0x44a0
400048f8:	eb0005b8 	bl	40005fe0 <Run_App>
400048fc:	eaffffd0 	b	40004844 <Main+0xe8>

40004900 <allocate_pcb>:

PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
40004900:	e1a0c00d 	mov	ip, sp
40004904:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40004908:	e1a04000 	mov	r4, r0
4000490c:	e24cb004 	sub	fp, ip, #4
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40004910:	e3a0000c 	mov	r0, #12
40004914:	eb000754 	bl	4000666c <malloc>
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
40004918:	e3a02000 	mov	r2, #0
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
4000491c:	e5804000 	str	r4, [r0]

	node->before = NULL;
40004920:	e5802004 	str	r2, [r0, #4]
	node->after = NULL;
40004924:	e5802008 	str	r2, [r0, #8]

	return node;
}
40004928:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

4000492c <add_pcb>:

void add_pcb(PCB_ADR pcb_addr) {
4000492c:	e1a0c00d 	mov	ip, sp
40004930:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40004934:	e1a04000 	mov	r4, r0
40004938:	e24cb004 	sub	fp, ip, #4
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
4000493c:	e3a0000c 	mov	r0, #12
40004940:	eb000749 	bl	4000666c <malloc>
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
40004944:	e3081488 	movw	r1, #33928	; 0x8488
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
40004948:	e5804000 	str	r4, [r0]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
4000494c:	e3441001 	movt	r1, #16385	; 0x4001
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40004950:	e1a03000 	mov	r3, r0
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
40004954:	e5912000 	ldr	r2, [r1]
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
40004958:	e3a00000 	mov	r0, #0
4000495c:	e5830004 	str	r0, [r3, #4]
	node->after = NULL;
40004960:	e5830008 	str	r0, [r3, #8]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
40004964:	e1520000 	cmp	r2, r0
40004968:	0a000007 	beq	4000498c <add_pcb+0x60>

		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
4000496c:	e5832004 	str	r2, [r3, #4]
		node->after = ptr_PCB_Creator->after;
40004970:	e5920008 	ldr	r0, [r2, #8]
		ptr_PCB_Creator->after->before = node;
		ptr_PCB_Creator->after = node;
		ptr_PCB_Creator = node;
40004974:	e5813000 	str	r3, [r1]
		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
		node->after = ptr_PCB_Creator->after;
40004978:	e5830008 	str	r0, [r3, #8]
		ptr_PCB_Creator->after->before = node;
4000497c:	e5921008 	ldr	r1, [r2, #8]
40004980:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Creator->after = node;
40004984:	e5823008 	str	r3, [r2, #8]
40004988:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
		ptr_PCB_Creator = node;
4000498c:	e5813000 	str	r3, [r1]
		ptr_PCB_Current = node;
40004990:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Head = node;
40004994:	e5813008 	str	r3, [r1, #8]

		node->after = ptr_PCB_Creator;
40004998:	e5833008 	str	r3, [r3, #8]
		node->before = ptr_PCB_Creator;
4000499c:	e5833004 	str	r3, [r3, #4]
400049a0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

400049a4 <get_current_pcb_adr>:
		ptr_PCB_Creator = node;
	}
}

PCB_ADR get_current_pcb_adr() {
	return ptr_PCB_Current->pcb_addr;
400049a4:	e3083488 	movw	r3, #33928	; 0x8488
400049a8:	e3443001 	movt	r3, #16385	; 0x4001
400049ac:	e5933004 	ldr	r3, [r3, #4]
}
400049b0:	e5930000 	ldr	r0, [r3]
400049b4:	e12fff1e 	bx	lr

400049b8 <set_current_pcb_adr>:

void set_current_pcb_adr(PCB_ADR pcb_addr) {
	ptr_PCB_Current->pcb_addr = pcb_addr;
400049b8:	e3083488 	movw	r3, #33928	; 0x8488
400049bc:	e3443001 	movt	r3, #16385	; 0x4001
400049c0:	e5933004 	ldr	r3, [r3, #4]
400049c4:	e5830000 	str	r0, [r3]
400049c8:	e12fff1e 	bx	lr

400049cc <get_next_pcb_adr>:
}

PCB_ADR get_next_pcb_adr() {
	ptr_PCB_Current = ptr_PCB_Current->after;
400049cc:	e3083488 	movw	r3, #33928	; 0x8488
400049d0:	e3443001 	movt	r3, #16385	; 0x4001
400049d4:	e5932004 	ldr	r2, [r3, #4]
400049d8:	e5922008 	ldr	r2, [r2, #8]
400049dc:	e5832004 	str	r2, [r3, #4]
	return ptr_PCB_Current->pcb_addr;
}
400049e0:	e5920000 	ldr	r0, [r2]
400049e4:	e12fff1e 	bx	lr

400049e8 <pcb_malloc>:

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
400049e8:	e1a0c00d 	mov	ip, sp
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
400049ec:	e3a0004c 	mov	r0, #76	; 0x4c

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
400049f0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
400049f4:	e3084494 	movw	r4, #33940	; 0x8494

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
400049f8:	e24cb004 	sub	fp, ip, #4
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
400049fc:	e3444001 	movt	r4, #16385	; 0x4001
40004a00:	eb000719 	bl	4000666c <malloc>
40004a04:	e5840000 	str	r0, [r4]
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
40004a08:	e3a0004c 	mov	r0, #76	; 0x4c
40004a0c:	eb000716 	bl	4000666c <malloc>
40004a10:	e5840004 	str	r0, [r4, #4]
40004a14:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40004a18 <pcb_init>:
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40004a18:	e1a0c00d 	mov	ip, sp
40004a1c:	e92dd9f8 	push	{r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40004a20:	e3084494 	movw	r4, #33940	; 0x8494
40004a24:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40004a28:	e1a05000 	mov	r5, r0
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40004a2c:	e3a03000 	mov	r3, #0
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40004a30:	e1a07002 	mov	r7, r2
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40004a34:	e5940000 	ldr	r0, [r4]
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40004a38:	e24cb004 	sub	fp, ip, #4
40004a3c:	e1a06001 	mov	r6, r1
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40004a40:	e5803000 	str	r3, [r0]
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40004a44:	e8940104 	ldm	r4, {r2, r8}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
40004a48:	e5823004 	str	r3, [r2, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40004a4c:	eb000581 	bl	40006058 <Get_CPSR>
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40004a50:	e5943000 	ldr	r3, [r4]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
40004a54:	e3a0c001 	mov	ip, #1
// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40004a58:	e588000c 	str	r0, [r8, #12]
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
40004a5c:	e5942004 	ldr	r2, [r4, #4]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40004a60:	e593100c 	ldr	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
40004a64:	e5836044 	str	r6, [r3, #68]	; 0x44
	pcb_app0_addr->PC = RAM_APP0; //VA 영역
40004a68:	e5835008 	str	r5, [r3, #8]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40004a6c:	e381101f 	orr	r1, r1, #31
40004a70:	e583100c 	str	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
40004a74:	e582c000 	str	ip, [r2]
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40004a78:	e8940048 	ldm	r4, {r3, r6}
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
40004a7c:	e583c004 	str	ip, [r3, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40004a80:	eb000574 	bl	40006058 <Get_CPSR>
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40004a84:	e5943004 	ldr	r3, [r4, #4]
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40004a88:	e586000c 	str	r0, [r6, #12]
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40004a8c:	e593200c 	ldr	r2, [r3, #12]
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
40004a90:	e5837044 	str	r7, [r3, #68]	; 0x44
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
40004a94:	e5835008 	str	r5, [r3, #8]

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40004a98:	e382201f 	orr	r2, r2, #31
40004a9c:	e583200c 	str	r2, [r3, #12]
40004aa0:	e89da9f8 	ldm	sp, {r3, r4, r5, r6, r7, r8, fp, sp, pc}

40004aa4 <pcb_add_to_list>:
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
40004aa4:	e1a0c00d 	mov	ip, sp
40004aa8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	add_pcb((PCB_ADR) pcb_app0_addr);
40004aac:	e3084494 	movw	r4, #33940	; 0x8494
40004ab0:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
40004ab4:	e24cb004 	sub	fp, ip, #4
	add_pcb((PCB_ADR) pcb_app0_addr);
40004ab8:	e5940000 	ldr	r0, [r4]
40004abc:	ebffff9a 	bl	4000492c <add_pcb>
	add_pcb((PCB_ADR) pcb_app1_addr);
40004ac0:	e5940004 	ldr	r0, [r4, #4]
}
40004ac4:	e24bd014 	sub	sp, fp, #20
40004ac8:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
40004acc:	eaffff96 	b	4000492c <add_pcb>

40004ad0 <pcb_free>:
}

// pcb 공간 free
void pcb_free(void) {
40004ad0:	e1a0c00d 	mov	ip, sp
40004ad4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	free(pcb_app0_addr);
40004ad8:	e3084494 	movw	r4, #33940	; 0x8494
40004adc:	e3444001 	movt	r4, #16385	; 0x4001
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
}

// pcb 공간 free
void pcb_free(void) {
40004ae0:	e24cb004 	sub	fp, ip, #4
	free(pcb_app0_addr);
40004ae4:	e5940000 	ldr	r0, [r4]
40004ae8:	eb0006e7 	bl	4000668c <free>
	free(pcb_app1_addr);
40004aec:	e5940004 	ldr	r0, [r4, #4]
}
40004af0:	e24bd014 	sub	sp, fp, #20
40004af4:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

// pcb 공간 free
void pcb_free(void) {
	free(pcb_app0_addr);
	free(pcb_app1_addr);
40004af8:	ea0006e3 	b	4000668c <free>

40004afc <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004afc:	e308349c 	movw	r3, #33948	; 0x849c

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40004b00:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004b04:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004b08:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004b0c:	e5932000 	ldr	r2, [r3]
40004b10:	e3520000 	cmp	r2, #0
40004b14:	059f0028 	ldreq	r0, [pc, #40]	; 40004b44 <_sbrk+0x48>
40004b18:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004b1c:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40004b20:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004b24:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004b28:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004b2c:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004b30:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004b34:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40004b38:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004b3c:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40004b40:	e12fff1e 	bx	lr
40004b44:	400184eb 	andmi	r8, r1, fp, ror #9

40004b48 <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
40004b48:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40004b4c:	e12fff1e 	bx	lr

40004b50 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
40004b50:	e3a00000 	mov	r0, #0
40004b54:	e3440380 	movt	r0, #17280	; 0x4380
40004b58:	e12fff1e 	bx	lr

40004b5c <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
40004b5c:	e59f0004 	ldr	r0, [pc, #4]	; 40004b68 <Get_Heap_Base+0xc>
}
40004b60:	e3c00007 	bic	r0, r0, #7
40004b64:	e12fff1e 	bx	lr
40004b68:	400184eb 	andmi	r8, r1, fp, ror #9

40004b6c <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
40004b6c:	e30f0ff8 	movw	r0, #65528	; 0xfff8
40004b70:	e344037f 	movt	r0, #17279	; 0x437f
40004b74:	e12fff1e 	bx	lr

40004b78 <Delay>:

void Delay(unsigned int v)
{
40004b78:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
40004b7c:	e3a03000 	mov	r3, #0
40004b80:	e58d3004 	str	r3, [sp, #4]
40004b84:	e59d3004 	ldr	r3, [sp, #4]
40004b88:	e1500003 	cmp	r0, r3
40004b8c:	9a000005 	bls	40004ba8 <Delay+0x30>
40004b90:	e59d3004 	ldr	r3, [sp, #4]
40004b94:	e2833001 	add	r3, r3, #1
40004b98:	e58d3004 	str	r3, [sp, #4]
40004b9c:	e59d3004 	ldr	r3, [sp, #4]
40004ba0:	e1530000 	cmp	r3, r0
40004ba4:	3afffff9 	bcc	40004b90 <Delay+0x18>
}
40004ba8:	e28dd008 	add	sp, sp, #8
40004bac:	e12fff1e 	bx	lr

40004bb0 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004bb0:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
40004bb4:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004bb8:	e5924080 	ldr	r4, [r2, #128]	; 0x80
40004bbc:	e3020222 	movw	r0, #8738	; 0x2222
40004bc0:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004bc4:	e3a03903 	mov	r3, #49152	; 0xc000
40004bc8:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004bcc:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004bd0:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004bd4:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004bd8:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004bdc:	e308c3b8 	movw	ip, #33720	; 0x83b8
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004be0:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004be4:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40004be8:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
40004bec:	e1e00720 	mvn	r0, r0, lsr #14
40004bf0:	e1e00700 	mvn	r0, r0, lsl #14
40004bf4:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40004bf8:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40004bfc:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40004c00:	e3c0003f 	bic	r0, r0, #63	; 0x3f
40004c04:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004c08:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004c0c:	e3c2200f 	bic	r2, r2, #15
40004c10:	e3822007 	orr	r2, r2, #7
40004c14:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
40004c18:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004c1c:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40004c20:	e3822c01 	orr	r2, r2, #256	; 0x100
40004c24:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
40004c28:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40004c2c:	e3822080 	orr	r2, r2, #128	; 0x80
40004c30:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004c34:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
40004c38:	e1e03523 	mvn	r3, r3, lsr #10
40004c3c:	e1e03503 	mvn	r3, r3, lsl #10
40004c40:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004c44:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
40004c48:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004c4c:	e7e03853 	ubfx	r3, r3, #16, #1
40004c50:	e58c3000 	str	r3, [ip]
}
40004c54:	e12fff1e 	bx	lr

40004c58 <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004c58:	e3a03000 	mov	r3, #0
40004c5c:	e3a0200e 	mov	r2, #14
40004c60:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
40004c64:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004c68:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004c6c:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004c70:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004c74:	e3822001 	orr	r2, r2, #1
40004c78:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004c7c:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004c80:	e3a03000 	mov	r3, #0
40004c84:	e3413253 	movt	r3, #4691	; 0x1253
40004c88:	e3120002 	tst	r2, #2
40004c8c:	0afffffa 	beq	40004c7c <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
40004c90:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004c94:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
40004c98:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
40004c9c:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
40004ca0:	e38cc004 	orr	ip, ip, #4
40004ca4:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
40004ca8:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
40004cac:	e38cc001 	orr	ip, ip, #1
40004cb0:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
40004cb4:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
40004cb8:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cbc:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004cc0:	e3a02000 	mov	r2, #0
40004cc4:	e3412253 	movt	r2, #4691	; 0x1253
40004cc8:	e2131001 	ands	r1, r3, #1
40004ccc:	1afffffa 	bne	40004cbc <SDHC_Card_Init+0x64>
40004cd0:	e30833c8 	movw	r3, #33736	; 0x83c8
	rARGUMENT2 = 0x0;
40004cd4:	e5821008 	str	r1, [r2, #8]
40004cd8:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004cdc:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004ce0:	e5932000 	ldr	r2, [r3]
40004ce4:	e308c3c8 	movw	ip, #33736	; 0x83c8
40004ce8:	e344c001 	movt	ip, #16385	; 0x4001
40004cec:	e3520000 	cmp	r2, #0
40004cf0:	0afffffa 	beq	40004ce0 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004cf4:	e3a01000 	mov	r1, #0
40004cf8:	e30854a0 	movw	r5, #33952	; 0x84a0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004cfc:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004d00:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d04:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004d08:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004d0c:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d10:	e1a02001 	mov	r2, r1
40004d14:	e1a00001 	mov	r0, r1
40004d18:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004d1c:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004d20:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004d24:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004d28:	e6ff9079 	uxth	r9, r9
40004d2c:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d30:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004d34:	e3110001 	tst	r1, #1
40004d38:	1afffffc 	bne	40004d30 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40004d3c:	e1d510b0 	ldrh	r1, [r5]
40004d40:	e1a01801 	lsl	r1, r1, #16
40004d44:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004d48:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
40004d4c:	e5931000 	ldr	r1, [r3]
40004d50:	e3510000 	cmp	r1, #0
40004d54:	0afffffc 	beq	40004d4c <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
40004d58:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d5c:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004d60:	e3110001 	tst	r1, #1
40004d64:	1afffffc 	bne	40004d5c <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
40004d68:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004d6c:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
40004d70:	e5931000 	ldr	r1, [r3]
40004d74:	e3510000 	cmp	r1, #0
40004d78:	0afffffc 	beq	40004d70 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
40004d7c:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004d80:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
40004d84:	e3510000 	cmp	r1, #0
40004d88:	aaffffe8 	bge	40004d30 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d8c:	e3a00000 	mov	r0, #0
40004d90:	e3410253 	movt	r0, #4691	; 0x1253
40004d94:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004d98:	e3a01000 	mov	r1, #0
40004d9c:	e3411253 	movt	r1, #4691	; 0x1253
40004da0:	e2122001 	ands	r2, r2, #1
40004da4:	1afffffa 	bne	40004d94 <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004da8:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004dac:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004db0:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004db4:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004db8:	e5931000 	ldr	r1, [r3]
40004dbc:	e30823c8 	movw	r2, #33736	; 0x83c8
40004dc0:	e3442001 	movt	r2, #16385	; 0x4001
40004dc4:	e3510000 	cmp	r1, #0
40004dc8:	0afffffa 	beq	40004db8 <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004dcc:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004dd0:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004dd4:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004dd8:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ddc:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004de0:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004de4:	e6ff2072 	uxth	r2, r2
40004de8:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004dec:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004df0:	e3a01000 	mov	r1, #0
40004df4:	e3411253 	movt	r1, #4691	; 0x1253
40004df8:	e2122001 	ands	r2, r2, #1
40004dfc:	1afffffa 	bne	40004dec <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004e00:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40004e04:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004e08:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004e0c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004e10:	e5931000 	ldr	r1, [r3]
40004e14:	e30823c8 	movw	r2, #33736	; 0x83c8
40004e18:	e3442001 	movt	r2, #16385	; 0x4001
40004e1c:	e3510000 	cmp	r1, #0
40004e20:	0afffffa 	beq	40004e10 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e24:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e28:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e2c:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e30:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004e34:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e38:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004e3c:	e6ff2072 	uxth	r2, r2
40004e40:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
40004e44:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
40004e48:	e1a02822 	lsr	r2, r2, #16
40004e4c:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004e50:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004e54:	e3a01000 	mov	r1, #0
40004e58:	e3411253 	movt	r1, #4691	; 0x1253
40004e5c:	e2122003 	ands	r2, r2, #3
40004e60:	1afffffa 	bne	40004e50 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
40004e64:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004e68:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004e6c:	e1d500b0 	ldrh	r0, [r5]
40004e70:	e1a00800 	lsl	r0, r0, #16
40004e74:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004e78:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004e7c:	e5931000 	ldr	r1, [r3]
40004e80:	e30823c8 	movw	r2, #33736	; 0x83c8
40004e84:	e3442001 	movt	r2, #16385	; 0x4001
40004e88:	e3510000 	cmp	r1, #0
40004e8c:	0afffffa 	beq	40004e7c <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e90:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e94:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004e98:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e9c:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ea0:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004ea4:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004ea8:	e6ff2072 	uxth	r2, r2
40004eac:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004eb0:	e5901024 	ldr	r1, [r0, #36]	; 0x24
40004eb4:	e3a02000 	mov	r2, #0
40004eb8:	e3412253 	movt	r2, #4691	; 0x1253
40004ebc:	e3110001 	tst	r1, #1
40004ec0:	1afffffa 	bne	40004eb0 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
40004ec4:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004ec8:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004ecc:	e1a00800 	lsl	r0, r0, #16
40004ed0:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004ed4:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004ed8:	e5931000 	ldr	r1, [r3]
40004edc:	e30823c8 	movw	r2, #33736	; 0x83c8
40004ee0:	e3442001 	movt	r2, #16385	; 0x4001
40004ee4:	e3510000 	cmp	r1, #0
40004ee8:	0afffffa 	beq	40004ed8 <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004eec:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ef0:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ef4:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ef8:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004efc:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004f00:	e3a01000 	mov	r1, #0
40004f04:	e3411253 	movt	r1, #4691	; 0x1253
40004f08:	e2122001 	ands	r2, r2, #1
40004f0c:	1afffffa 	bne	40004efc <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004f10:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004f14:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004f18:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40004f1c:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004f20:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004f24:	e5931000 	ldr	r1, [r3]
40004f28:	e30823c8 	movw	r2, #33736	; 0x83c8
40004f2c:	e3442001 	movt	r2, #16385	; 0x4001
40004f30:	e3510000 	cmp	r1, #0
40004f34:	0afffffa 	beq	40004f24 <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f38:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f3c:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f40:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f44:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f48:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
40004f4c:	e6ff2072 	uxth	r2, r2
40004f50:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004f54:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
40004f58:	e3822002 	orr	r2, r2, #2
40004f5c:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
40004f60:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40004f64:	e12fff1e 	bx	lr

40004f68 <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004f68:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004f6c:	e3022222 	movw	r2, #8738	; 0x2222
40004f70:	e5931080 	ldr	r1, [r3, #128]	; 0x80
40004f74:	e3402222 	movt	r2, #546	; 0x222
40004f78:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
40004f7c:	e1812002 	orr	r2, r1, r2
40004f80:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40004f84:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
40004f88:	e1e02722 	mvn	r2, r2, lsr #14
40004f8c:	e1e02702 	mvn	r2, r2, lsl #14
40004f90:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40004f94:	e5932088 	ldr	r2, [r3, #136]	; 0x88
40004f98:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
40004f9c:	e3c2203f 	bic	r2, r2, #63	; 0x3f
40004fa0:	e5832088 	str	r2, [r3, #136]	; 0x88
40004fa4:	e12fff1e 	bx	lr

40004fa8 <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004fa8:	e3a03000 	mov	r3, #0
40004fac:	e3a0200e 	mov	r2, #14
40004fb0:	e3413253 	movt	r3, #4691	; 0x1253
40004fb4:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004fb8:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004fbc:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004fc0:	e3822001 	orr	r2, r2, #1
40004fc4:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004fc8:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004fcc:	e3a03000 	mov	r3, #0
40004fd0:	e3413253 	movt	r3, #4691	; 0x1253
40004fd4:	e3120002 	tst	r2, #2
40004fd8:	0afffffa 	beq	40004fc8 <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
40004fdc:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004fe0:	e3822004 	orr	r2, r2, #4
40004fe4:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004fe8:	e12fff1e 	bx	lr

40004fec <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40004fec:	e3a03000 	mov	r3, #0
40004ff0:	e3413253 	movt	r3, #4691	; 0x1253
40004ff4:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004ff8:	e3c22001 	bic	r2, r2, #1
40004ffc:	e583202c 	str	r2, [r3, #44]	; 0x2c
40005000:	e12fff1e 	bx	lr

40005004 <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005004:	e3a01000 	mov	r1, #0
40005008:	e3411253 	movt	r1, #4691	; 0x1253
4000500c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005010:	e3a02000 	mov	r2, #0
40005014:	e3412253 	movt	r2, #4691	; 0x1253
40005018:	e2133001 	ands	r3, r3, #1
4000501c:	1afffffa 	bne	4000500c <SDHC_CMD0+0x8>
40005020:	e30813c8 	movw	r1, #33736	; 0x83c8
	rARGUMENT2 = 0x0;
40005024:	e5823008 	str	r3, [r2, #8]
40005028:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
4000502c:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40005030:	e5912000 	ldr	r2, [r1]
40005034:	e30833c8 	movw	r3, #33736	; 0x83c8
40005038:	e3443001 	movt	r3, #16385	; 0x4001
4000503c:	e3520000 	cmp	r2, #0
40005040:	0afffffa 	beq	40005030 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005044:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005048:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000504c:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005050:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005054:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005058:	e6ff3073 	uxth	r3, r3
4000505c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005060:	e12fff1e 	bx	lr

40005064 <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005064:	e3a01000 	mov	r1, #0
40005068:	e3411253 	movt	r1, #4691	; 0x1253
4000506c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005070:	e3a02000 	mov	r2, #0
40005074:	e3412253 	movt	r2, #4691	; 0x1253
40005078:	e2133001 	ands	r3, r3, #1
4000507c:	1afffffa 	bne	4000506c <SDHC_CMD8+0x8>
40005080:	e30813c8 	movw	r1, #33736	; 0x83c8

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005084:	e3a00b02 	mov	r0, #2048	; 0x800
40005088:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
4000508c:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005090:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005094:	e5912000 	ldr	r2, [r1]
40005098:	e30833c8 	movw	r3, #33736	; 0x83c8
4000509c:	e3443001 	movt	r3, #16385	; 0x4001
400050a0:	e3520000 	cmp	r2, #0
400050a4:	0afffffa 	beq	40005094 <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050a8:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400050ac:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050b0:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400050b4:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050b8:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400050bc:	e6ff3073 	uxth	r3, r3
400050c0:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400050c4:	e5920010 	ldr	r0, [r2, #16]
}
400050c8:	e12fff1e 	bx	lr

400050cc <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400050cc:	e3a01000 	mov	r1, #0
400050d0:	e3411253 	movt	r1, #4691	; 0x1253
400050d4:	e5912024 	ldr	r2, [r1, #36]	; 0x24
400050d8:	e3a03000 	mov	r3, #0
400050dc:	e3413253 	movt	r3, #4691	; 0x1253
400050e0:	e3120001 	tst	r2, #1
400050e4:	1afffffa 	bne	400050d4 <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
400050e8:	e30824a0 	movw	r2, #33952	; 0x84a0
400050ec:	e30813c8 	movw	r1, #33736	; 0x83c8
400050f0:	e3442001 	movt	r2, #16385	; 0x4001
400050f4:	e3441001 	movt	r1, #16385	; 0x4001
400050f8:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400050fc:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005100:	e1a00800 	lsl	r0, r0, #16
40005104:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005108:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
4000510c:	e5912000 	ldr	r2, [r1]
40005110:	e30833c8 	movw	r3, #33736	; 0x83c8
40005114:	e3443001 	movt	r3, #16385	; 0x4001
40005118:	e3520000 	cmp	r2, #0
4000511c:	0afffffa 	beq	4000510c <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40005120:	e3a02000 	mov	r2, #0
40005124:	e5832000 	str	r2, [r3]
40005128:	e12fff1e 	bx	lr

4000512c <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000512c:	e3a01000 	mov	r1, #0
40005130:	e3411253 	movt	r1, #4691	; 0x1253
40005134:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005138:	e3a03000 	mov	r3, #0
4000513c:	e3413253 	movt	r3, #4691	; 0x1253
40005140:	e3120001 	tst	r2, #1
40005144:	1afffffa 	bne	40005134 <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
40005148:	e30814a0 	movw	r1, #33952	; 0x84a0
4000514c:	e30823c8 	movw	r2, #33736	; 0x83c8
40005150:	e3441001 	movt	r1, #16385	; 0x4001
40005154:	e3442001 	movt	r2, #16385	; 0x4001
40005158:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000515c:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005160:	e1a00800 	lsl	r0, r0, #16
40005164:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005168:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
4000516c:	e5921000 	ldr	r1, [r2]
40005170:	e30833c8 	movw	r3, #33736	; 0x83c8
40005174:	e3443001 	movt	r3, #16385	; 0x4001
40005178:	e3510000 	cmp	r1, #0
4000517c:	0afffffa 	beq	4000516c <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005180:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005184:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005188:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000518c:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005190:	e5901024 	ldr	r1, [r0, #36]	; 0x24
40005194:	e3a03000 	mov	r3, #0
40005198:	e3413253 	movt	r3, #4691	; 0x1253
4000519c:	e3110001 	tst	r1, #1
400051a0:	1afffffa 	bne	40005190 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
400051a4:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400051a8:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
400051ac:	e34010ff 	movt	r1, #255	; 0xff
400051b0:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400051b4:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
400051b8:	e5921000 	ldr	r1, [r2]
400051bc:	e30833c8 	movw	r3, #33736	; 0x83c8
400051c0:	e3443001 	movt	r3, #16385	; 0x4001
400051c4:	e3510000 	cmp	r1, #0
400051c8:	0afffffa 	beq	400051b8 <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400051cc:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400051d0:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400051d4:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400051d8:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400051dc:	e5920010 	ldr	r0, [r2, #16]
}
400051e0:	e1a00fa0 	lsr	r0, r0, #31
400051e4:	e12fff1e 	bx	lr

400051e8 <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400051e8:	e3a01000 	mov	r1, #0
400051ec:	e3411253 	movt	r1, #4691	; 0x1253
400051f0:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400051f4:	e3a02000 	mov	r2, #0
400051f8:	e3412253 	movt	r2, #4691	; 0x1253
400051fc:	e2133001 	ands	r3, r3, #1
40005200:	1afffffa 	bne	400051f0 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
40005204:	e30813c8 	movw	r1, #33736	; 0x83c8
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005208:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
4000520c:	e3441001 	movt	r1, #16385	; 0x4001
40005210:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40005214:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005218:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
4000521c:	e5912000 	ldr	r2, [r1]
40005220:	e30833c8 	movw	r3, #33736	; 0x83c8
40005224:	e3443001 	movt	r3, #16385	; 0x4001
40005228:	e3520000 	cmp	r2, #0
4000522c:	0afffffa 	beq	4000521c <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005230:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005234:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005238:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000523c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005240:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005244:	e6ff3073 	uxth	r3, r3
40005248:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
4000524c:	e12fff1e 	bx	lr

40005250 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005250:	e3a01000 	mov	r1, #0
40005254:	e3411253 	movt	r1, #4691	; 0x1253
40005258:	e5913024 	ldr	r3, [r1, #36]	; 0x24
4000525c:	e3a02000 	mov	r2, #0
40005260:	e3412253 	movt	r2, #4691	; 0x1253
40005264:	e2133001 	ands	r3, r3, #1
40005268:	1afffffa 	bne	40005258 <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
4000526c:	e30813c8 	movw	r1, #33736	; 0x83c8
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005270:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40005274:	e3441001 	movt	r1, #16385	; 0x4001
40005278:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
4000527c:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005280:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005284:	e5912000 	ldr	r2, [r1]
40005288:	e30833c8 	movw	r3, #33736	; 0x83c8
4000528c:	e3443001 	movt	r3, #16385	; 0x4001
40005290:	e3520000 	cmp	r2, #0
40005294:	0afffffa 	beq	40005284 <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005298:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000529c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400052a0:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400052a4:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400052a8:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400052ac:	e6ff3073 	uxth	r3, r3
400052b0:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400052b4:	e5920010 	ldr	r0, [r2, #16]
}
400052b8:	e12fff1e 	bx	lr

400052bc <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
400052bc:	e3a01000 	mov	r1, #0
400052c0:	e3411253 	movt	r1, #4691	; 0x1253
400052c4:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400052c8:	e3a02000 	mov	r2, #0
400052cc:	e3412253 	movt	r2, #4691	; 0x1253
400052d0:	e2133003 	ands	r3, r3, #3
400052d4:	1afffffa 	bne	400052c4 <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
400052d8:	e30813c8 	movw	r1, #33736	; 0x83c8

	if (en)
400052dc:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
400052e0:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400052e4:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
400052e8:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400052ec:	130834a0 	movwne	r3, #33952	; 0x84a0
400052f0:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400052f4:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400052f8:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
400052fc:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005300:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005304:	11a03803 	lslne	r3, r3, #16
40005308:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
4000530c:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40005310:	e5912000 	ldr	r2, [r1]
40005314:	e30833c8 	movw	r3, #33736	; 0x83c8
40005318:	e3443001 	movt	r3, #16385	; 0x4001
4000531c:	e3520000 	cmp	r2, #0
40005320:	0afffffa 	beq	40005310 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005324:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005328:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000532c:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005330:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005334:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005338:	e6ff3073 	uxth	r3, r3
4000533c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005340:	e12fff1e 	bx	lr

40005344 <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005344:	e3a01000 	mov	r1, #0
40005348:	e3411253 	movt	r1, #4691	; 0x1253
4000534c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005350:	e3a03000 	mov	r3, #0
40005354:	e3413253 	movt	r3, #4691	; 0x1253
40005358:	e3120001 	tst	r2, #1
4000535c:	1afffffa 	bne	4000534c <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40005360:	e30814a0 	movw	r1, #33952	; 0x84a0
40005364:	e30823c8 	movw	r2, #33736	; 0x83c8
40005368:	e3441001 	movt	r1, #16385	; 0x4001
4000536c:	e3442001 	movt	r2, #16385	; 0x4001
40005370:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005374:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005378:	e1a00800 	lsl	r0, r0, #16
4000537c:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005380:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005384:	e5921000 	ldr	r1, [r2]
40005388:	e30833c8 	movw	r3, #33736	; 0x83c8
4000538c:	e3443001 	movt	r3, #16385	; 0x4001
40005390:	e3510000 	cmp	r1, #0
40005394:	0afffffa 	beq	40005384 <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005398:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000539c:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400053a0:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400053a4:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400053a8:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400053ac:	e3a01000 	mov	r1, #0
400053b0:	e3411253 	movt	r1, #4691	; 0x1253
400053b4:	e2133001 	ands	r3, r3, #1
400053b8:	1afffffa 	bne	400053a8 <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
400053bc:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400053c0:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400053c4:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
400053c8:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400053cc:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400053d0:	e5921000 	ldr	r1, [r2]
400053d4:	e30833c8 	movw	r3, #33736	; 0x83c8
400053d8:	e3443001 	movt	r3, #16385	; 0x4001
400053dc:	e3510000 	cmp	r1, #0
400053e0:	0afffffa 	beq	400053d0 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400053e4:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400053e8:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400053ec:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400053f0:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400053f4:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400053f8:	e6ff3073 	uxth	r3, r3
400053fc:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005400:	e12fff1e 	bx	lr

40005404 <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005404:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40005408:	e1a0c00d 	mov	ip, sp
4000540c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40005410:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005414:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005418:	1a000014 	bne	40005470 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
4000541c:	e3413253 	movt	r3, #4691	; 0x1253
40005420:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40005424:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005428:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
4000542c:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005430:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005434:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005438:	e0065005 	and	r5, r6, r5
4000543c:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005440:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40005444:	e0054004 	and	r4, r5, r4
40005448:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
4000544c:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40005450:	e004c00c 	and	ip, r4, ip
40005454:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005458:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
4000545c:	e00c2002 	and	r2, ip, r2
40005460:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
40005464:	e24bd01c 	sub	sp, fp, #28
40005468:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
4000546c:	eafff4c1 	b	40002778 <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005470:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005474:	e3413253 	movt	r3, #4691	; 0x1253
40005478:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
4000547c:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005480:	e3822003 	orr	r2, r2, #3
40005484:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40005488:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
4000548c:	e3822003 	orr	r2, r2, #3
40005490:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
40005494:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
40005498:	e38220f0 	orr	r2, r2, #240	; 0xf0
4000549c:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
400054a0:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
400054a4:	e38220f0 	orr	r2, r2, #240	; 0xf0
400054a8:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
400054ac:	ebfff508 	bl	400028d4 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
400054b0:	e3a00000 	mov	r0, #0
400054b4:	e3a0106b 	mov	r1, #107	; 0x6b
400054b8:	e1a02000 	mov	r2, r0
400054bc:	ebfff4c0 	bl	400027c4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
400054c0:	e3a00000 	mov	r0, #0
400054c4:	e3a0106b 	mov	r1, #107	; 0x6b
400054c8:	ebfff497 	bl	4000272c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
400054cc:	e3a00000 	mov	r0, #0
400054d0:	e3a0106b 	mov	r1, #107	; 0x6b
400054d4:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
400054d8:	e24bd01c 	sub	sp, fp, #28
400054dc:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
400054e0:	eafff4d8 	b	40002848 <GIC_Set_Processor_Target>

400054e4 <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
400054e4:	e3a03000 	mov	r3, #0
400054e8:	e3413253 	movt	r3, #4691	; 0x1253
400054ec:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
400054f0:	e7e22c52 	ubfx	r2, r2, #24, #3
400054f4:	e2422001 	sub	r2, r2, #1
400054f8:	e3520006 	cmp	r2, #6
400054fc:	8a000007 	bhi	40005520 <SDHC_BusPower_Control+0x3c>
40005500:	e3a01001 	mov	r1, #1
40005504:	e1a02211 	lsl	r2, r1, r2
40005508:	e3120055 	tst	r2, #85	; 0x55
4000550c:	1a000009 	bne	40005538 <SDHC_BusPower_Control+0x54>
40005510:	e3120022 	tst	r2, #34	; 0x22
40005514:	1a000010 	bne	4000555c <SDHC_BusPower_Control+0x78>
40005518:	e3120008 	tst	r2, #8
4000551c:	1a000009 	bne	40005548 <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40005520:	e3a03000 	mov	r3, #0
40005524:	e3413253 	movt	r3, #4691	; 0x1253
40005528:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
4000552c:	e3822001 	orr	r2, r2, #1
40005530:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40005534:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40005538:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
4000553c:	e382200e 	orr	r2, r2, #14
40005540:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005544:	eafffff5 	b	40005520 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40005548:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
4000554c:	e20220f1 	and	r2, r2, #241	; 0xf1
40005550:	e382200a 	orr	r2, r2, #10
40005554:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005558:	eafffff0 	b	40005520 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
4000555c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005560:	e20220f1 	and	r2, r2, #241	; 0xf1
40005564:	e382200c 	orr	r2, r2, #12
40005568:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
4000556c:	eaffffeb 	b	40005520 <SDHC_BusPower_Control+0x3c>

40005570 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005570:	e3a01000 	mov	r1, #0
40005574:	e3411253 	movt	r1, #4691	; 0x1253
40005578:	e5912024 	ldr	r2, [r1, #36]	; 0x24
4000557c:	e3a03000 	mov	r3, #0
40005580:	e3413253 	movt	r3, #4691	; 0x1253
40005584:	e3120001 	tst	r2, #1
40005588:	1afffffa 	bne	40005578 <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
4000558c:	e30814a0 	movw	r1, #33952	; 0x84a0
40005590:	e30823c8 	movw	r2, #33736	; 0x83c8
40005594:	e3441001 	movt	r1, #16385	; 0x4001
40005598:	e3442001 	movt	r2, #16385	; 0x4001
4000559c:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400055a0:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400055a4:	e1a00800 	lsl	r0, r0, #16
400055a8:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400055ac:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400055b0:	e5921000 	ldr	r1, [r2]
400055b4:	e30833c8 	movw	r3, #33736	; 0x83c8
400055b8:	e3443001 	movt	r3, #16385	; 0x4001
400055bc:	e3510000 	cmp	r1, #0
400055c0:	0afffffa 	beq	400055b0 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400055c4:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055c8:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400055cc:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055d0:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400055d4:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400055d8:	e3a01000 	mov	r1, #0
400055dc:	e3411253 	movt	r1, #4691	; 0x1253
400055e0:	e2133001 	ands	r3, r3, #1
400055e4:	1afffffa 	bne	400055d4 <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
400055e8:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400055ec:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400055f0:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
400055f4:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400055f8:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400055fc:	e5921000 	ldr	r1, [r2]
40005600:	e30833c8 	movw	r3, #33736	; 0x83c8
40005604:	e3443001 	movt	r3, #16385	; 0x4001
40005608:	e3510000 	cmp	r1, #0
4000560c:	0afffffa 	beq	400055fc <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005610:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005614:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005618:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000561c:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005620:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005624:	e6ff3073 	uxth	r3, r3
40005628:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
4000562c:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40005630:	e3833002 	orr	r3, r3, #2
40005634:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40005638:	e12fff1e 	bx	lr

4000563c <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
4000563c:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40005640:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005644:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40005648:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
4000564c:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005650:	e6ff2071 	uxth	r2, r1
40005654:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005658:	e594c024 	ldr	ip, [r4, #36]	; 0x24
4000565c:	e3a02000 	mov	r2, #0
40005660:	e3412253 	movt	r2, #4691	; 0x1253
40005664:	e21cc002 	ands	ip, ip, #2
40005668:	1afffffa 	bne	40005658 <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
4000566c:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40005670:	e30843c8 	movw	r4, #33736	; 0x83c8

	if (n == 1)
40005674:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005678:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
4000567c:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40005680:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005684:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40005688:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
4000568c:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005690:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40005694:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005698:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
4000569c:	e5942000 	ldr	r2, [r4]
400056a0:	e30803c8 	movw	r0, #33736	; 0x83c8
400056a4:	e3440001 	movt	r0, #16385	; 0x4001
400056a8:	e3520000 	cmp	r2, #0
400056ac:	0afffffa 	beq	4000569c <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400056b0:	e3a02000 	mov	r2, #0

	while (n--)
400056b4:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400056b8:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400056bc:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400056c0:	e5806000 	str	r6, [r0]
400056c4:	e30853bc 	movw	r5, #33724	; 0x83bc
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400056c8:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
400056cc:	e1a00002 	mov	r0, r2
400056d0:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400056d4:	e6ffc07c 	uxth	ip, ip
400056d8:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
400056dc:	3a00000f 	bcc	40005720 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
400056e0:	e5954000 	ldr	r4, [r5]
400056e4:	e308c3bc 	movw	ip, #33724	; 0x83bc
400056e8:	e344c001 	movt	ip, #16385	; 0x4001
400056ec:	e3540000 	cmp	r4, #0
400056f0:	0afffffa 	beq	400056e0 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
400056f4:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
400056f8:	e590c024 	ldr	ip, [r0, #36]	; 0x24
400056fc:	e31c0b02 	tst	ip, #2048	; 0x800
40005700:	0afffffc 	beq	400056f8 <SD_Read_Sector+0xbc>
40005704:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40005708:	e5902020 	ldr	r2, [r0, #32]
4000570c:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005710:	e153000c 	cmp	r3, ip
40005714:	1afffffb 	bne	40005708 <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005718:	e2511001 	subs	r1, r1, #1
4000571c:	2affffef 	bcs	400056e0 <SD_Read_Sector+0xa4>
40005720:	e30813c4 	movw	r1, #33732	; 0x83c4
40005724:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40005728:	e5912000 	ldr	r2, [r1]
4000572c:	e30833c4 	movw	r3, #33732	; 0x83c4
40005730:	e3443001 	movt	r3, #16385	; 0x4001
40005734:	e3520000 	cmp	r2, #0
40005738:	0afffffa 	beq	40005728 <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
4000573c:	e3a02000 	mov	r2, #0
40005740:	e5832000 	str	r2, [r3]
}
40005744:	e8bd0070 	pop	{r4, r5, r6}
40005748:	e12fff1e 	bx	lr

4000574c <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
4000574c:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005750:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005754:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005758:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
4000575c:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005760:	e6ff2071 	uxth	r2, r1
40005764:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005768:	e594c024 	ldr	ip, [r4, #36]	; 0x24
4000576c:	e3a02000 	mov	r2, #0
40005770:	e3412253 	movt	r2, #4691	; 0x1253
40005774:	e21cc002 	ands	ip, ip, #2
40005778:	1afffffa 	bne	40005768 <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
4000577c:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40005780:	e30843c8 	movw	r4, #33736	; 0x83c8

	if (n == 0)
40005784:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005788:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
4000578c:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40005790:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005794:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40005798:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
4000579c:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400057a0:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
400057a4:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400057a8:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
400057ac:	e5942000 	ldr	r2, [r4]
400057b0:	e30803c8 	movw	r0, #33736	; 0x83c8
400057b4:	e3440001 	movt	r0, #16385	; 0x4001
400057b8:	e3520000 	cmp	r2, #0
400057bc:	0afffffa 	beq	400057ac <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400057c0:	e3a02000 	mov	r2, #0

	while (n--)
400057c4:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057c8:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400057cc:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057d0:	e5806000 	str	r6, [r0]
400057d4:	e30853c0 	movw	r5, #33728	; 0x83c0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400057d8:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
400057dc:	e1a00002 	mov	r0, r2
400057e0:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400057e4:	e6ffc07c 	uxth	ip, ip
400057e8:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
400057ec:	3a00000f 	bcc	40005830 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
400057f0:	e5954000 	ldr	r4, [r5]
400057f4:	e308c3c0 	movw	ip, #33728	; 0x83c0
400057f8:	e344c001 	movt	ip, #16385	; 0x4001
400057fc:	e3540000 	cmp	r4, #0
40005800:	0afffffa 	beq	400057f0 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40005804:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40005808:	e590c024 	ldr	ip, [r0, #36]	; 0x24
4000580c:	e31c0b01 	tst	ip, #1024	; 0x400
40005810:	0afffffc 	beq	40005808 <SD_Write_Sector+0xbc>
40005814:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40005818:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
4000581c:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40005820:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005824:	1afffffb 	bne	40005818 <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005828:	e2511001 	subs	r1, r1, #1
4000582c:	2affffef 	bcs	400057f0 <SD_Write_Sector+0xa4>
40005830:	e30813c4 	movw	r1, #33732	; 0x83c4
40005834:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40005838:	e5912000 	ldr	r2, [r1]
4000583c:	e30833c4 	movw	r3, #33732	; 0x83c4
40005840:	e3443001 	movt	r3, #16385	; 0x4001
40005844:	e3520000 	cmp	r2, #0
40005848:	0afffffa 	beq	40005838 <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000584c:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005850:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005854:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005858:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000585c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005860:	e6ff3073 	uxth	r3, r3
40005864:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40005868:	e8bd0070 	pop	{r4, r5, r6}
4000586c:	e12fff1e 	bx	lr

40005870 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005870:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005874:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005878:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
4000587c:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005880:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40005884:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005888:	e3c000ff 	bic	r0, r0, #255	; 0xff
4000588c:	e380007c 	orr	r0, r0, #124	; 0x7c
40005890:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
40005894:	e5930004 	ldr	r0, [r3, #4]
40005898:	e3c0000f 	bic	r0, r0, #15
4000589c:	e3800004 	orr	r0, r0, #4
400058a0:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
400058a4:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
400058a8:	e5932008 	ldr	r2, [r3, #8]
400058ac:	e3c2201f 	bic	r2, r2, #31
400058b0:	e3822002 	orr	r2, r2, #2
400058b4:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
400058b8:	e5932008 	ldr	r2, [r3, #8]
400058bc:	e3c2201f 	bic	r2, r2, #31
400058c0:	e3822001 	orr	r2, r2, #1
400058c4:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
400058c8:	e5912044 	ldr	r2, [r1, #68]	; 0x44
400058cc:	e3a03000 	mov	r3, #0
400058d0:	e341339d 	movt	r3, #5021	; 0x139d
400058d4:	e3120020 	tst	r2, #32
400058d8:	0afffffa 	beq	400058c8 <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
400058dc:	e3a02020 	mov	r2, #32
400058e0:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
400058e4:	e5932008 	ldr	r2, [r3, #8]
400058e8:	e3c2201f 	bic	r2, r2, #31
400058ec:	e5832008 	str	r2, [r3, #8]
400058f0:	e12fff1e 	bx	lr

400058f4 <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
400058f4:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
400058f8:	e1a0c00d 	mov	ip, sp
400058fc:	e92dd800 	push	{fp, ip, lr, pc}
40005900:	e24cb004 	sub	fp, ip, #4
	if(en)
40005904:	1a000003 	bne	40005918 <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40005908:	e3a01045 	mov	r1, #69	; 0x45
	}
}
4000590c:	e24bd00c 	sub	sp, fp, #12
40005910:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40005914:	eafff397 	b	40002778 <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005918:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
4000591c:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005920:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40005924:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005928:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
4000592c:	e3a00000 	mov	r0, #0
40005930:	e1a02000 	mov	r2, r0
40005934:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005938:	e3cee0ff 	bic	lr, lr, #255	; 0xff
4000593c:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40005940:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
40005944:	e593e004 	ldr	lr, [r3, #4]
40005948:	e3cee00f 	bic	lr, lr, #15
4000594c:	e38ee004 	orr	lr, lr, #4
40005950:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
40005954:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
40005958:	e593c044 	ldr	ip, [r3, #68]	; 0x44
4000595c:	e38cc001 	orr	ip, ip, #1
40005960:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
40005964:	e593c008 	ldr	ip, [r3, #8]
40005968:	e3ccc01f 	bic	ip, ip, #31
4000596c:	e38cc00a 	orr	ip, ip, #10
40005970:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
40005974:	e593c008 	ldr	ip, [r3, #8]
40005978:	e3ccc01f 	bic	ip, ip, #31
4000597c:	e38cc009 	orr	ip, ip, #9
40005980:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
40005984:	ebfff38e 	bl	400027c4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
40005988:	e3a00000 	mov	r0, #0
4000598c:	e3a01045 	mov	r1, #69	; 0x45
40005990:	ebfff365 	bl	4000272c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
40005994:	e3a00000 	mov	r0, #0
40005998:	e3a01045 	mov	r1, #69	; 0x45
4000599c:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
400059a0:	e24bd00c 	sub	sp, fp, #12
400059a4:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
400059a8:	eafff3a6 	b	40002848 <GIC_Set_Processor_Target>
400059ac:	00000000 	andeq	r0, r0, r0

400059b0 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400059b0:	e1a00200 	lsl	r0, r0, #4
400059b4:	eddf3b2f 	vldr	d19, [pc, #188]	; 40005a78 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400059b8:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400059bc:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400059c0:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
400059c4:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400059c8:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
400059cc:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400059d0:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
400059d4:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400059d8:	eef82be6 	vcvt.f64.s32	d18, s13
400059dc:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400059e0:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
400059e4:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
400059e8:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
400059ec:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
400059f0:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400059f4:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400059f8:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
400059fc:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40005a00:	e5925250 	ldr	r5, [r2, #592]	; 0x250
40005a04:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005a08:	e3855060 	orr	r5, r5, #96	; 0x60
40005a0c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40005a10:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
40005a14:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005a18:	e3855070 	orr	r5, r5, #112	; 0x70
40005a1c:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40005a20:	e59c2000 	ldr	r2, [ip]
40005a24:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40005a28:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40005a2c:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005a30:	ee377b61 	vsub.f64	d7, d7, d17
40005a34:	eefc6bc7 	vcvt.u32.f64	s13, d7
40005a38:	edcd6a01 	vstr	s13, [sp, #4]
40005a3c:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40005a40:	e59d2004 	ldr	r2, [sp, #4]
40005a44:	ee062a90 	vmov	s13, r2
40005a48:	eef81b66 	vcvt.f64.u32	d17, s13
40005a4c:	ee377b61 	vsub.f64	d7, d7, d17
40005a50:	ee277b20 	vmul.f64	d7, d7, d16
40005a54:	eebc7bc7 	vcvt.u32.f64	s14, d7
40005a58:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40005a5c:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40005a60:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
40005a64:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
40005a68:	e583100c 	str	r1, [r3, #12]
}
40005a6c:	e28dd008 	add	sp, sp, #8
40005a70:	e8bd0030 	pop	{r4, r5}
40005a74:	e12fff1e 	bx	lr
40005a78:	00000000 	andeq	r0, r0, r0
40005a7c:	4197d784 	orrsmi	sp, r7, r4, lsl #15

40005a80 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005a80:	e350000a 	cmp	r0, #10
40005a84:	0a000008 	beq	40005aac <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005a88:	e3a01000 	mov	r1, #0
40005a8c:	e3411381 	movt	r1, #4993	; 0x1381
40005a90:	e5912010 	ldr	r2, [r1, #16]
40005a94:	e3a03000 	mov	r3, #0
40005a98:	e3413381 	movt	r3, #4993	; 0x1381
40005a9c:	e3120002 	tst	r2, #2
40005aa0:	0afffffa 	beq	40005a90 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
40005aa4:	e5830020 	str	r0, [r3, #32]
40005aa8:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005aac:	e3a01000 	mov	r1, #0
40005ab0:	e3411381 	movt	r1, #4993	; 0x1381
40005ab4:	e5912010 	ldr	r2, [r1, #16]
40005ab8:	e3a03000 	mov	r3, #0
40005abc:	e3413381 	movt	r3, #4993	; 0x1381
40005ac0:	e3120002 	tst	r2, #2
40005ac4:	0afffffa 	beq	40005ab4 <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40005ac8:	e3a0200d 	mov	r2, #13
40005acc:	e5832020 	str	r2, [r3, #32]
40005ad0:	eaffffec 	b	40005a88 <Uart1_Send_Byte+0x8>

40005ad4 <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005ad4:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40005ad8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
40005adc:	e35c0000 	cmp	ip, #0
40005ae0:	0a00000d 	beq	40005b1c <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005ae4:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40005ae8:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005aec:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005af0:	e35c000a 	cmp	ip, #10
40005af4:	0a00000a 	beq	40005b24 <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005af8:	e5912010 	ldr	r2, [r1, #16]
40005afc:	e3a03000 	mov	r3, #0
40005b00:	e3413381 	movt	r3, #4993	; 0x1381
40005b04:	e3120002 	tst	r2, #2
40005b08:	0afffffa 	beq	40005af8 <Uart1_Send_String+0x24>
	rUTXH1 = data;
40005b0c:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005b10:	e5f0c001 	ldrb	ip, [r0, #1]!
40005b14:	e35c0000 	cmp	ip, #0
40005b18:	1afffff4 	bne	40005af0 <Uart1_Send_String+0x1c>
}
40005b1c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005b20:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005b24:	e5912010 	ldr	r2, [r1, #16]
40005b28:	e3a03000 	mov	r3, #0
40005b2c:	e3413381 	movt	r3, #4993	; 0x1381
40005b30:	e3120002 	tst	r2, #2
40005b34:	0afffffa 	beq	40005b24 <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40005b38:	e5834020 	str	r4, [r3, #32]
40005b3c:	eaffffed 	b	40005af8 <Uart1_Send_String+0x24>

40005b40 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40005b40:	e1a0c00d 	mov	ip, sp
40005b44:	e92d000f 	push	{r0, r1, r2, r3}
40005b48:	e92dd810 	push	{r4, fp, ip, lr, pc}
40005b4c:	e24cb014 	sub	fp, ip, #20
40005b50:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
40005b54:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
40005b58:	e1a02003 	mov	r2, r3
40005b5c:	e24b0f45 	sub	r0, fp, #276	; 0x114
40005b60:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
40005b64:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
40005b68:	eb000557 	bl	400070cc <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005b6c:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
40005b70:	e3500000 	cmp	r0, #0
40005b74:	0a00000e 	beq	40005bb4 <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005b78:	e3a01000 	mov	r1, #0
40005b7c:	e24bcf45 	sub	ip, fp, #276	; 0x114
40005b80:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
40005b84:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005b88:	e350000a 	cmp	r0, #10
40005b8c:	0a00000a 	beq	40005bbc <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005b90:	e5912010 	ldr	r2, [r1, #16]
40005b94:	e3a03000 	mov	r3, #0
40005b98:	e3413381 	movt	r3, #4993	; 0x1381
40005b9c:	e3120002 	tst	r2, #2
40005ba0:	0afffffa 	beq	40005b90 <Uart1_Printf+0x50>
	rUTXH1 = data;
40005ba4:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005ba8:	e5fc0001 	ldrb	r0, [ip, #1]!
40005bac:	e3500000 	cmp	r0, #0
40005bb0:	1afffff4 	bne	40005b88 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
40005bb4:	e24bd010 	sub	sp, fp, #16
40005bb8:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005bbc:	e5912010 	ldr	r2, [r1, #16]
40005bc0:	e3a03000 	mov	r3, #0
40005bc4:	e3413381 	movt	r3, #4993	; 0x1381
40005bc8:	e3120002 	tst	r2, #2
40005bcc:	0afffffa 	beq	40005bbc <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40005bd0:	e5834020 	str	r4, [r3, #32]
40005bd4:	eaffffed 	b	40005b90 <Uart1_Printf+0x50>

40005bd8 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005bd8:	e3a01000 	mov	r1, #0
40005bdc:	e3411381 	movt	r1, #4993	; 0x1381
40005be0:	e5912010 	ldr	r2, [r1, #16]
40005be4:	e3a03000 	mov	r3, #0
40005be8:	e3413381 	movt	r3, #4993	; 0x1381
40005bec:	e3120001 	tst	r2, #1
40005bf0:	0afffffa 	beq	40005be0 <Uart1_Get_Char+0x8>
	return rURXH1;
40005bf4:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40005bf8:	e6ef0070 	uxtb	r0, r0
40005bfc:	e12fff1e 	bx	lr

40005c00 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40005c00:	e3a03000 	mov	r3, #0
40005c04:	e3413381 	movt	r3, #4993	; 0x1381
40005c08:	e5930010 	ldr	r0, [r3, #16]
40005c0c:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40005c10:	15930024 	ldrne	r0, [r3, #36]	; 0x24
40005c14:	16ef0070 	uxtbne	r0, r0
}
40005c18:	e12fff1e 	bx	lr

40005c1c <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005c1c:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40005c20:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005c24:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005c28:	e3a04000 	mov	r4, #0
40005c2c:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005c30:	e24cb004 	sub	fp, ip, #4
40005c34:	e1a06000 	mov	r6, r0
40005c38:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005c3c:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40005c40:	e3a00000 	mov	r0, #0
40005c44:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005c48:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005c4c:	e18cc003 	orr	ip, ip, r3
40005c50:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
40005c54:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
40005c58:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
40005c5c:	ebfff31c 	bl	400028d4 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005c60:	e5942038 	ldr	r2, [r4, #56]	; 0x38
40005c64:	e3550000 	cmp	r5, #0
40005c68:	13a03008 	movne	r3, #8
40005c6c:	03a0300c 	moveq	r3, #12
40005c70:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
40005c74:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005c78:	e3c2200f 	bic	r2, r2, #15
40005c7c:	03a07002 	moveq	r7, #2
40005c80:	13a07000 	movne	r7, #0
40005c84:	e3560000 	cmp	r6, #0
40005c88:	11a06002 	movne	r6, r2
40005c8c:	03826001 	orreq	r6, r2, #1
40005c90:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
40005c94:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005c98:	e1867007 	orr	r7, r6, r7
40005c9c:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
40005ca0:	1a000003 	bne	40005cb4 <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005ca4:	e3a01055 	mov	r1, #85	; 0x55
	}
}
40005ca8:	e24bd01c 	sub	sp, fp, #28
40005cac:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005cb0:	eafff2b0 	b	40002778 <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
40005cb4:	e3a00000 	mov	r0, #0
40005cb8:	e3a01055 	mov	r1, #85	; 0x55
40005cbc:	e1a02000 	mov	r2, r0
40005cc0:	ebfff2bf 	bl	400027c4 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
40005cc4:	e3a00000 	mov	r0, #0
40005cc8:	e3a01055 	mov	r1, #85	; 0x55
40005ccc:	ebfff296 	bl	4000272c <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40005cd0:	e3a00000 	mov	r0, #0
40005cd4:	e3a01055 	mov	r1, #85	; 0x55
40005cd8:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
40005cdc:	e24bd01c 	sub	sp, fp, #28
40005ce0:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
40005ce4:	eafff2d7 	b	40002848 <GIC_Set_Processor_Target>

40005ce8 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005ce8:	e1a0c00d 	mov	ip, sp
40005cec:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005cf0:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005cf4:	e24cb004 	sub	fp, ip, #4
40005cf8:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005cfc:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005d00:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005d04:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005d08:	e5942010 	ldr	r2, [r4, #16]
40005d0c:	e3a03000 	mov	r3, #0
40005d10:	e3413381 	movt	r3, #4993	; 0x1381
40005d14:	e3120001 	tst	r2, #1
40005d18:	0afffffa 	beq	40005d08 <Uart1_GetString+0x20>
	return rURXH1;
40005d1c:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005d20:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005d24:	e351000d 	cmp	r1, #13
40005d28:	0a00001a 	beq	40005d98 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
40005d2c:	e3510008 	cmp	r1, #8
40005d30:	0a000011 	beq	40005d7c <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005d34:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005d38:	e5c51000 	strb	r1, [r5]
40005d3c:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005d40:	0a000006 	beq	40005d60 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005d44:	e5942010 	ldr	r2, [r4, #16]
40005d48:	e3a03000 	mov	r3, #0
40005d4c:	e3413381 	movt	r3, #4993	; 0x1381
40005d50:	e3120002 	tst	r2, #2
40005d54:	0afffffa 	beq	40005d44 <Uart1_GetString+0x5c>
	rUTXH1 = data;
40005d58:	e5831020 	str	r1, [r3, #32]
40005d5c:	eaffffe9 	b	40005d08 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005d60:	e5942010 	ldr	r2, [r4, #16]
40005d64:	e3a03000 	mov	r3, #0
40005d68:	e3413381 	movt	r3, #4993	; 0x1381
40005d6c:	e3120002 	tst	r2, #2
40005d70:	0afffffa 	beq	40005d60 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
40005d74:	e5837020 	str	r7, [r3, #32]
40005d78:	eafffff1 	b	40005d44 <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
40005d7c:	e1560005 	cmp	r6, r5
40005d80:	aaffffe0 	bge	40005d08 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
40005d84:	e30707a4 	movw	r0, #30628	; 0x77a4
                string--;
40005d88:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
40005d8c:	e3440001 	movt	r0, #16385	; 0x4001
40005d90:	ebffff6a 	bl	40005b40 <Uart1_Printf>
40005d94:	eaffffdb 	b	40005d08 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
40005d98:	e3a02000 	mov	r2, #0
40005d9c:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005da0:	e5931010 	ldr	r1, [r3, #16]
40005da4:	e3a02000 	mov	r2, #0
40005da8:	e3412381 	movt	r2, #4993	; 0x1381
40005dac:	e3110002 	tst	r1, #2
40005db0:	0afffffa 	beq	40005da0 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005db4:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005db8:	e3a0300d 	mov	r3, #13
40005dbc:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005dc0:	e5912010 	ldr	r2, [r1, #16]
40005dc4:	e3a03000 	mov	r3, #0
40005dc8:	e3413381 	movt	r3, #4993	; 0x1381
40005dcc:	e3120002 	tst	r2, #2
40005dd0:	0afffffa 	beq	40005dc0 <Uart1_GetString+0xd8>
	rUTXH1 = data;
40005dd4:	e3a0200a 	mov	r2, #10
40005dd8:	e5832020 	str	r2, [r3, #32]
40005ddc:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40005de0 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40005de0:	e1a0c00d 	mov	ip, sp
40005de4:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40005de8:	e24cb004 	sub	fp, ip, #4
40005dec:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40005df0:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005df4:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40005df8:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005dfc:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005e00:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005e04:	e5942010 	ldr	r2, [r4, #16]
40005e08:	e3a03000 	mov	r3, #0
40005e0c:	e3413381 	movt	r3, #4993	; 0x1381
40005e10:	e3120001 	tst	r2, #1
40005e14:	0afffffa 	beq	40005e04 <Uart1_GetIntNum+0x24>
	return rURXH1;
40005e18:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005e1c:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005e20:	e351000d 	cmp	r1, #13
40005e24:	0a00001a 	beq	40005e94 <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40005e28:	e3510008 	cmp	r1, #8
40005e2c:	0a000011 	beq	40005e78 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005e30:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005e34:	e5c51000 	strb	r1, [r5]
40005e38:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005e3c:	0a000006 	beq	40005e5c <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005e40:	e5942010 	ldr	r2, [r4, #16]
40005e44:	e3a03000 	mov	r3, #0
40005e48:	e3413381 	movt	r3, #4993	; 0x1381
40005e4c:	e3120002 	tst	r2, #2
40005e50:	0afffffa 	beq	40005e40 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
40005e54:	e5831020 	str	r1, [r3, #32]
40005e58:	eaffffe9 	b	40005e04 <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005e5c:	e5942010 	ldr	r2, [r4, #16]
40005e60:	e3a03000 	mov	r3, #0
40005e64:	e3413381 	movt	r3, #4993	; 0x1381
40005e68:	e3120002 	tst	r2, #2
40005e6c:	0afffffa 	beq	40005e5c <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
40005e70:	e5837020 	str	r7, [r3, #32]
40005e74:	eafffff1 	b	40005e40 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
40005e78:	e1550006 	cmp	r5, r6
40005e7c:	daffffe0 	ble	40005e04 <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
40005e80:	e30707a4 	movw	r0, #30628	; 0x77a4
                string--;
40005e84:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
40005e88:	e3440001 	movt	r0, #16385	; 0x4001
40005e8c:	ebffff2b 	bl	40005b40 <Uart1_Printf>
40005e90:	eaffffdb 	b	40005e04 <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
40005e94:	e3a02000 	mov	r2, #0
40005e98:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005e9c:	e5931010 	ldr	r1, [r3, #16]
40005ea0:	e3a02000 	mov	r2, #0
40005ea4:	e3412381 	movt	r2, #4993	; 0x1381
40005ea8:	e3110002 	tst	r1, #2
40005eac:	0afffffa 	beq	40005e9c <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005eb0:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005eb4:	e3a0300d 	mov	r3, #13
40005eb8:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005ebc:	e5912010 	ldr	r2, [r1, #16]
40005ec0:	e3a03000 	mov	r3, #0
40005ec4:	e3413381 	movt	r3, #4993	; 0x1381
40005ec8:	e3120002 	tst	r2, #2
40005ecc:	0afffffa 	beq	40005ebc <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40005ed0:	e3a0200a 	mov	r2, #10
40005ed4:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40005ed8:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
40005edc:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40005ee0:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
40005ee4:	03a04001 	moveq	r4, #1
        string++;
40005ee8:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
40005eec:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005ef0:	e3530030 	cmp	r3, #48	; 0x30
40005ef4:	0a00002f 	beq	40005fb8 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40005ef8:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40005efc:	e1a00006 	mov	r0, r6
40005f00:	eb0003c7 	bl	40006e24 <strlen>
40005f04:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40005f08:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40005f0c:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40005f10:	ba00002f 	blt	40005fd4 <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
40005f14:	e7d63000 	ldrb	r3, [r6, r0]
40005f18:	e20330df 	and	r3, r3, #223	; 0xdf
40005f1c:	e3530048 	cmp	r3, #72	; 0x48
40005f20:	1a00001c 	bne	40005f98 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
40005f24:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005f28:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005f2c:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005f30:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005f34:	0a000012 	beq	40005f84 <Uart1_GetIntNum+0x1a4>
40005f38:	e3072af0 	movw	r2, #31472	; 0x7af0
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005f3c:	e3a03000 	mov	r3, #0
40005f40:	e3442001 	movt	r2, #16385	; 0x4001
40005f44:	e1a0c003 	mov	ip, r3
40005f48:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40005f4c:	e7d62003 	ldrb	r2, [r6, r3]
40005f50:	e0871002 	add	r1, r7, r2
40005f54:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40005f58:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40005f5c:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40005f60:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40005f64:	0a000003 	beq	40005f78 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
40005f68:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
40005f6c:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
40005f70:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
40005f74:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005f78:	e2833001 	add	r3, r3, #1
40005f7c:	e1550003 	cmp	r5, r3
40005f80:	aafffff1 	bge	40005f4c <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
40005f84:	e3540000 	cmp	r4, #0
40005f88:	126c0000 	rsbne	r0, ip, #0
40005f8c:	01a0000c 	moveq	r0, ip
    }
    return result;
}
40005f90:	e24bd01c 	sub	sp, fp, #28
40005f94:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
40005f98:	e357000a 	cmp	r7, #10
40005f9c:	1affffe5 	bne	40005f38 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
40005fa0:	e1a00006 	mov	r0, r6
40005fa4:	eb0001a4 	bl	4000663c <atoi>
        result = minus ? (-1*result):result;
40005fa8:	e3540000 	cmp	r4, #0
40005fac:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
40005fb0:	e24bd01c 	sub	sp, fp, #28
40005fb4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005fb8:	e5d63001 	ldrb	r3, [r6, #1]
40005fbc:	e20330df 	and	r3, r3, #223	; 0xdf
40005fc0:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
40005fc4:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005fc8:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005fcc:	0affffca 	beq	40005efc <Uart1_GetIntNum+0x11c>
40005fd0:	eaffffc8 	b	40005ef8 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
40005fd4:	e3e00000 	mvn	r0, #0
40005fd8:	eaffffec 	b	40005f90 <Uart1_GetIntNum+0x1b0>
40005fdc:	e320f000 	nop	{0}

40005fe0 <Run_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Run_App
Run_App:

	push	{r4, lr}
40005fe0:	e92d4010 	push	{r4, lr}
	mrs		r4, cpsr
40005fe4:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40005fe8:	f102001f 	cps	#31
	mov 	sp, r1
40005fec:	e1a0d001 	mov	sp, r1
	blx		r0
40005ff0:	e12fff30 	blx	r0
	msr		cpsr_cxsf, r4
40005ff4:	e12ff004 	msr	CPSR_fsxc, r4
	pop		{r4, pc}
40005ff8:	e8bd8010 	pop	{r4, pc}

40005ffc <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
40005ffc:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40006000:	f102001f 	cps	#31
	mov 	r0, sp
40006004:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40006008:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
4000600c:	e12fff1e 	bx	lr

40006010 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40006010:	e59f00d8 	ldr	r0, [pc, #216]	; 400060f0 <Set_ASID+0x14>
	bx 		lr
40006014:	e12fff1e 	bx	lr

40006018 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40006018:	e59f00d4 	ldr	r0, [pc, #212]	; 400060f4 <Set_ASID+0x18>
	bx 		lr
4000601c:	e12fff1e 	bx	lr

40006020 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40006020:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
40006024:	e12fff1e 	bx	lr

40006028 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40006028:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
4000602c:	e12fff1e 	bx	lr

40006030 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40006030:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
40006034:	e12fff1e 	bx	lr

40006038 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40006038:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
4000603c:	e12fff1e 	bx	lr

40006040 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40006040:	e1a0000d 	mov	r0, sp
	bx 		lr
40006044:	e12fff1e 	bx	lr

40006048 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
40006048:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
4000604c:	e12fff1e 	bx	lr

40006050 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40006050:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
40006054:	e12fff1e 	bx	lr

40006058 <Get_CPSR>:
@ unsigned int Get_CPSR(void);
@ CPSR 값을 리턴
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_CPSR
Get_CPSR:
	mrs		r0, cpsr
40006058:	e10f0000 	mrs	r0, CPSR
	bx 		lr
4000605c:	e12fff1e 	bx	lr

40006060 <Save_Context>:
	.extern Timer0_ISR_context_switch
	.global Save_Context
Save_Context:

	@IRQ mode의  백업
	push	{r0, r14}
40006060:	e92d4001 	push	{r0, lr}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
40006064:	e59fe08c 	ldr	lr, [pc, #140]	; 400060f8 <Set_ASID+0x1c>
	ldr		r14, [r14]
40006068:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
4000606c:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 백업하기
	add		r14, r14, #16
40006070:	e28ee010 	add	lr, lr, #16
	stmia	r14, {r0-r14}^ @user/sys 모드의 register 복원, stmeqia를 안했다
40006074:	e8ce7fff 	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
40006078:	e24ee010 	sub	lr, lr, #16

	mov		r1, r14 //pcb node의 주소를 r1으로 변경, 이제 r1을 마음것 사용해도 됨
4000607c:	e1a0100e 	mov	r1, lr

	@IRQ mode의  복원
	pop		{r0, r14} //이제 r14는 복귀할 주소 가르킴
40006080:	e8bd4001 	pop	{r0, lr}

	@현재까지 실행되던 app에서 다음 실행할 명령어의 주소를 pc에 저장
	sub		r0, r14, #4
40006084:	e24e0004 	sub	r0, lr, #4
	str		r0, [r1, #8]
40006088:	e5810008 	str	r0, [r1, #8]

	@현재까지 실행되던 app의 cpsr 상태 저장하기
	mrs		r0, spsr
4000608c:	e14f0000 	mrs	r0, SPSR
	str		r0, [r1, #12]
40006090:	e581000c 	str	r0, [r1, #12]


	b		Timer0_ISR_context_switch
40006094:	eaffe93e 	b	40000594 <Timer0_ISR_context_switch>

40006098 <Get_Context_And_Switch>:
	.extern ptr_PCB_Current
	.global Get_Context_And_Switch
Get_Context_And_Switch:

	@현재까지 실행되던 app의 pcb 주소 가지고 오기
	ldr		r14, =ptr_PCB_Current
40006098:	e59fe058 	ldr	lr, [pc, #88]	; 400060f8 <Set_ASID+0x1c>
	ldr		r14, [r14]
4000609c:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
400060a0:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 복원
	add		r14, r14, #16
400060a4:	e28ee010 	add	lr, lr, #16
	ldmia	r14, {r0-r14}^ //user,sys 모든 register 저장
400060a8:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
400060ac:	e24ee010 	sub	lr, lr, #16

	@r0를 사용하기 전에 미리 백업
	push	{r0-r1}
400060b0:	e92d0003 	push	{r0, r1}

	@spsr 복원
	add		r0, r14, #12
400060b4:	e28e000c 	add	r0, lr, #12
	ldr		r0, [r0]
400060b8:	e5900000 	ldr	r0, [r0]
	msr		spsr, r0
400060bc:	e169f000 	msr	SPSR_fc, r0

	@r0를 복원
	pop		{r0-r1}
400060c0:	e8bd0003 	pop	{r0, r1}

	@ 다음 실행할 명령를 pc로 전달
	add 	r14, r14, #8
400060c4:	e28ee008 	add	lr, lr, #8
	ldr		r14,[r14]
400060c8:	e59ee000 	ldr	lr, [lr]
	movs	pc, r14
400060cc:	e1b0f00e 	movs	pc, lr

400060d0 <Get_ASID>:
@ unsigned int Get_ASID(void);
@ 현재 process의 ASID 반환
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_ASID
Get_ASID:
	mrc		p15, 0, r0, c13, c0, 1
400060d0:	ee1d0f30 	mrc	15, 0, r0, cr13, cr0, {1}
	and		r0, r0, #0xff
400060d4:	e20000ff 	and	r0, r0, #255	; 0xff
	bx		lr
400060d8:	e12fff1e 	bx	lr

400060dc <Set_ASID>:
@ void Set_ASID(unsigned int);
@ 현재 process의 ASID set
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Set_ASID
Set_ASID:
	mrc		p15, 0, r1, c13, c0, 1
400060dc:	ee1d1f30 	mrc	15, 0, r1, cr13, cr0, {1}
	bic		r1, r1, #0xff
400060e0:	e3c110ff 	bic	r1, r1, #255	; 0xff
	orr		r1, r1, r0
400060e4:	e1811000 	orr	r1, r1, r0
	mcr		p15, 0, r1, c13, c0, 1
400060e8:	ee0d1f30 	mcr	15, 0, r1, cr13, cr0, {1}
	bx		lr
400060ec:	e12fff1e 	bx	lr
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
400060f0:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
400060f4:	43800000 	orrmi	r0, r0, #0

	@IRQ mode의  백업
	push	{r0, r14}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
400060f8:	4001848c 	andmi	r8, r1, ip, lsl #9

400060fc <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
400060fc:	f57ff04f 	dsb	sy
		        smc     #0
40006100:	e1600070 	smc	0
		        isb
40006104:	f57ff06f 	isb	sy
		        bx		lr
40006108:	e12fff1e 	bx	lr

4000610c <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
4000610c:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
40006110:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006114:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006118:	e12fff1e 	bx	lr

4000611c <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
4000611c:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
40006120:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006124:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006128:	e12fff1e 	bx	lr

4000612c <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
4000612c:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
40006130:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006134:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006138:	e12fff1e 	bx	lr

4000613c <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
4000613c:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
40006140:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006144:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006148:	e12fff1e 	bx	lr

4000614c <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
4000614c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
40006150:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40006154:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006158:	e12fff1e 	bx	lr

4000615c <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
4000615c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
40006160:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40006164:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006168:	e12fff1e 	bx	lr

4000616c <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
4000616c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
40006170:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40006174:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40006178:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
4000617c:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40006180:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006184:	e12fff1e 	bx	lr

40006188 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
40006188:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
4000618c:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40006190:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40006194:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
40006198:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
4000619c:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400061a0:	e12fff1e 	bx	lr

400061a4 <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
400061a4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
400061a8:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
400061ac:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400061b0:	e12fff1e 	bx	lr

400061b4 <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
400061b4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
400061b8:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
400061bc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400061c0:	e12fff1e 	bx	lr

400061c4 <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
400061c4:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
400061c8:	e12fff1e 	bx	lr

400061cc <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
400061cc:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
400061d0:	e12fff1e 	bx	lr

400061d4 <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
400061d4:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
400061d8:	e12fff1e 	bx	lr

400061dc <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
400061dc:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
400061e0:	e12fff1e 	bx	lr

400061e4 <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
400061e4:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
400061e8:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400061ec:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400061f0:	e12fff1e 	bx	lr

400061f4 <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
400061f4:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
400061f8:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400061fc:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006200:	e12fff1e 	bx	lr

40006204 <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
40006204:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
40006208:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
4000620c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006210:	e12fff1e 	bx	lr

40006214 <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
40006214:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
40006218:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
4000621c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006220:	e12fff1e 	bx	lr

40006224 <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
40006224:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
40006228:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
4000622c:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
40006230:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
40006234:	e12fff1e 	bx	lr

40006238 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
40006238:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
4000623c:	e12fff1e 	bx	lr

40006240 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
40006240:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
40006244:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
40006248:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
4000624c:	e12fff1e 	bx	lr

40006250 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40006250:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
40006254:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40006258:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000625c:	e12fff1e 	bx	lr

40006260 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40006260:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
40006264:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40006268:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000626c:	e12fff1e 	bx	lr

40006270 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40006270:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
40006274:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40006278:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000627c:	e12fff1e 	bx	lr

40006280 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40006280:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
40006284:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40006288:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000628c:	e12fff1e 	bx	lr

40006290 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40006290:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
40006294:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40006298:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000629c:	e12fff1e 	bx	lr

400062a0 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
400062a0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
400062a4:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
400062a8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400062ac:	e12fff1e 	bx	lr

400062b0 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
400062b0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
400062b4:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
400062b8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400062bc:	e12fff1e 	bx	lr

400062c0 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
400062c0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
400062c4:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
400062c8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400062cc:	e12fff1e 	bx	lr

400062d0 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
400062d0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
400062d4:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
400062d8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400062dc:	e12fff1e 	bx	lr

400062e0 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
400062e0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
400062e4:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
400062e8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400062ec:	e12fff1e 	bx	lr

400062f0 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400062f0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
400062f4:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400062f8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400062fc:	e12fff1e 	bx	lr

40006300 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40006300:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
40006304:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40006308:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000630c:	e12fff1e 	bx	lr

40006310 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
40006310:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
40006314:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
40006318:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
4000631c:	e12fff1e 	bx	lr

40006320 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
40006320:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
40006324:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
40006328:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
4000632c:	e12fff1e 	bx	lr

40006330 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
40006330:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                isb
40006334:	f57ff06f 	isb	sy
                BX     lr
40006338:	e12fff1e 	bx	lr

4000633c <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
4000633c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
40006340:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
40006344:	e12fff1e 	bx	lr

40006348 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40006348:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
4000634c:	e12fff1e 	bx	lr

40006350 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40006350:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
40006354:	e12fff1e 	bx	lr

40006358 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40006358:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
4000635c:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40006360:	e12fff1e 	bx	lr

40006364 <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40006364:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40006368:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
4000636c:	f57ff04f 	dsb	sy
                BX     lr
40006370:	e12fff1e 	bx	lr

40006374 <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40006374:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40006378:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
4000637c:	f57ff04f 	dsb	sy
                BX     lr
40006380:	e12fff1e 	bx	lr

40006384 <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40006384:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40006388:	f57ff04f 	dsb	sy
                BX     lr
4000638c:	e12fff1e 	bx	lr

40006390 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40006390:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40006394:	f57ff04f 	dsb	sy
                BX     lr
40006398:	e12fff1e 	bx	lr

4000639c <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
4000639c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
400063a0:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
400063a4:	f57ff04f 	dsb	sy
                BX     lr
400063a8:	e12fff1e 	bx	lr

400063ac <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
400063ac:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
400063b0:	f57ff04f 	dsb	sy
                BX     lr
400063b4:	e12fff1e 	bx	lr

400063b8 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
400063b8:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
400063bc:	f57ff04f 	dsb	sy
                BX     lr
400063c0:	e12fff1e 	bx	lr

400063c4 <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
400063c4:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
400063c8:	e12fff1e 	bx	lr

400063cc <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
400063cc:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
400063d0:	e12fff1e 	bx	lr

400063d4 <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
400063d4:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
400063d8:	f57ff04f 	dsb	sy
                BX     lr
400063dc:	e12fff1e 	bx	lr

400063e0 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
400063e0:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
400063e4:	f57ff04f 	dsb	sy
                BX     lr
400063e8:	e12fff1e 	bx	lr

400063ec <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
400063ec:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
400063f0:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
400063f4:	e12fff1e 	bx	lr

400063f8 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
400063f8:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
400063fc:	e12fff1e 	bx	lr

40006400 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
40006400:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
40006404:	e12fff1e 	bx	lr

40006408 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
40006408:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
4000640c:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
40006410:	e12fff1e 	bx	lr

40006414 <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
40006414:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
40006418:	e12fff1e 	bx	lr

4000641c <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
4000641c:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
40006420:	e12fff1e 	bx	lr

40006424 <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
40006424:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
40006428:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
4000642c:	e12fff1e 	bx	lr

40006430 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
40006430:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
40006434:	e12fff1e 	bx	lr

40006438 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
40006438:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
4000643c:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
40006440:	e12fff1e 	bx	lr

40006444 <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
40006444:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40006448:	e12fff1e 	bx	lr

4000644c <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
4000644c:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40006450:	e12fff1e 	bx	lr

40006454 <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006454:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006458:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
4000645c:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006460:	e12fff1e 	bx	lr

40006464 <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006464:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006468:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
4000646c:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006470:	e12fff1e 	bx	lr

40006474 <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40006474:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40006478:	e12fff1e 	bx	lr

4000647c <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
4000647c:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40006480:	e12fff1e 	bx	lr

40006484 <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40006484:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40006488:	e12fff1e 	bx	lr

4000648c <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
4000648c:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40006490:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40006494:	e12fff1e 	bx	lr

40006498 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006498:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
4000649c:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
400064a0:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
400064a4:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
400064a8:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
400064ac:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
400064b0:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
400064b4:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
400064b8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
400064bc:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400064c0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
400064c4:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
400064c8:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
400064cc:	e3500003 	cmp	r0, #3
                BNE     1b
400064d0:	1afffffc 	bne	400064c8 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400064d4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
400064d8:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
400064dc:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
400064e0:	e3500000 	cmp	r0, #0
                BNE     2b
400064e4:	1afffffc 	bne	400064dc <CoCopyToL2Cache+0x44>

                BX     lr
400064e8:	e12fff1e 	bx	lr

400064ec <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
400064ec:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
400064f0:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
400064f4:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
400064f8:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
400064fc:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40006500:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40006504:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40006508:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
4000650c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006510:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006514:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40006518:	e3500003 	cmp	r0, #3
                BNE     1b
4000651c:	1afffffc 	bne	40006514 <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006520:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40006524:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006528:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
4000652c:	e3500000 	cmp	r0, #0
                BNE     2b
40006530:	1afffffc 	bne	40006528 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
40006534:	e12fff1e 	bx	lr

40006538 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006538:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
4000653c:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40006540:	e12fff1e 	bx	lr

40006544 <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40006544:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40006548:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
4000654c:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40006550:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40006554:	e12fff1e 	bx	lr

40006558 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40006558:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
4000655c:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40006560:	e12fff1e 	bx	lr

40006564 <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40006564:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40006568:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
4000656c:	e12fff1e 	bx	lr

40006570 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40006570:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40006574:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40006578:	e12fff1e 	bx	lr

4000657c <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
4000657c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40006580:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40006584:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40006588:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
4000658c:	0a00001b 	beq	40006600 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40006590:	e3a0a000 	mov	sl, #0

40006594 <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40006594:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40006598:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
4000659c:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
400065a0:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
400065a4:	ba000012 	blt	400065f4 <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
400065a8:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
400065ac:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
400065b0:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
400065b4:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
400065b8:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
400065bc:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
400065c0:	e59f403c 	ldr	r4, [pc, #60]	; 40006604 <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
400065c4:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
400065c8:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
400065cc:	e59f7034 	ldr	r7, [pc, #52]	; 40006608 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
400065d0:	e01776a1 	ands	r7, r7, r1, lsr #13

400065d4 <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
400065d4:	e1a09004 	mov	r9, r4

400065d8 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
400065d8:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
400065dc:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
400065e0:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
400065e4:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
400065e8:	aafffffa 	bge	400065d8 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
400065ec:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
400065f0:	aafffff7 	bge	400065d4 <Loop2>

400065f4 <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
400065f4:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
400065f8:	e153000a 	cmp	r3, sl
                BGT     Loop1
400065fc:	caffffe4 	bgt	40006594 <Loop1>

40006600 <Finished>:
Finished:
                POP     {r4-r10,pc}
40006600:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
40006604:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
40006608:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

4000660c <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
4000660c:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
40006610:	e12fff1e 	bx	lr

40006614 <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
40006614:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40006618:	e12fff1e 	bx	lr

4000661c <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
4000661c:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40006620:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
40006624:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40006628:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
4000662c:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40006630:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
40006634:	0afffffc 	beq	4000662c <CoSetMpll+0x10>
                BX     lr
40006638:	e12fff1e 	bx	lr

4000663c <atoi>:
4000663c:	e92d4008 	push	{r3, lr}
40006640:	e3a01000 	mov	r1, #0
40006644:	e3a0200a 	mov	r2, #10
40006648:	eb000281 	bl	40007054 <strtol>
4000664c:	e8bd4008 	pop	{r3, lr}
40006650:	e12fff1e 	bx	lr

40006654 <_atoi_r>:
40006654:	e92d4008 	push	{r3, lr}
40006658:	e3a02000 	mov	r2, #0
4000665c:	e3a0300a 	mov	r3, #10
40006660:	eb000207 	bl	40006e84 <_strtol_r>
40006664:	e8bd4008 	pop	{r3, lr}
40006668:	e12fff1e 	bx	lr

4000666c <malloc>:
4000666c:	e92d4008 	push	{r3, lr}
40006670:	e59f3010 	ldr	r3, [pc, #16]	; 40006688 <malloc+0x1c>
40006674:	e1a01000 	mov	r1, r0
40006678:	e5930000 	ldr	r0, [r3]
4000667c:	eb00000a 	bl	400066ac <_malloc_r>
40006680:	e8bd4008 	pop	{r3, lr}
40006684:	e12fff1e 	bx	lr
40006688:	40017f08 	andmi	r7, r1, r8, lsl #30

4000668c <free>:
4000668c:	e92d4008 	push	{r3, lr}
40006690:	e59f3010 	ldr	r3, [pc, #16]	; 400066a8 <free+0x1c>
40006694:	e1a01000 	mov	r1, r0
40006698:	e5930000 	ldr	r0, [r3]
4000669c:	eb0002d4 	bl	400071f4 <_free_r>
400066a0:	e8bd4008 	pop	{r3, lr}
400066a4:	e12fff1e 	bx	lr
400066a8:	40017f08 	andmi	r7, r1, r8, lsl #30

400066ac <_malloc_r>:
400066ac:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400066b0:	e281500b 	add	r5, r1, #11
400066b4:	e3550016 	cmp	r5, #22
400066b8:	83c55007 	bichi	r5, r5, #7
400066bc:	81a03fa5 	lsrhi	r3, r5, #31
400066c0:	93a03000 	movls	r3, #0
400066c4:	93a05010 	movls	r5, #16
400066c8:	e1550001 	cmp	r5, r1
400066cc:	21a01003 	movcs	r1, r3
400066d0:	33831001 	orrcc	r1, r3, #1
400066d4:	e3510000 	cmp	r1, #0
400066d8:	13a0300c 	movne	r3, #12
400066dc:	e24dd00c 	sub	sp, sp, #12
400066e0:	e1a06000 	mov	r6, r0
400066e4:	15803000 	strne	r3, [r0]
400066e8:	13a04000 	movne	r4, #0
400066ec:	1a000015 	bne	40006748 <_malloc_r+0x9c>
400066f0:	eb0001b8 	bl	40006dd8 <__malloc_lock>
400066f4:	e3550f7e 	cmp	r5, #504	; 0x1f8
400066f8:	2a000016 	bcs	40006758 <_malloc_r+0xac>
400066fc:	e59f76c8 	ldr	r7, [pc, #1736]	; 40006dcc <_malloc_r+0x720>
40006700:	e1a0e1a5 	lsr	lr, r5, #3
40006704:	e087318e 	add	r3, r7, lr, lsl #3
40006708:	e593400c 	ldr	r4, [r3, #12]
4000670c:	e1540003 	cmp	r4, r3
40006710:	0a000145 	beq	40006c2c <_malloc_r+0x580>
40006714:	e5943004 	ldr	r3, [r4, #4]
40006718:	e3c33003 	bic	r3, r3, #3
4000671c:	e0843003 	add	r3, r4, r3
40006720:	e593c004 	ldr	ip, [r3, #4]
40006724:	e2841008 	add	r1, r4, #8
40006728:	e8910006 	ldm	r1, {r1, r2}
4000672c:	e38cc001 	orr	ip, ip, #1
40006730:	e581200c 	str	r2, [r1, #12]
40006734:	e1a00006 	mov	r0, r6
40006738:	e5821008 	str	r1, [r2, #8]
4000673c:	e583c004 	str	ip, [r3, #4]
40006740:	eb0001a5 	bl	40006ddc <__malloc_unlock>
40006744:	e2844008 	add	r4, r4, #8
40006748:	e1a00004 	mov	r0, r4
4000674c:	e28dd00c 	add	sp, sp, #12
40006750:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006754:	e12fff1e 	bx	lr
40006758:	e1b0e4a5 	lsrs	lr, r5, #9
4000675c:	03a0107e 	moveq	r1, #126	; 0x7e
40006760:	03a0e03f 	moveq	lr, #63	; 0x3f
40006764:	1a000061 	bne	400068f0 <_malloc_r+0x244>
40006768:	e59f765c 	ldr	r7, [pc, #1628]	; 40006dcc <_malloc_r+0x720>
4000676c:	e0871101 	add	r1, r7, r1, lsl #2
40006770:	e591400c 	ldr	r4, [r1, #12]
40006774:	e1510004 	cmp	r1, r4
40006778:	1a000005 	bne	40006794 <_malloc_r+0xe8>
4000677c:	ea00000a 	b	400067ac <_malloc_r+0x100>
40006780:	e3530000 	cmp	r3, #0
40006784:	aa0000de 	bge	40006b04 <_malloc_r+0x458>
40006788:	e594400c 	ldr	r4, [r4, #12]
4000678c:	e1510004 	cmp	r1, r4
40006790:	0a000005 	beq	400067ac <_malloc_r+0x100>
40006794:	e5942004 	ldr	r2, [r4, #4]
40006798:	e3c22003 	bic	r2, r2, #3
4000679c:	e0653002 	rsb	r3, r5, r2
400067a0:	e353000f 	cmp	r3, #15
400067a4:	dafffff5 	ble	40006780 <_malloc_r+0xd4>
400067a8:	e24ee001 	sub	lr, lr, #1
400067ac:	e28ee001 	add	lr, lr, #1
400067b0:	e59f3614 	ldr	r3, [pc, #1556]	; 40006dcc <_malloc_r+0x720>
400067b4:	e5974010 	ldr	r4, [r7, #16]
400067b8:	e2838008 	add	r8, r3, #8
400067bc:	e1540008 	cmp	r4, r8
400067c0:	05931004 	ldreq	r1, [r3, #4]
400067c4:	0a000016 	beq	40006824 <_malloc_r+0x178>
400067c8:	e5942004 	ldr	r2, [r4, #4]
400067cc:	e3c22003 	bic	r2, r2, #3
400067d0:	e0651002 	rsb	r1, r5, r2
400067d4:	e351000f 	cmp	r1, #15
400067d8:	ca000101 	bgt	40006be4 <_malloc_r+0x538>
400067dc:	e3510000 	cmp	r1, #0
400067e0:	e5838014 	str	r8, [r3, #20]
400067e4:	e5838010 	str	r8, [r3, #16]
400067e8:	aa000046 	bge	40006908 <_malloc_r+0x25c>
400067ec:	e3520c02 	cmp	r2, #512	; 0x200
400067f0:	2a0000dc 	bcs	40006b68 <_malloc_r+0x4bc>
400067f4:	e5930004 	ldr	r0, [r3, #4]
400067f8:	e1a021a2 	lsr	r2, r2, #3
400067fc:	e1a01142 	asr	r1, r2, #2
40006800:	e3a0c001 	mov	ip, #1
40006804:	e180111c 	orr	r1, r0, ip, lsl r1
40006808:	e0832182 	add	r2, r3, r2, lsl #3
4000680c:	e5920008 	ldr	r0, [r2, #8]
40006810:	e5831004 	str	r1, [r3, #4]
40006814:	e5840008 	str	r0, [r4, #8]
40006818:	e584200c 	str	r2, [r4, #12]
4000681c:	e5824008 	str	r4, [r2, #8]
40006820:	e580400c 	str	r4, [r0, #12]
40006824:	e1a0314e 	asr	r3, lr, #2
40006828:	e3a00001 	mov	r0, #1
4000682c:	e1a00310 	lsl	r0, r0, r3
40006830:	e1500001 	cmp	r0, r1
40006834:	8a00003e 	bhi	40006934 <_malloc_r+0x288>
40006838:	e1110000 	tst	r1, r0
4000683c:	1a000008 	bne	40006864 <_malloc_r+0x1b8>
40006840:	e1a00080 	lsl	r0, r0, #1
40006844:	e3cee003 	bic	lr, lr, #3
40006848:	e1110000 	tst	r1, r0
4000684c:	e28ee004 	add	lr, lr, #4
40006850:	1a000003 	bne	40006864 <_malloc_r+0x1b8>
40006854:	e1a00080 	lsl	r0, r0, #1
40006858:	e1110000 	tst	r1, r0
4000685c:	e28ee004 	add	lr, lr, #4
40006860:	0afffffb 	beq	40006854 <_malloc_r+0x1a8>
40006864:	e087418e 	add	r4, r7, lr, lsl #3
40006868:	e1a0c004 	mov	ip, r4
4000686c:	e1a0900e 	mov	r9, lr
40006870:	e59c300c 	ldr	r3, [ip, #12]
40006874:	e15c0003 	cmp	ip, r3
40006878:	1a000005 	bne	40006894 <_malloc_r+0x1e8>
4000687c:	ea0000e5 	b	40006c18 <_malloc_r+0x56c>
40006880:	e3520000 	cmp	r2, #0
40006884:	aa0000ee 	bge	40006c44 <_malloc_r+0x598>
40006888:	e593300c 	ldr	r3, [r3, #12]
4000688c:	e15c0003 	cmp	ip, r3
40006890:	0a0000e0 	beq	40006c18 <_malloc_r+0x56c>
40006894:	e5931004 	ldr	r1, [r3, #4]
40006898:	e3c11003 	bic	r1, r1, #3
4000689c:	e0652001 	rsb	r2, r5, r1
400068a0:	e352000f 	cmp	r2, #15
400068a4:	dafffff5 	ble	40006880 <_malloc_r+0x1d4>
400068a8:	e1a04003 	mov	r4, r3
400068ac:	e5b4c008 	ldr	ip, [r4, #8]!
400068b0:	e593100c 	ldr	r1, [r3, #12]
400068b4:	e3859001 	orr	r9, r5, #1
400068b8:	e382e001 	orr	lr, r2, #1
400068bc:	e0835005 	add	r5, r3, r5
400068c0:	e5839004 	str	r9, [r3, #4]
400068c4:	e1a00006 	mov	r0, r6
400068c8:	e58c100c 	str	r1, [ip, #12]
400068cc:	e581c008 	str	ip, [r1, #8]
400068d0:	e5875014 	str	r5, [r7, #20]
400068d4:	e5875010 	str	r5, [r7, #16]
400068d8:	e585800c 	str	r8, [r5, #12]
400068dc:	e5858008 	str	r8, [r5, #8]
400068e0:	e585e004 	str	lr, [r5, #4]
400068e4:	e7852002 	str	r2, [r5, r2]
400068e8:	eb00013b 	bl	40006ddc <__malloc_unlock>
400068ec:	eaffff95 	b	40006748 <_malloc_r+0x9c>
400068f0:	e35e0004 	cmp	lr, #4
400068f4:	8a000091 	bhi	40006b40 <_malloc_r+0x494>
400068f8:	e1a0e325 	lsr	lr, r5, #6
400068fc:	e28ee038 	add	lr, lr, #56	; 0x38
40006900:	e1a0108e 	lsl	r1, lr, #1
40006904:	eaffff97 	b	40006768 <_malloc_r+0xbc>
40006908:	e0842002 	add	r2, r4, r2
4000690c:	e5923004 	ldr	r3, [r2, #4]
40006910:	e3833001 	orr	r3, r3, #1
40006914:	e1a00006 	mov	r0, r6
40006918:	e5823004 	str	r3, [r2, #4]
4000691c:	eb00012e 	bl	40006ddc <__malloc_unlock>
40006920:	e2844008 	add	r4, r4, #8
40006924:	e1a00004 	mov	r0, r4
40006928:	e28dd00c 	add	sp, sp, #12
4000692c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006930:	e12fff1e 	bx	lr
40006934:	e5974008 	ldr	r4, [r7, #8]
40006938:	e5949004 	ldr	r9, [r4, #4]
4000693c:	e3c99003 	bic	r9, r9, #3
40006940:	e1550009 	cmp	r5, r9
40006944:	8a000002 	bhi	40006954 <_malloc_r+0x2a8>
40006948:	e0653009 	rsb	r3, r5, r9
4000694c:	e353000f 	cmp	r3, #15
40006950:	ca00005e 	bgt	40006ad0 <_malloc_r+0x424>
40006954:	e59fa474 	ldr	sl, [pc, #1140]	; 40006dd0 <_malloc_r+0x724>
40006958:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
4000695c:	e59ab000 	ldr	fp, [sl]
40006960:	e3730001 	cmn	r3, #1
40006964:	e085b00b 	add	fp, r5, fp
40006968:	128bba01 	addne	fp, fp, #4096	; 0x1000
4000696c:	128bb00f 	addne	fp, fp, #15
40006970:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
40006974:	028bb010 	addeq	fp, fp, #16
40006978:	13cbb00f 	bicne	fp, fp, #15
4000697c:	e0842009 	add	r2, r4, r9
40006980:	e1a00006 	mov	r0, r6
40006984:	e1a0100b 	mov	r1, fp
40006988:	e58d2004 	str	r2, [sp, #4]
4000698c:	eb000113 	bl	40006de0 <_sbrk_r>
40006990:	e3700001 	cmn	r0, #1
40006994:	e1a08000 	mov	r8, r0
40006998:	e59d2004 	ldr	r2, [sp, #4]
4000699c:	0a0000ba 	beq	40006c8c <_malloc_r+0x5e0>
400069a0:	e1520000 	cmp	r2, r0
400069a4:	8a0000b6 	bhi	40006c84 <_malloc_r+0x5d8>
400069a8:	e59a3004 	ldr	r3, [sl, #4]
400069ac:	e1520008 	cmp	r2, r8
400069b0:	e08b3003 	add	r3, fp, r3
400069b4:	e58a3004 	str	r3, [sl, #4]
400069b8:	0a0000e8 	beq	40006d60 <_malloc_r+0x6b4>
400069bc:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
400069c0:	e3710001 	cmn	r1, #1
400069c4:	10622008 	rsbne	r2, r2, r8
400069c8:	e59f13fc 	ldr	r1, [pc, #1020]	; 40006dcc <_malloc_r+0x720>
400069cc:	10833002 	addne	r3, r3, r2
400069d0:	05818408 	streq	r8, [r1, #1032]	; 0x408
400069d4:	158a3004 	strne	r3, [sl, #4]
400069d8:	e2183007 	ands	r3, r8, #7
400069dc:	12632008 	rsbne	r2, r3, #8
400069e0:	10888002 	addne	r8, r8, r2
400069e4:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
400069e8:	12832008 	addne	r2, r3, #8
400069ec:	e088300b 	add	r3, r8, fp
400069f0:	03a02a01 	moveq	r2, #4096	; 0x1000
400069f4:	e1a03a03 	lsl	r3, r3, #20
400069f8:	e042ba23 	sub	fp, r2, r3, lsr #20
400069fc:	e1a0100b 	mov	r1, fp
40006a00:	e1a00006 	mov	r0, r6
40006a04:	eb0000f5 	bl	40006de0 <_sbrk_r>
40006a08:	e3700001 	cmn	r0, #1
40006a0c:	10682000 	rsbne	r2, r8, r0
40006a10:	e59a3004 	ldr	r3, [sl, #4]
40006a14:	108b2002 	addne	r2, fp, r2
40006a18:	03a0b000 	moveq	fp, #0
40006a1c:	13822001 	orrne	r2, r2, #1
40006a20:	03a02001 	moveq	r2, #1
40006a24:	e08b3003 	add	r3, fp, r3
40006a28:	e1540007 	cmp	r4, r7
40006a2c:	e5878008 	str	r8, [r7, #8]
40006a30:	e58a3004 	str	r3, [sl, #4]
40006a34:	e5882004 	str	r2, [r8, #4]
40006a38:	e59fb390 	ldr	fp, [pc, #912]	; 40006dd0 <_malloc_r+0x724>
40006a3c:	0a00000d 	beq	40006a78 <_malloc_r+0x3cc>
40006a40:	e359000f 	cmp	r9, #15
40006a44:	9a0000b1 	bls	40006d10 <_malloc_r+0x664>
40006a48:	e5940004 	ldr	r0, [r4, #4]
40006a4c:	e249200c 	sub	r2, r9, #12
40006a50:	e3c22007 	bic	r2, r2, #7
40006a54:	e2000001 	and	r0, r0, #1
40006a58:	e1820000 	orr	r0, r2, r0
40006a5c:	e3a01005 	mov	r1, #5
40006a60:	e352000f 	cmp	r2, #15
40006a64:	e0842002 	add	r2, r4, r2
40006a68:	e5840004 	str	r0, [r4, #4]
40006a6c:	e5821004 	str	r1, [r2, #4]
40006a70:	e5821008 	str	r1, [r2, #8]
40006a74:	8a0000c0 	bhi	40006d7c <_malloc_r+0x6d0>
40006a78:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
40006a7c:	e1530002 	cmp	r3, r2
40006a80:	e59f2348 	ldr	r2, [pc, #840]	; 40006dd0 <_malloc_r+0x724>
40006a84:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
40006a88:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
40006a8c:	e5974008 	ldr	r4, [r7, #8]
40006a90:	e1530002 	cmp	r3, r2
40006a94:	95943004 	ldrls	r3, [r4, #4]
40006a98:	e59f2330 	ldr	r2, [pc, #816]	; 40006dd0 <_malloc_r+0x724>
40006a9c:	85941004 	ldrhi	r1, [r4, #4]
40006aa0:	85823030 	strhi	r3, [r2, #48]	; 0x30
40006aa4:	93c33003 	bicls	r3, r3, #3
40006aa8:	83c13003 	bichi	r3, r1, #3
40006aac:	e1550003 	cmp	r5, r3
40006ab0:	e0653003 	rsb	r3, r5, r3
40006ab4:	8a000001 	bhi	40006ac0 <_malloc_r+0x414>
40006ab8:	e353000f 	cmp	r3, #15
40006abc:	ca000003 	bgt	40006ad0 <_malloc_r+0x424>
40006ac0:	e1a00006 	mov	r0, r6
40006ac4:	eb0000c4 	bl	40006ddc <__malloc_unlock>
40006ac8:	e3a04000 	mov	r4, #0
40006acc:	eaffff1d 	b	40006748 <_malloc_r+0x9c>
40006ad0:	e3852001 	orr	r2, r5, #1
40006ad4:	e3833001 	orr	r3, r3, #1
40006ad8:	e0845005 	add	r5, r4, r5
40006adc:	e5842004 	str	r2, [r4, #4]
40006ae0:	e1a00006 	mov	r0, r6
40006ae4:	e5875008 	str	r5, [r7, #8]
40006ae8:	e5853004 	str	r3, [r5, #4]
40006aec:	eb0000ba 	bl	40006ddc <__malloc_unlock>
40006af0:	e2844008 	add	r4, r4, #8
40006af4:	e1a00004 	mov	r0, r4
40006af8:	e28dd00c 	add	sp, sp, #12
40006afc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006b00:	e12fff1e 	bx	lr
40006b04:	e0842002 	add	r2, r4, r2
40006b08:	e592c004 	ldr	ip, [r2, #4]
40006b0c:	e2841008 	add	r1, r4, #8
40006b10:	e891000a 	ldm	r1, {r1, r3}
40006b14:	e38cc001 	orr	ip, ip, #1
40006b18:	e581300c 	str	r3, [r1, #12]
40006b1c:	e1a00006 	mov	r0, r6
40006b20:	e5831008 	str	r1, [r3, #8]
40006b24:	e582c004 	str	ip, [r2, #4]
40006b28:	eb0000ab 	bl	40006ddc <__malloc_unlock>
40006b2c:	e2844008 	add	r4, r4, #8
40006b30:	e1a00004 	mov	r0, r4
40006b34:	e28dd00c 	add	sp, sp, #12
40006b38:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006b3c:	e12fff1e 	bx	lr
40006b40:	e35e0014 	cmp	lr, #20
40006b44:	928ee05b 	addls	lr, lr, #91	; 0x5b
40006b48:	91a0108e 	lslls	r1, lr, #1
40006b4c:	9affff05 	bls	40006768 <_malloc_r+0xbc>
40006b50:	e35e0054 	cmp	lr, #84	; 0x54
40006b54:	8a000067 	bhi	40006cf8 <_malloc_r+0x64c>
40006b58:	e1a0e625 	lsr	lr, r5, #12
40006b5c:	e28ee06e 	add	lr, lr, #110	; 0x6e
40006b60:	e1a0108e 	lsl	r1, lr, #1
40006b64:	eafffeff 	b	40006768 <_malloc_r+0xbc>
40006b68:	e1a034a2 	lsr	r3, r2, #9
40006b6c:	e3530004 	cmp	r3, #4
40006b70:	9a00003f 	bls	40006c74 <_malloc_r+0x5c8>
40006b74:	e3530014 	cmp	r3, #20
40006b78:	9283105b 	addls	r1, r3, #91	; 0x5b
40006b7c:	91a00081 	lslls	r0, r1, #1
40006b80:	9a000004 	bls	40006b98 <_malloc_r+0x4ec>
40006b84:	e3530054 	cmp	r3, #84	; 0x54
40006b88:	8a000080 	bhi	40006d90 <_malloc_r+0x6e4>
40006b8c:	e1a01622 	lsr	r1, r2, #12
40006b90:	e281106e 	add	r1, r1, #110	; 0x6e
40006b94:	e1a00081 	lsl	r0, r1, #1
40006b98:	e0870100 	add	r0, r7, r0, lsl #2
40006b9c:	e5903008 	ldr	r3, [r0, #8]
40006ba0:	e1530000 	cmp	r3, r0
40006ba4:	e59fc220 	ldr	ip, [pc, #544]	; 40006dcc <_malloc_r+0x720>
40006ba8:	0a00005d 	beq	40006d24 <_malloc_r+0x678>
40006bac:	e5931004 	ldr	r1, [r3, #4]
40006bb0:	e3c11003 	bic	r1, r1, #3
40006bb4:	e1520001 	cmp	r2, r1
40006bb8:	2a000002 	bcs	40006bc8 <_malloc_r+0x51c>
40006bbc:	e5933008 	ldr	r3, [r3, #8]
40006bc0:	e1500003 	cmp	r0, r3
40006bc4:	1afffff8 	bne	40006bac <_malloc_r+0x500>
40006bc8:	e593200c 	ldr	r2, [r3, #12]
40006bcc:	e5971004 	ldr	r1, [r7, #4]
40006bd0:	e584200c 	str	r2, [r4, #12]
40006bd4:	e5843008 	str	r3, [r4, #8]
40006bd8:	e5824008 	str	r4, [r2, #8]
40006bdc:	e583400c 	str	r4, [r3, #12]
40006be0:	eaffff0f 	b	40006824 <_malloc_r+0x178>
40006be4:	e385c001 	orr	ip, r5, #1
40006be8:	e3812001 	orr	r2, r1, #1
40006bec:	e0845005 	add	r5, r4, r5
40006bf0:	e584c004 	str	ip, [r4, #4]
40006bf4:	e1a00006 	mov	r0, r6
40006bf8:	e5835014 	str	r5, [r3, #20]
40006bfc:	e5835010 	str	r5, [r3, #16]
40006c00:	e585800c 	str	r8, [r5, #12]
40006c04:	e9850104 	stmib	r5, {r2, r8}
40006c08:	e7851001 	str	r1, [r5, r1]
40006c0c:	e2844008 	add	r4, r4, #8
40006c10:	eb000071 	bl	40006ddc <__malloc_unlock>
40006c14:	eafffecb 	b	40006748 <_malloc_r+0x9c>
40006c18:	e2899001 	add	r9, r9, #1
40006c1c:	e3190003 	tst	r9, #3
40006c20:	e28cc008 	add	ip, ip, #8
40006c24:	1affff11 	bne	40006870 <_malloc_r+0x1c4>
40006c28:	ea00001f 	b	40006cac <_malloc_r+0x600>
40006c2c:	e2843008 	add	r3, r4, #8
40006c30:	e5944014 	ldr	r4, [r4, #20]
40006c34:	e1530004 	cmp	r3, r4
40006c38:	028ee002 	addeq	lr, lr, #2
40006c3c:	0afffedb 	beq	400067b0 <_malloc_r+0x104>
40006c40:	eafffeb3 	b	40006714 <_malloc_r+0x68>
40006c44:	e0831001 	add	r1, r3, r1
40006c48:	e591c004 	ldr	ip, [r1, #4]
40006c4c:	e1a04003 	mov	r4, r3
40006c50:	e5b42008 	ldr	r2, [r4, #8]!
40006c54:	e593300c 	ldr	r3, [r3, #12]
40006c58:	e38cc001 	orr	ip, ip, #1
40006c5c:	e581c004 	str	ip, [r1, #4]
40006c60:	e1a00006 	mov	r0, r6
40006c64:	e582300c 	str	r3, [r2, #12]
40006c68:	e5832008 	str	r2, [r3, #8]
40006c6c:	eb00005a 	bl	40006ddc <__malloc_unlock>
40006c70:	eafffeb4 	b	40006748 <_malloc_r+0x9c>
40006c74:	e1a01322 	lsr	r1, r2, #6
40006c78:	e2811038 	add	r1, r1, #56	; 0x38
40006c7c:	e1a00081 	lsl	r0, r1, #1
40006c80:	eaffffc4 	b	40006b98 <_malloc_r+0x4ec>
40006c84:	e1540007 	cmp	r4, r7
40006c88:	0affff46 	beq	400069a8 <_malloc_r+0x2fc>
40006c8c:	e5974008 	ldr	r4, [r7, #8]
40006c90:	e5943004 	ldr	r3, [r4, #4]
40006c94:	e3c33003 	bic	r3, r3, #3
40006c98:	eaffff83 	b	40006aac <_malloc_r+0x400>
40006c9c:	e5944000 	ldr	r4, [r4]
40006ca0:	e1540003 	cmp	r4, r3
40006ca4:	e24ee001 	sub	lr, lr, #1
40006ca8:	1a000045 	bne	40006dc4 <_malloc_r+0x718>
40006cac:	e31e0003 	tst	lr, #3
40006cb0:	e2443008 	sub	r3, r4, #8
40006cb4:	1afffff8 	bne	40006c9c <_malloc_r+0x5f0>
40006cb8:	e5973004 	ldr	r3, [r7, #4]
40006cbc:	e1c33000 	bic	r3, r3, r0
40006cc0:	e5873004 	str	r3, [r7, #4]
40006cc4:	e1a00080 	lsl	r0, r0, #1
40006cc8:	e1500003 	cmp	r0, r3
40006ccc:	8affff18 	bhi	40006934 <_malloc_r+0x288>
40006cd0:	e3500000 	cmp	r0, #0
40006cd4:	0affff16 	beq	40006934 <_malloc_r+0x288>
40006cd8:	e1130000 	tst	r3, r0
40006cdc:	e1a0e009 	mov	lr, r9
40006ce0:	1afffedf 	bne	40006864 <_malloc_r+0x1b8>
40006ce4:	e1a00080 	lsl	r0, r0, #1
40006ce8:	e1130000 	tst	r3, r0
40006cec:	e28ee004 	add	lr, lr, #4
40006cf0:	0afffffb 	beq	40006ce4 <_malloc_r+0x638>
40006cf4:	eafffeda 	b	40006864 <_malloc_r+0x1b8>
40006cf8:	e35e0f55 	cmp	lr, #340	; 0x154
40006cfc:	8a00000f 	bhi	40006d40 <_malloc_r+0x694>
40006d00:	e1a0e7a5 	lsr	lr, r5, #15
40006d04:	e28ee077 	add	lr, lr, #119	; 0x77
40006d08:	e1a0108e 	lsl	r1, lr, #1
40006d0c:	eafffe95 	b	40006768 <_malloc_r+0xbc>
40006d10:	e3a03001 	mov	r3, #1
40006d14:	e5883004 	str	r3, [r8, #4]
40006d18:	e1a04008 	mov	r4, r8
40006d1c:	e3a03000 	mov	r3, #0
40006d20:	eaffff61 	b	40006aac <_malloc_r+0x400>
40006d24:	e59c2004 	ldr	r2, [ip, #4]
40006d28:	e1a01141 	asr	r1, r1, #2
40006d2c:	e3a00001 	mov	r0, #1
40006d30:	e1821110 	orr	r1, r2, r0, lsl r1
40006d34:	e1a02003 	mov	r2, r3
40006d38:	e58c1004 	str	r1, [ip, #4]
40006d3c:	eaffffa3 	b	40006bd0 <_malloc_r+0x524>
40006d40:	e59f308c 	ldr	r3, [pc, #140]	; 40006dd4 <_malloc_r+0x728>
40006d44:	e15e0003 	cmp	lr, r3
40006d48:	91a0e925 	lsrls	lr, r5, #18
40006d4c:	928ee07c 	addls	lr, lr, #124	; 0x7c
40006d50:	91a0108e 	lslls	r1, lr, #1
40006d54:	83a010fc 	movhi	r1, #252	; 0xfc
40006d58:	83a0e07e 	movhi	lr, #126	; 0x7e
40006d5c:	eafffe81 	b	40006768 <_malloc_r+0xbc>
40006d60:	e1b01a02 	lsls	r1, r2, #20
40006d64:	1affff14 	bne	400069bc <_malloc_r+0x310>
40006d68:	e08b1009 	add	r1, fp, r9
40006d6c:	e5972008 	ldr	r2, [r7, #8]
40006d70:	e3811001 	orr	r1, r1, #1
40006d74:	e5821004 	str	r1, [r2, #4]
40006d78:	eaffff3e 	b	40006a78 <_malloc_r+0x3cc>
40006d7c:	e2841008 	add	r1, r4, #8
40006d80:	e1a00006 	mov	r0, r6
40006d84:	eb00011a 	bl	400071f4 <_free_r>
40006d88:	e59b3004 	ldr	r3, [fp, #4]
40006d8c:	eaffff39 	b	40006a78 <_malloc_r+0x3cc>
40006d90:	e3530f55 	cmp	r3, #340	; 0x154
40006d94:	91a017a2 	lsrls	r1, r2, #15
40006d98:	92811077 	addls	r1, r1, #119	; 0x77
40006d9c:	91a00081 	lslls	r0, r1, #1
40006da0:	9affff7c 	bls	40006b98 <_malloc_r+0x4ec>
40006da4:	e59f1028 	ldr	r1, [pc, #40]	; 40006dd4 <_malloc_r+0x728>
40006da8:	e1530001 	cmp	r3, r1
40006dac:	91a01922 	lsrls	r1, r2, #18
40006db0:	9281107c 	addls	r1, r1, #124	; 0x7c
40006db4:	91a00081 	lslls	r0, r1, #1
40006db8:	83a000fc 	movhi	r0, #252	; 0xfc
40006dbc:	83a0107e 	movhi	r1, #126	; 0x7e
40006dc0:	eaffff74 	b	40006b98 <_malloc_r+0x4ec>
40006dc4:	e5973004 	ldr	r3, [r7, #4]
40006dc8:	eaffffbd 	b	40006cc4 <_malloc_r+0x618>
40006dcc:	40017af4 	strdmi	r7, [r1], -r4
40006dd0:	400184a4 	andmi	r8, r1, r4, lsr #9
40006dd4:	00000554 	andeq	r0, r0, r4, asr r5

40006dd8 <__malloc_lock>:
40006dd8:	e12fff1e 	bx	lr

40006ddc <__malloc_unlock>:
40006ddc:	e12fff1e 	bx	lr

40006de0 <_sbrk_r>:
40006de0:	e92d4038 	push	{r3, r4, r5, lr}
40006de4:	e59f4034 	ldr	r4, [pc, #52]	; 40006e20 <_sbrk_r+0x40>
40006de8:	e3a03000 	mov	r3, #0
40006dec:	e1a05000 	mov	r5, r0
40006df0:	e1a00001 	mov	r0, r1
40006df4:	e5843000 	str	r3, [r4]
40006df8:	ebfff73f 	bl	40004afc <_sbrk>
40006dfc:	e3700001 	cmn	r0, #1
40006e00:	0a000001 	beq	40006e0c <_sbrk_r+0x2c>
40006e04:	e8bd4038 	pop	{r3, r4, r5, lr}
40006e08:	e12fff1e 	bx	lr
40006e0c:	e5943000 	ldr	r3, [r4]
40006e10:	e3530000 	cmp	r3, #0
40006e14:	15853000 	strne	r3, [r5]
40006e18:	e8bd4038 	pop	{r3, r4, r5, lr}
40006e1c:	e12fff1e 	bx	lr
40006e20:	400184e4 	andmi	r8, r1, r4, ror #9

40006e24 <strlen>:
40006e24:	e3c01003 	bic	r1, r0, #3
40006e28:	e2100003 	ands	r0, r0, #3
40006e2c:	e2600000 	rsb	r0, r0, #0
40006e30:	e4913004 	ldr	r3, [r1], #4
40006e34:	e280c004 	add	ip, r0, #4
40006e38:	e1a0c18c 	lsl	ip, ip, #3
40006e3c:	e3e02000 	mvn	r2, #0
40006e40:	11833c32 	orrne	r3, r3, r2, lsr ip
40006e44:	e3a0c001 	mov	ip, #1
40006e48:	e18cc40c 	orr	ip, ip, ip, lsl #8
40006e4c:	e18cc80c 	orr	ip, ip, ip, lsl #16
40006e50:	e043200c 	sub	r2, r3, ip
40006e54:	e1c22003 	bic	r2, r2, r3
40006e58:	e012238c 	ands	r2, r2, ip, lsl #7
40006e5c:	04913004 	ldreq	r3, [r1], #4
40006e60:	02800004 	addeq	r0, r0, #4
40006e64:	0afffff9 	beq	40006e50 <strlen+0x2c>
40006e68:	e31300ff 	tst	r3, #255	; 0xff
40006e6c:	12800001 	addne	r0, r0, #1
40006e70:	13130cff 	tstne	r3, #65280	; 0xff00
40006e74:	12800001 	addne	r0, r0, #1
40006e78:	131308ff 	tstne	r3, #16711680	; 0xff0000
40006e7c:	12800001 	addne	r0, r0, #1
40006e80:	e12fff1e 	bx	lr

40006e84 <_strtol_r>:
40006e84:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006e88:	e59fc1c0 	ldr	ip, [pc, #448]	; 40007050 <_strtol_r+0x1cc>
40006e8c:	e24dd014 	sub	sp, sp, #20
40006e90:	e1a0b001 	mov	fp, r1
40006e94:	e59c7000 	ldr	r7, [ip]
40006e98:	e58d000c 	str	r0, [sp, #12]
40006e9c:	e1a08003 	mov	r8, r3
40006ea0:	ea000000 	b	40006ea8 <_strtol_r+0x24>
40006ea4:	e1a01004 	mov	r1, r4
40006ea8:	e1a04001 	mov	r4, r1
40006eac:	e4d45001 	ldrb	r5, [r4], #1
40006eb0:	e0873005 	add	r3, r7, r5
40006eb4:	e5d33001 	ldrb	r3, [r3, #1]
40006eb8:	e2133008 	ands	r3, r3, #8
40006ebc:	1afffff8 	bne	40006ea4 <_strtol_r+0x20>
40006ec0:	e355002d 	cmp	r5, #45	; 0x2d
40006ec4:	0a000051 	beq	40007010 <_strtol_r+0x18c>
40006ec8:	e355002b 	cmp	r5, #43	; 0x2b
40006ecc:	05d15001 	ldrbeq	r5, [r1, #1]
40006ed0:	02814002 	addeq	r4, r1, #2
40006ed4:	e3d81010 	bics	r1, r8, #16
40006ed8:	1a000007 	bne	40006efc <_strtol_r+0x78>
40006edc:	e2781001 	rsbs	r1, r8, #1
40006ee0:	33a01000 	movcc	r1, #0
40006ee4:	e3550030 	cmp	r5, #48	; 0x30
40006ee8:	0a00004c 	beq	40007020 <_strtol_r+0x19c>
40006eec:	e3510000 	cmp	r1, #0
40006ef0:	13a0800a 	movne	r8, #10
40006ef4:	11a0a008 	movne	sl, r8
40006ef8:	1a000000 	bne	40006f00 <_strtol_r+0x7c>
40006efc:	e1a0a008 	mov	sl, r8
40006f00:	e3530000 	cmp	r3, #0
40006f04:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40006f08:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40006f0c:	e1a00006 	mov	r0, r6
40006f10:	e1a0100a 	mov	r1, sl
40006f14:	e98d000c 	stmib	sp, {r2, r3}
40006f18:	eb001b29 	bl	4000dbc4 <__aeabi_uidivmod>
40006f1c:	e1a00006 	mov	r0, r6
40006f20:	e1a09001 	mov	r9, r1
40006f24:	e3a06000 	mov	r6, #0
40006f28:	e1a0100a 	mov	r1, sl
40006f2c:	eb001ae7 	bl	4000dad0 <__aeabi_uidiv>
40006f30:	e1a01006 	mov	r1, r6
40006f34:	e99d000c 	ldmib	sp, {r2, r3}
40006f38:	ea000009 	b	40006f64 <_strtol_r+0xe0>
40006f3c:	e1550009 	cmp	r5, r9
40006f40:	d3a0c000 	movle	ip, #0
40006f44:	c3a0c001 	movgt	ip, #1
40006f48:	e1510000 	cmp	r1, r0
40006f4c:	13a0c000 	movne	ip, #0
40006f50:	e35c0000 	cmp	ip, #0
40006f54:	1a000014 	bne	40006fac <_strtol_r+0x128>
40006f58:	e021519a 	mla	r1, sl, r1, r5
40006f5c:	e3a06001 	mov	r6, #1
40006f60:	e4d45001 	ldrb	r5, [r4], #1
40006f64:	e087c005 	add	ip, r7, r5
40006f68:	e5dcc001 	ldrb	ip, [ip, #1]
40006f6c:	e31c0004 	tst	ip, #4
40006f70:	12455030 	subne	r5, r5, #48	; 0x30
40006f74:	1a000005 	bne	40006f90 <_strtol_r+0x10c>
40006f78:	e21cc003 	ands	ip, ip, #3
40006f7c:	0a00000c 	beq	40006fb4 <_strtol_r+0x130>
40006f80:	e35c0001 	cmp	ip, #1
40006f84:	13a0c057 	movne	ip, #87	; 0x57
40006f88:	03a0c037 	moveq	ip, #55	; 0x37
40006f8c:	e06c5005 	rsb	r5, ip, r5
40006f90:	e1580005 	cmp	r8, r5
40006f94:	da000006 	ble	40006fb4 <_strtol_r+0x130>
40006f98:	e1510000 	cmp	r1, r0
40006f9c:	93a0c000 	movls	ip, #0
40006fa0:	83a0c001 	movhi	ip, #1
40006fa4:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40006fa8:	0affffe3 	beq	40006f3c <_strtol_r+0xb8>
40006fac:	e3e06000 	mvn	r6, #0
40006fb0:	eaffffea 	b	40006f60 <_strtol_r+0xdc>
40006fb4:	e3760001 	cmn	r6, #1
40006fb8:	0a00000a 	beq	40006fe8 <_strtol_r+0x164>
40006fbc:	e3530000 	cmp	r3, #0
40006fc0:	12611000 	rsbne	r1, r1, #0
40006fc4:	e3520000 	cmp	r2, #0
40006fc8:	e1a00001 	mov	r0, r1
40006fcc:	0a000002 	beq	40006fdc <_strtol_r+0x158>
40006fd0:	e3560000 	cmp	r6, #0
40006fd4:	1a00000b 	bne	40007008 <_strtol_r+0x184>
40006fd8:	e582b000 	str	fp, [r2]
40006fdc:	e28dd014 	add	sp, sp, #20
40006fe0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006fe4:	e12fff1e 	bx	lr
40006fe8:	e3530000 	cmp	r3, #0
40006fec:	e59d100c 	ldr	r1, [sp, #12]
40006ff0:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40006ff4:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40006ff8:	e3a03022 	mov	r3, #34	; 0x22
40006ffc:	e3520000 	cmp	r2, #0
40007000:	e5813000 	str	r3, [r1]
40007004:	0afffff4 	beq	40006fdc <_strtol_r+0x158>
40007008:	e244b001 	sub	fp, r4, #1
4000700c:	eafffff1 	b	40006fd8 <_strtol_r+0x154>
40007010:	e2814002 	add	r4, r1, #2
40007014:	e5d15001 	ldrb	r5, [r1, #1]
40007018:	e3a03001 	mov	r3, #1
4000701c:	eaffffac 	b	40006ed4 <_strtol_r+0x50>
40007020:	e5d40000 	ldrb	r0, [r4]
40007024:	e20000df 	and	r0, r0, #223	; 0xdf
40007028:	e3500058 	cmp	r0, #88	; 0x58
4000702c:	0a000002 	beq	4000703c <_strtol_r+0x1b8>
40007030:	e3510000 	cmp	r1, #0
40007034:	13a08008 	movne	r8, #8
40007038:	eaffffaf 	b	40006efc <_strtol_r+0x78>
4000703c:	e3a08010 	mov	r8, #16
40007040:	e5d45001 	ldrb	r5, [r4, #1]
40007044:	e1a0a008 	mov	sl, r8
40007048:	e2844002 	add	r4, r4, #2
4000704c:	eaffffab 	b	40006f00 <_strtol_r+0x7c>
40007050:	40017af0 	strdmi	r7, [r1], -r0

40007054 <strtol>:
40007054:	e59fc01c 	ldr	ip, [pc, #28]	; 40007078 <strtol+0x24>
40007058:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000705c:	e1a04001 	mov	r4, r1
40007060:	e1a03002 	mov	r3, r2
40007064:	e1a01000 	mov	r1, r0
40007068:	e1a02004 	mov	r2, r4
4000706c:	e59c0000 	ldr	r0, [ip]
40007070:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40007074:	eaffff82 	b	40006e84 <_strtol_r>
40007078:	40017f08 	andmi	r7, r1, r8, lsl #30

4000707c <_vsprintf_r>:
4000707c:	e92d4030 	push	{r4, r5, lr}
40007080:	e24dd06c 	sub	sp, sp, #108	; 0x6c
40007084:	e1a0e001 	mov	lr, r1
40007088:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
4000708c:	e3a05f82 	mov	r5, #520	; 0x208
40007090:	e3e04000 	mvn	r4, #0
40007094:	e1a0100d 	mov	r1, sp
40007098:	e58de000 	str	lr, [sp]
4000709c:	e58de010 	str	lr, [sp, #16]
400070a0:	e1cd50bc 	strh	r5, [sp, #12]
400070a4:	e58dc008 	str	ip, [sp, #8]
400070a8:	e58dc014 	str	ip, [sp, #20]
400070ac:	e1cd40be 	strh	r4, [sp, #14]
400070b0:	eb000137 	bl	40007594 <_svfprintf_r>
400070b4:	e59d3000 	ldr	r3, [sp]
400070b8:	e3a02000 	mov	r2, #0
400070bc:	e5c32000 	strb	r2, [r3]
400070c0:	e28dd06c 	add	sp, sp, #108	; 0x6c
400070c4:	e8bd4030 	pop	{r4, r5, lr}
400070c8:	e12fff1e 	bx	lr

400070cc <vsprintf>:
400070cc:	e59fc01c 	ldr	ip, [pc, #28]	; 400070f0 <vsprintf+0x24>
400070d0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
400070d4:	e1a04001 	mov	r4, r1
400070d8:	e1a03002 	mov	r3, r2
400070dc:	e1a01000 	mov	r1, r0
400070e0:	e1a02004 	mov	r2, r4
400070e4:	e59c0000 	ldr	r0, [ip]
400070e8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400070ec:	eaffffe2 	b	4000707c <_vsprintf_r>
400070f0:	40017f08 	andmi	r7, r1, r8, lsl #30

400070f4 <_malloc_trim_r>:
400070f4:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
400070f8:	e59f50e8 	ldr	r5, [pc, #232]	; 400071e8 <_malloc_trim_r+0xf4>
400070fc:	e1a07001 	mov	r7, r1
40007100:	e1a04000 	mov	r4, r0
40007104:	ebffff33 	bl	40006dd8 <__malloc_lock>
40007108:	e5953008 	ldr	r3, [r5, #8]
4000710c:	e5936004 	ldr	r6, [r3, #4]
40007110:	e3c66003 	bic	r6, r6, #3
40007114:	e0677006 	rsb	r7, r7, r6
40007118:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000711c:	e287700f 	add	r7, r7, #15
40007120:	e1a07627 	lsr	r7, r7, #12
40007124:	e2477001 	sub	r7, r7, #1
40007128:	e1a07607 	lsl	r7, r7, #12
4000712c:	e3570a01 	cmp	r7, #4096	; 0x1000
40007130:	ba000006 	blt	40007150 <_malloc_trim_r+0x5c>
40007134:	e1a00004 	mov	r0, r4
40007138:	e3a01000 	mov	r1, #0
4000713c:	ebffff27 	bl	40006de0 <_sbrk_r>
40007140:	e5953008 	ldr	r3, [r5, #8]
40007144:	e0833006 	add	r3, r3, r6
40007148:	e1500003 	cmp	r0, r3
4000714c:	0a000004 	beq	40007164 <_malloc_trim_r+0x70>
40007150:	e1a00004 	mov	r0, r4
40007154:	ebffff20 	bl	40006ddc <__malloc_unlock>
40007158:	e3a00000 	mov	r0, #0
4000715c:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007160:	e12fff1e 	bx	lr
40007164:	e1a00004 	mov	r0, r4
40007168:	e2671000 	rsb	r1, r7, #0
4000716c:	ebffff1b 	bl	40006de0 <_sbrk_r>
40007170:	e3700001 	cmn	r0, #1
40007174:	0a00000c 	beq	400071ac <_malloc_trim_r+0xb8>
40007178:	e59f306c 	ldr	r3, [pc, #108]	; 400071ec <_malloc_trim_r+0xf8>
4000717c:	e5951008 	ldr	r1, [r5, #8]
40007180:	e5932000 	ldr	r2, [r3]
40007184:	e0676006 	rsb	r6, r7, r6
40007188:	e3866001 	orr	r6, r6, #1
4000718c:	e1a00004 	mov	r0, r4
40007190:	e0677002 	rsb	r7, r7, r2
40007194:	e5816004 	str	r6, [r1, #4]
40007198:	e5837000 	str	r7, [r3]
4000719c:	ebffff0e 	bl	40006ddc <__malloc_unlock>
400071a0:	e3a00001 	mov	r0, #1
400071a4:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
400071a8:	e12fff1e 	bx	lr
400071ac:	e1a00004 	mov	r0, r4
400071b0:	e3a01000 	mov	r1, #0
400071b4:	ebffff09 	bl	40006de0 <_sbrk_r>
400071b8:	e5953008 	ldr	r3, [r5, #8]
400071bc:	e0632000 	rsb	r2, r3, r0
400071c0:	e352000f 	cmp	r2, #15
400071c4:	daffffe1 	ble	40007150 <_malloc_trim_r+0x5c>
400071c8:	e59f1020 	ldr	r1, [pc, #32]	; 400071f0 <_malloc_trim_r+0xfc>
400071cc:	e591c000 	ldr	ip, [r1]
400071d0:	e59f1014 	ldr	r1, [pc, #20]	; 400071ec <_malloc_trim_r+0xf8>
400071d4:	e3822001 	orr	r2, r2, #1
400071d8:	e06c0000 	rsb	r0, ip, r0
400071dc:	e5832004 	str	r2, [r3, #4]
400071e0:	e5810000 	str	r0, [r1]
400071e4:	eaffffd9 	b	40007150 <_malloc_trim_r+0x5c>
400071e8:	40017af4 	strdmi	r7, [r1], -r4
400071ec:	400184a8 	andmi	r8, r1, r8, lsr #9
400071f0:	40017efc 	strdmi	r7, [r1], -ip

400071f4 <_free_r>:
400071f4:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
400071f8:	e2514000 	subs	r4, r1, #0
400071fc:	e1a06000 	mov	r6, r0
40007200:	0a000046 	beq	40007320 <_free_r+0x12c>
40007204:	ebfffef3 	bl	40006dd8 <__malloc_lock>
40007208:	e514e004 	ldr	lr, [r4, #-4]
4000720c:	e59f1238 	ldr	r1, [pc, #568]	; 4000744c <_free_r+0x258>
40007210:	e3ce3001 	bic	r3, lr, #1
40007214:	e244c008 	sub	ip, r4, #8
40007218:	e08c2003 	add	r2, ip, r3
4000721c:	e5910008 	ldr	r0, [r1, #8]
40007220:	e5925004 	ldr	r5, [r2, #4]
40007224:	e1500002 	cmp	r0, r2
40007228:	e3c55003 	bic	r5, r5, #3
4000722c:	0a00004a 	beq	4000735c <_free_r+0x168>
40007230:	e21ee001 	ands	lr, lr, #1
40007234:	e5825004 	str	r5, [r2, #4]
40007238:	13a0e000 	movne	lr, #0
4000723c:	1a000009 	bne	40007268 <_free_r+0x74>
40007240:	e5144008 	ldr	r4, [r4, #-8]
40007244:	e064c00c 	rsb	ip, r4, ip
40007248:	e59c0008 	ldr	r0, [ip, #8]
4000724c:	e2817008 	add	r7, r1, #8
40007250:	e1500007 	cmp	r0, r7
40007254:	e0833004 	add	r3, r3, r4
40007258:	159c400c 	ldrne	r4, [ip, #12]
4000725c:	1580400c 	strne	r4, [r0, #12]
40007260:	15840008 	strne	r0, [r4, #8]
40007264:	03a0e001 	moveq	lr, #1
40007268:	e0820005 	add	r0, r2, r5
4000726c:	e5900004 	ldr	r0, [r0, #4]
40007270:	e3100001 	tst	r0, #1
40007274:	1a000009 	bne	400072a0 <_free_r+0xac>
40007278:	e35e0000 	cmp	lr, #0
4000727c:	e5920008 	ldr	r0, [r2, #8]
40007280:	e0833005 	add	r3, r3, r5
40007284:	1a000002 	bne	40007294 <_free_r+0xa0>
40007288:	e59f41c0 	ldr	r4, [pc, #448]	; 40007450 <_free_r+0x25c>
4000728c:	e1500004 	cmp	r0, r4
40007290:	0a000047 	beq	400073b4 <_free_r+0x1c0>
40007294:	e592200c 	ldr	r2, [r2, #12]
40007298:	e580200c 	str	r2, [r0, #12]
4000729c:	e5820008 	str	r0, [r2, #8]
400072a0:	e3832001 	orr	r2, r3, #1
400072a4:	e35e0000 	cmp	lr, #0
400072a8:	e58c2004 	str	r2, [ip, #4]
400072ac:	e78c3003 	str	r3, [ip, r3]
400072b0:	1a000018 	bne	40007318 <_free_r+0x124>
400072b4:	e3530c02 	cmp	r3, #512	; 0x200
400072b8:	3a00001a 	bcc	40007328 <_free_r+0x134>
400072bc:	e1a024a3 	lsr	r2, r3, #9
400072c0:	e3520004 	cmp	r2, #4
400072c4:	8a000042 	bhi	400073d4 <_free_r+0x1e0>
400072c8:	e1a0e323 	lsr	lr, r3, #6
400072cc:	e28ee038 	add	lr, lr, #56	; 0x38
400072d0:	e1a0008e 	lsl	r0, lr, #1
400072d4:	e0810100 	add	r0, r1, r0, lsl #2
400072d8:	e5902008 	ldr	r2, [r0, #8]
400072dc:	e1520000 	cmp	r2, r0
400072e0:	e59f1164 	ldr	r1, [pc, #356]	; 4000744c <_free_r+0x258>
400072e4:	0a000044 	beq	400073fc <_free_r+0x208>
400072e8:	e5921004 	ldr	r1, [r2, #4]
400072ec:	e3c11003 	bic	r1, r1, #3
400072f0:	e1530001 	cmp	r3, r1
400072f4:	2a000002 	bcs	40007304 <_free_r+0x110>
400072f8:	e5922008 	ldr	r2, [r2, #8]
400072fc:	e1500002 	cmp	r0, r2
40007300:	1afffff8 	bne	400072e8 <_free_r+0xf4>
40007304:	e592300c 	ldr	r3, [r2, #12]
40007308:	e58c300c 	str	r3, [ip, #12]
4000730c:	e58c2008 	str	r2, [ip, #8]
40007310:	e583c008 	str	ip, [r3, #8]
40007314:	e582c00c 	str	ip, [r2, #12]
40007318:	e1a00006 	mov	r0, r6
4000731c:	ebfffeae 	bl	40006ddc <__malloc_unlock>
40007320:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007324:	e12fff1e 	bx	lr
40007328:	e5912004 	ldr	r2, [r1, #4]
4000732c:	e1a031a3 	lsr	r3, r3, #3
40007330:	e1a00143 	asr	r0, r3, #2
40007334:	e3a0e001 	mov	lr, #1
40007338:	e182001e 	orr	r0, r2, lr, lsl r0
4000733c:	e0813183 	add	r3, r1, r3, lsl #3
40007340:	e5932008 	ldr	r2, [r3, #8]
40007344:	e5810004 	str	r0, [r1, #4]
40007348:	e58c2008 	str	r2, [ip, #8]
4000734c:	e58c300c 	str	r3, [ip, #12]
40007350:	e583c008 	str	ip, [r3, #8]
40007354:	e582c00c 	str	ip, [r2, #12]
40007358:	eaffffee 	b	40007318 <_free_r+0x124>
4000735c:	e31e0001 	tst	lr, #1
40007360:	e0853003 	add	r3, r5, r3
40007364:	1a000006 	bne	40007384 <_free_r+0x190>
40007368:	e5142008 	ldr	r2, [r4, #-8]
4000736c:	e062c00c 	rsb	ip, r2, ip
40007370:	e59c000c 	ldr	r0, [ip, #12]
40007374:	e59ce008 	ldr	lr, [ip, #8]
40007378:	e58e000c 	str	r0, [lr, #12]
4000737c:	e580e008 	str	lr, [r0, #8]
40007380:	e0833002 	add	r3, r3, r2
40007384:	e59f20c8 	ldr	r2, [pc, #200]	; 40007454 <_free_r+0x260>
40007388:	e5920000 	ldr	r0, [r2]
4000738c:	e3832001 	orr	r2, r3, #1
40007390:	e1530000 	cmp	r3, r0
40007394:	e58c2004 	str	r2, [ip, #4]
40007398:	e581c008 	str	ip, [r1, #8]
4000739c:	3affffdd 	bcc	40007318 <_free_r+0x124>
400073a0:	e59f30b0 	ldr	r3, [pc, #176]	; 40007458 <_free_r+0x264>
400073a4:	e1a00006 	mov	r0, r6
400073a8:	e5931000 	ldr	r1, [r3]
400073ac:	ebffff50 	bl	400070f4 <_malloc_trim_r>
400073b0:	eaffffd8 	b	40007318 <_free_r+0x124>
400073b4:	e3832001 	orr	r2, r3, #1
400073b8:	e581c014 	str	ip, [r1, #20]
400073bc:	e581c010 	str	ip, [r1, #16]
400073c0:	e58c000c 	str	r0, [ip, #12]
400073c4:	e58c0008 	str	r0, [ip, #8]
400073c8:	e58c2004 	str	r2, [ip, #4]
400073cc:	e78c3003 	str	r3, [ip, r3]
400073d0:	eaffffd0 	b	40007318 <_free_r+0x124>
400073d4:	e3520014 	cmp	r2, #20
400073d8:	9282e05b 	addls	lr, r2, #91	; 0x5b
400073dc:	91a0008e 	lslls	r0, lr, #1
400073e0:	9affffbb 	bls	400072d4 <_free_r+0xe0>
400073e4:	e3520054 	cmp	r2, #84	; 0x54
400073e8:	8a00000a 	bhi	40007418 <_free_r+0x224>
400073ec:	e1a0e623 	lsr	lr, r3, #12
400073f0:	e28ee06e 	add	lr, lr, #110	; 0x6e
400073f4:	e1a0008e 	lsl	r0, lr, #1
400073f8:	eaffffb5 	b	400072d4 <_free_r+0xe0>
400073fc:	e5913004 	ldr	r3, [r1, #4]
40007400:	e1a0e14e 	asr	lr, lr, #2
40007404:	e3a00001 	mov	r0, #1
40007408:	e1830e10 	orr	r0, r3, r0, lsl lr
4000740c:	e1a03002 	mov	r3, r2
40007410:	e5810004 	str	r0, [r1, #4]
40007414:	eaffffbb 	b	40007308 <_free_r+0x114>
40007418:	e3520f55 	cmp	r2, #340	; 0x154
4000741c:	91a0e7a3 	lsrls	lr, r3, #15
40007420:	928ee077 	addls	lr, lr, #119	; 0x77
40007424:	91a0008e 	lslls	r0, lr, #1
40007428:	9affffa9 	bls	400072d4 <_free_r+0xe0>
4000742c:	e59f0028 	ldr	r0, [pc, #40]	; 4000745c <_free_r+0x268>
40007430:	e1520000 	cmp	r2, r0
40007434:	91a0e923 	lsrls	lr, r3, #18
40007438:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000743c:	91a0008e 	lslls	r0, lr, #1
40007440:	83a000fc 	movhi	r0, #252	; 0xfc
40007444:	83a0e07e 	movhi	lr, #126	; 0x7e
40007448:	eaffffa1 	b	400072d4 <_free_r+0xe0>
4000744c:	40017af4 	strdmi	r7, [r1], -r4
40007450:	40017afc 	strdmi	r7, [r1], -ip
40007454:	40017f00 	andmi	r7, r1, r0, lsl #30
40007458:	400184a4 	andmi	r8, r1, r4, lsr #9
4000745c:	00000554 	andeq	r0, r0, r4, asr r5

40007460 <cleanup_glue>:
40007460:	e92d4038 	push	{r3, r4, r5, lr}
40007464:	e1a04001 	mov	r4, r1
40007468:	e5911000 	ldr	r1, [r1]
4000746c:	e3510000 	cmp	r1, #0
40007470:	e1a05000 	mov	r5, r0
40007474:	1bfffff9 	blne	40007460 <cleanup_glue>
40007478:	e1a00005 	mov	r0, r5
4000747c:	e1a01004 	mov	r1, r4
40007480:	ebffff5b 	bl	400071f4 <_free_r>
40007484:	e8bd4038 	pop	{r3, r4, r5, lr}
40007488:	e12fff1e 	bx	lr

4000748c <_reclaim_reent>:
4000748c:	e59f30fc 	ldr	r3, [pc, #252]	; 40007590 <_reclaim_reent+0x104>
40007490:	e5933000 	ldr	r3, [r3]
40007494:	e1500003 	cmp	r0, r3
40007498:	e92d4070 	push	{r4, r5, r6, lr}
4000749c:	e1a05000 	mov	r5, r0
400074a0:	0a00002e 	beq	40007560 <_reclaim_reent+0xd4>
400074a4:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
400074a8:	e3520000 	cmp	r2, #0
400074ac:	0a000013 	beq	40007500 <_reclaim_reent+0x74>
400074b0:	e3a03000 	mov	r3, #0
400074b4:	e1a06003 	mov	r6, r3
400074b8:	e7921103 	ldr	r1, [r2, r3, lsl #2]
400074bc:	e3510000 	cmp	r1, #0
400074c0:	1a000001 	bne	400074cc <_reclaim_reent+0x40>
400074c4:	ea000006 	b	400074e4 <_reclaim_reent+0x58>
400074c8:	e1a01004 	mov	r1, r4
400074cc:	e5914000 	ldr	r4, [r1]
400074d0:	e1a00005 	mov	r0, r5
400074d4:	ebffff46 	bl	400071f4 <_free_r>
400074d8:	e3540000 	cmp	r4, #0
400074dc:	1afffff9 	bne	400074c8 <_reclaim_reent+0x3c>
400074e0:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
400074e4:	e2866001 	add	r6, r6, #1
400074e8:	e3560020 	cmp	r6, #32
400074ec:	e1a03006 	mov	r3, r6
400074f0:	1afffff0 	bne	400074b8 <_reclaim_reent+0x2c>
400074f4:	e1a01002 	mov	r1, r2
400074f8:	e1a00005 	mov	r0, r5
400074fc:	ebffff3c 	bl	400071f4 <_free_r>
40007500:	e5951040 	ldr	r1, [r5, #64]	; 0x40
40007504:	e3510000 	cmp	r1, #0
40007508:	11a00005 	movne	r0, r5
4000750c:	1bffff38 	blne	400071f4 <_free_r>
40007510:	e5951148 	ldr	r1, [r5, #328]	; 0x148
40007514:	e3510000 	cmp	r1, #0
40007518:	0a000009 	beq	40007544 <_reclaim_reent+0xb8>
4000751c:	e2856f53 	add	r6, r5, #332	; 0x14c
40007520:	e1510006 	cmp	r1, r6
40007524:	1a000001 	bne	40007530 <_reclaim_reent+0xa4>
40007528:	ea000005 	b	40007544 <_reclaim_reent+0xb8>
4000752c:	e1a01004 	mov	r1, r4
40007530:	e5914000 	ldr	r4, [r1]
40007534:	e1a00005 	mov	r0, r5
40007538:	ebffff2d 	bl	400071f4 <_free_r>
4000753c:	e1560004 	cmp	r6, r4
40007540:	1afffff9 	bne	4000752c <_reclaim_reent+0xa0>
40007544:	e5951054 	ldr	r1, [r5, #84]	; 0x54
40007548:	e3510000 	cmp	r1, #0
4000754c:	11a00005 	movne	r0, r5
40007550:	1bffff27 	blne	400071f4 <_free_r>
40007554:	e5953038 	ldr	r3, [r5, #56]	; 0x38
40007558:	e3530000 	cmp	r3, #0
4000755c:	1a000001 	bne	40007568 <_reclaim_reent+0xdc>
40007560:	e8bd4070 	pop	{r4, r5, r6, lr}
40007564:	e12fff1e 	bx	lr
40007568:	e1a00005 	mov	r0, r5
4000756c:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
40007570:	e1a0e00f 	mov	lr, pc
40007574:	e12fff1c 	bx	ip
40007578:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
4000757c:	e3510000 	cmp	r1, #0
40007580:	0afffff6 	beq	40007560 <_reclaim_reent+0xd4>
40007584:	e1a00005 	mov	r0, r5
40007588:	e8bd4070 	pop	{r4, r5, r6, lr}
4000758c:	eaffffb3 	b	40007460 <cleanup_glue>
40007590:	40017f08 	andmi	r7, r1, r8, lsl #30

40007594 <_svfprintf_r>:
40007594:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007598:	e24ddf43 	sub	sp, sp, #268	; 0x10c
4000759c:	e58d3048 	str	r3, [sp, #72]	; 0x48
400075a0:	e58d1030 	str	r1, [sp, #48]	; 0x30
400075a4:	e58d2024 	str	r2, [sp, #36]	; 0x24
400075a8:	e58d0038 	str	r0, [sp, #56]	; 0x38
400075ac:	eb000e19 	bl	4000ae18 <_localeconv_r>
400075b0:	e5900000 	ldr	r0, [r0]
400075b4:	e58d0054 	str	r0, [sp, #84]	; 0x54
400075b8:	ebfffe19 	bl	40006e24 <strlen>
400075bc:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400075c0:	e1d430bc 	ldrh	r3, [r4, #12]
400075c4:	e3130080 	tst	r3, #128	; 0x80
400075c8:	e58d0060 	str	r0, [sp, #96]	; 0x60
400075cc:	0a000002 	beq	400075dc <_svfprintf_r+0x48>
400075d0:	e5943010 	ldr	r3, [r4, #16]
400075d4:	e3530000 	cmp	r3, #0
400075d8:	0a000651 	beq	40008f24 <_svfprintf_r+0x1990>
400075dc:	e3a03000 	mov	r3, #0
400075e0:	e28d40c8 	add	r4, sp, #200	; 0xc8
400075e4:	e59fcf94 	ldr	ip, [pc, #3988]	; 40008580 <_svfprintf_r+0xfec>
400075e8:	e58d401c 	str	r4, [sp, #28]
400075ec:	e58d309c 	str	r3, [sp, #156]	; 0x9c
400075f0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400075f4:	e58d303c 	str	r3, [sp, #60]	; 0x3c
400075f8:	e58d4094 	str	r4, [sp, #148]	; 0x94
400075fc:	e58d3058 	str	r3, [sp, #88]	; 0x58
40007600:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40007604:	e58d3068 	str	r3, [sp, #104]	; 0x68
40007608:	e58d3064 	str	r3, [sp, #100]	; 0x64
4000760c:	e58d3040 	str	r3, [sp, #64]	; 0x40
40007610:	e1a07004 	mov	r7, r4
40007614:	e28c9010 	add	r9, ip, #16
40007618:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000761c:	e5d43000 	ldrb	r3, [r4]
40007620:	e3530025 	cmp	r3, #37	; 0x25
40007624:	13530000 	cmpne	r3, #0
40007628:	0a0000a2 	beq	400078b8 <_svfprintf_r+0x324>
4000762c:	e2843001 	add	r3, r4, #1
40007630:	e1a04003 	mov	r4, r3
40007634:	e5d33000 	ldrb	r3, [r3]
40007638:	e3530025 	cmp	r3, #37	; 0x25
4000763c:	13530000 	cmpne	r3, #0
40007640:	e2843001 	add	r3, r4, #1
40007644:	1afffff9 	bne	40007630 <_svfprintf_r+0x9c>
40007648:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000764c:	e054500c 	subs	r5, r4, ip
40007650:	0a00000d 	beq	4000768c <_svfprintf_r+0xf8>
40007654:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007658:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
4000765c:	e2833001 	add	r3, r3, #1
40007660:	e3530007 	cmp	r3, #7
40007664:	e0822005 	add	r2, r2, r5
40007668:	e587c000 	str	ip, [r7]
4000766c:	e5875004 	str	r5, [r7, #4]
40007670:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007674:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40007678:	d2877008 	addle	r7, r7, #8
4000767c:	ca000077 	bgt	40007860 <_svfprintf_r+0x2cc>
40007680:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40007684:	e08cc005 	add	ip, ip, r5
40007688:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000768c:	e5d43000 	ldrb	r3, [r4]
40007690:	e3530000 	cmp	r3, #0
40007694:	0a000079 	beq	40007880 <_svfprintf_r+0x2ec>
40007698:	e2845001 	add	r5, r4, #1
4000769c:	e3e0c000 	mvn	ip, #0
400076a0:	e3a03000 	mov	r3, #0
400076a4:	e58d5024 	str	r5, [sp, #36]	; 0x24
400076a8:	e5d48001 	ldrb	r8, [r4, #1]
400076ac:	e58dc028 	str	ip, [sp, #40]	; 0x28
400076b0:	e1a02003 	mov	r2, r3
400076b4:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
400076b8:	e58d3044 	str	r3, [sp, #68]	; 0x44
400076bc:	e58d3020 	str	r3, [sp, #32]
400076c0:	e1a03005 	mov	r3, r5
400076c4:	e2833001 	add	r3, r3, #1
400076c8:	e2481020 	sub	r1, r8, #32
400076cc:	e3510058 	cmp	r1, #88	; 0x58
400076d0:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400076d4:	ea000262 	b	40008064 <_svfprintf_r+0xad0>
400076d8:	40007f04 	andmi	r7, r0, r4, lsl #30
400076dc:	40008064 	andmi	r8, r0, r4, rrx
400076e0:	40008064 	andmi	r8, r0, r4, rrx
400076e4:	40007f14 	andmi	r7, r0, r4, lsl pc
400076e8:	40008064 	andmi	r8, r0, r4, rrx
400076ec:	40008064 	andmi	r8, r0, r4, rrx
400076f0:	40008064 	andmi	r8, r0, r4, rrx
400076f4:	40008064 	andmi	r8, r0, r4, rrx
400076f8:	40008064 	andmi	r8, r0, r4, rrx
400076fc:	40008064 	andmi	r8, r0, r4, rrx
40007700:	40007f28 	andmi	r7, r0, r8, lsr #30
40007704:	40007e2c 	andmi	r7, r0, ip, lsr #28
40007708:	40008064 	andmi	r8, r0, r4, rrx
4000770c:	4000784c 	andmi	r7, r0, ip, asr #16
40007710:	40007b48 	andmi	r7, r0, r8, asr #22
40007714:	40008064 	andmi	r8, r0, r4, rrx
40007718:	40008020 	andmi	r8, r0, r0, lsr #32
4000771c:	40008034 	andmi	r8, r0, r4, lsr r0
40007720:	40008034 	andmi	r8, r0, r4, lsr r0
40007724:	40008034 	andmi	r8, r0, r4, lsr r0
40007728:	40008034 	andmi	r8, r0, r4, lsr r0
4000772c:	40008034 	andmi	r8, r0, r4, lsr r0
40007730:	40008034 	andmi	r8, r0, r4, lsr r0
40007734:	40008034 	andmi	r8, r0, r4, lsr r0
40007738:	40008034 	andmi	r8, r0, r4, lsr r0
4000773c:	40008034 	andmi	r8, r0, r4, lsr r0
40007740:	40008064 	andmi	r8, r0, r4, rrx
40007744:	40008064 	andmi	r8, r0, r4, rrx
40007748:	40008064 	andmi	r8, r0, r4, rrx
4000774c:	40008064 	andmi	r8, r0, r4, rrx
40007750:	40008064 	andmi	r8, r0, r4, rrx
40007754:	40008064 	andmi	r8, r0, r4, rrx
40007758:	40008064 	andmi	r8, r0, r4, rrx
4000775c:	40008064 	andmi	r8, r0, r4, rrx
40007760:	40008064 	andmi	r8, r0, r4, rrx
40007764:	40008064 	andmi	r8, r0, r4, rrx
40007768:	40007bec 	andmi	r7, r0, ip, ror #23
4000776c:	40007c44 	andmi	r7, r0, r4, asr #24
40007770:	40008064 	andmi	r8, r0, r4, rrx
40007774:	40007c44 	andmi	r7, r0, r4, asr #24
40007778:	40008064 	andmi	r8, r0, r4, rrx
4000777c:	40008064 	andmi	r8, r0, r4, rrx
40007780:	40008064 	andmi	r8, r0, r4, rrx
40007784:	40008064 	andmi	r8, r0, r4, rrx
40007788:	40007cec 	andmi	r7, r0, ip, ror #25
4000778c:	40008064 	andmi	r8, r0, r4, rrx
40007790:	40008064 	andmi	r8, r0, r4, rrx
40007794:	40007d00 	andmi	r7, r0, r0, lsl #26
40007798:	40008064 	andmi	r8, r0, r4, rrx
4000779c:	40008064 	andmi	r8, r0, r4, rrx
400077a0:	40008064 	andmi	r8, r0, r4, rrx
400077a4:	40008064 	andmi	r8, r0, r4, rrx
400077a8:	40008064 	andmi	r8, r0, r4, rrx
400077ac:	40007b9c 	mulmi	r0, ip, fp
400077b0:	40008064 	andmi	r8, r0, r4, rrx
400077b4:	40008064 	andmi	r8, r0, r4, rrx
400077b8:	40007f94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
400077bc:	40008064 	andmi	r8, r0, r4, rrx
400077c0:	40008064 	andmi	r8, r0, r4, rrx
400077c4:	40008064 	andmi	r8, r0, r4, rrx
400077c8:	40008064 	andmi	r8, r0, r4, rrx
400077cc:	40008064 	andmi	r8, r0, r4, rrx
400077d0:	40008064 	andmi	r8, r0, r4, rrx
400077d4:	40008064 	andmi	r8, r0, r4, rrx
400077d8:	40008064 	andmi	r8, r0, r4, rrx
400077dc:	40008064 	andmi	r8, r0, r4, rrx
400077e0:	40008064 	andmi	r8, r0, r4, rrx
400077e4:	40007f50 	andmi	r7, r0, r0, asr pc
400077e8:	40007fe0 	andmi	r7, r0, r0, ror #31
400077ec:	40007c44 	andmi	r7, r0, r4, asr #24
400077f0:	40007c44 	andmi	r7, r0, r4, asr #24
400077f4:	40007c44 	andmi	r7, r0, r4, asr #24
400077f8:	40007ef0 	strdmi	r7, [r0], -r0
400077fc:	40007fe0 	andmi	r7, r0, r0, ror #31
40007800:	40008064 	andmi	r8, r0, r4, rrx
40007804:	40008064 	andmi	r8, r0, r4, rrx
40007808:	40007e38 	andmi	r7, r0, r8, lsr lr
4000780c:	40008064 	andmi	r8, r0, r4, rrx
40007810:	40007e68 	andmi	r7, r0, r8, ror #28
40007814:	40007b18 	andmi	r7, r0, r8, lsl fp
40007818:	40007ea8 	andmi	r7, r0, r8, lsr #29
4000781c:	40007d40 	andmi	r7, r0, r0, asr #26
40007820:	40008064 	andmi	r8, r0, r4, rrx
40007824:	40007d54 	andmi	r7, r0, r4, asr sp
40007828:	40008064 	andmi	r8, r0, r4, rrx
4000782c:	400078c0 	andmi	r7, r0, r0, asr #17
40007830:	40008064 	andmi	r8, r0, r4, rrx
40007834:	40008064 	andmi	r8, r0, r4, rrx
40007838:	40007dc8 	andmi	r7, r0, r8, asr #27
4000783c:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
40007840:	e2655000 	rsb	r5, r5, #0
40007844:	e58d5044 	str	r5, [sp, #68]	; 0x44
40007848:	e58d1048 	str	r1, [sp, #72]	; 0x48
4000784c:	e59dc020 	ldr	ip, [sp, #32]
40007850:	e38cc004 	orr	ip, ip, #4
40007854:	e58dc020 	str	ip, [sp, #32]
40007858:	e5d38000 	ldrb	r8, [r3]
4000785c:	eaffff98 	b	400076c4 <_svfprintf_r+0x130>
40007860:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007864:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007868:	e28d2094 	add	r2, sp, #148	; 0x94
4000786c:	eb0011e8 	bl	4000c014 <__ssprint_r>
40007870:	e3500000 	cmp	r0, #0
40007874:	1a000007 	bne	40007898 <_svfprintf_r+0x304>
40007878:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000787c:	eaffff7f 	b	40007680 <_svfprintf_r+0xec>
40007880:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
40007884:	e3530000 	cmp	r3, #0
40007888:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
4000788c:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
40007890:	128d2094 	addne	r2, sp, #148	; 0x94
40007894:	1b0011de 	blne	4000c014 <__ssprint_r>
40007898:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
4000789c:	e1d430bc 	ldrh	r3, [r4, #12]
400078a0:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
400078a4:	e3130040 	tst	r3, #64	; 0x40
400078a8:	13e00000 	mvnne	r0, #0
400078ac:	e28ddf43 	add	sp, sp, #268	; 0x10c
400078b0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400078b4:	e12fff1e 	bx	lr
400078b8:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
400078bc:	eaffff72 	b	4000768c <_svfprintf_r+0xf8>
400078c0:	e59d5020 	ldr	r5, [sp, #32]
400078c4:	e3150020 	tst	r5, #32
400078c8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400078cc:	0a0000b9 	beq	40007bb8 <_svfprintf_r+0x624>
400078d0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400078d4:	e28c3007 	add	r3, ip, #7
400078d8:	e3c33007 	bic	r3, r3, #7
400078dc:	e2834008 	add	r4, r3, #8
400078e0:	e58d4048 	str	r4, [sp, #72]	; 0x48
400078e4:	e8930030 	ldm	r3, {r4, r5}
400078e8:	e3a03001 	mov	r3, #1
400078ec:	e3a0a000 	mov	sl, #0
400078f0:	e5cda077 	strb	sl, [sp, #119]	; 0x77
400078f4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400078f8:	e35c0000 	cmp	ip, #0
400078fc:	a59dc020 	ldrge	ip, [sp, #32]
40007900:	a3ccc080 	bicge	ip, ip, #128	; 0x80
40007904:	a58dc020 	strge	ip, [sp, #32]
40007908:	e1940005 	orrs	r0, r4, r5
4000790c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007910:	03a02000 	moveq	r2, #0
40007914:	13a02001 	movne	r2, #1
40007918:	e35c0000 	cmp	ip, #0
4000791c:	13822001 	orrne	r2, r2, #1
40007920:	e3520000 	cmp	r2, #0
40007924:	0a0002cb 	beq	40008458 <_svfprintf_r+0xec4>
40007928:	e3530001 	cmp	r3, #1
4000792c:	0a0003b1 	beq	400087f8 <_svfprintf_r+0x1264>
40007930:	e3530002 	cmp	r3, #2
40007934:	e28d20c7 	add	r2, sp, #199	; 0xc7
40007938:	1a00005b 	bne	40007aac <_svfprintf_r+0x518>
4000793c:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
40007940:	e1a03224 	lsr	r3, r4, #4
40007944:	e204000f 	and	r0, r4, #15
40007948:	e1833e05 	orr	r3, r3, r5, lsl #28
4000794c:	e1a01225 	lsr	r1, r5, #4
40007950:	e1a04003 	mov	r4, r3
40007954:	e1a05001 	mov	r5, r1
40007958:	e7dc3000 	ldrb	r3, [ip, r0]
4000795c:	e1940005 	orrs	r0, r4, r5
40007960:	e1a06002 	mov	r6, r2
40007964:	e5c23000 	strb	r3, [r2]
40007968:	e2422001 	sub	r2, r2, #1
4000796c:	1afffff3 	bne	40007940 <_svfprintf_r+0x3ac>
40007970:	e59d301c 	ldr	r3, [sp, #28]
40007974:	e0663003 	rsb	r3, r6, r3
40007978:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000797c:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40007980:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007984:	e3a05000 	mov	r5, #0
40007988:	e15c0004 	cmp	ip, r4
4000798c:	b1a0c004 	movlt	ip, r4
40007990:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40007994:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007998:	e35a0000 	cmp	sl, #0
4000799c:	0a000002 	beq	400079ac <_svfprintf_r+0x418>
400079a0:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
400079a4:	e2844001 	add	r4, r4, #1
400079a8:	e58d402c 	str	r4, [sp, #44]	; 0x2c
400079ac:	e59d5020 	ldr	r5, [sp, #32]
400079b0:	e215b002 	ands	fp, r5, #2
400079b4:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
400079b8:	e59d3020 	ldr	r3, [sp, #32]
400079bc:	128cc002 	addne	ip, ip, #2
400079c0:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
400079c4:	e2133084 	ands	r3, r3, #132	; 0x84
400079c8:	e58d304c 	str	r3, [sp, #76]	; 0x4c
400079cc:	1a0001ae 	bne	4000808c <_svfprintf_r+0xaf8>
400079d0:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
400079d4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400079d8:	e06c5004 	rsb	r5, ip, r4
400079dc:	e3550000 	cmp	r5, #0
400079e0:	da0001a9 	ble	4000808c <_svfprintf_r+0xaf8>
400079e4:	e3550010 	cmp	r5, #16
400079e8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400079ec:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400079f0:	e59fab88 	ldr	sl, [pc, #2952]	; 40008580 <_svfprintf_r+0xfec>
400079f4:	da000021 	ble	40007a80 <_svfprintf_r+0x4ec>
400079f8:	e58d606c 	str	r6, [sp, #108]	; 0x6c
400079fc:	e1a00007 	mov	r0, r7
40007a00:	e3a04010 	mov	r4, #16
40007a04:	e1a07005 	mov	r7, r5
40007a08:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40007a0c:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40007a10:	ea000002 	b	40007a20 <_svfprintf_r+0x48c>
40007a14:	e2477010 	sub	r7, r7, #16
40007a18:	e3570010 	cmp	r7, #16
40007a1c:	da000014 	ble	40007a74 <_svfprintf_r+0x4e0>
40007a20:	e2822001 	add	r2, r2, #1
40007a24:	e59f3b54 	ldr	r3, [pc, #2900]	; 40008580 <_svfprintf_r+0xfec>
40007a28:	e3520007 	cmp	r2, #7
40007a2c:	e2811010 	add	r1, r1, #16
40007a30:	e8800018 	stm	r0, {r3, r4}
40007a34:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007a38:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40007a3c:	d2800008 	addle	r0, r0, #8
40007a40:	dafffff3 	ble	40007a14 <_svfprintf_r+0x480>
40007a44:	e1a00005 	mov	r0, r5
40007a48:	e1a01006 	mov	r1, r6
40007a4c:	e28d2094 	add	r2, sp, #148	; 0x94
40007a50:	eb00116f 	bl	4000c014 <__ssprint_r>
40007a54:	e3500000 	cmp	r0, #0
40007a58:	1affff8e 	bne	40007898 <_svfprintf_r+0x304>
40007a5c:	e2477010 	sub	r7, r7, #16
40007a60:	e3570010 	cmp	r7, #16
40007a64:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40007a68:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007a6c:	e28d00c8 	add	r0, sp, #200	; 0xc8
40007a70:	caffffea 	bgt	40007a20 <_svfprintf_r+0x48c>
40007a74:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
40007a78:	e1a05007 	mov	r5, r7
40007a7c:	e1a07000 	mov	r7, r0
40007a80:	e2822001 	add	r2, r2, #1
40007a84:	e0854001 	add	r4, r5, r1
40007a88:	e3520007 	cmp	r2, #7
40007a8c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007a90:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007a94:	e587a000 	str	sl, [r7]
40007a98:	e5875004 	str	r5, [r7, #4]
40007a9c:	ca00035f 	bgt	40008820 <_svfprintf_r+0x128c>
40007aa0:	e2877008 	add	r7, r7, #8
40007aa4:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007aa8:	ea000178 	b	40008090 <_svfprintf_r+0xafc>
40007aac:	e1a031a4 	lsr	r3, r4, #3
40007ab0:	e1833e85 	orr	r3, r3, r5, lsl #29
40007ab4:	e1a001a5 	lsr	r0, r5, #3
40007ab8:	e2041007 	and	r1, r4, #7
40007abc:	e1a05000 	mov	r5, r0
40007ac0:	e1a04003 	mov	r4, r3
40007ac4:	e1940005 	orrs	r0, r4, r5
40007ac8:	e2813030 	add	r3, r1, #48	; 0x30
40007acc:	e1a06002 	mov	r6, r2
40007ad0:	e5c23000 	strb	r3, [r2]
40007ad4:	e2422001 	sub	r2, r2, #1
40007ad8:	1afffff3 	bne	40007aac <_svfprintf_r+0x518>
40007adc:	e59d4020 	ldr	r4, [sp, #32]
40007ae0:	e3140001 	tst	r4, #1
40007ae4:	e1a01006 	mov	r1, r6
40007ae8:	0a000348 	beq	40008810 <_svfprintf_r+0x127c>
40007aec:	e3530030 	cmp	r3, #48	; 0x30
40007af0:	059dc01c 	ldreq	ip, [sp, #28]
40007af4:	159d401c 	ldrne	r4, [sp, #28]
40007af8:	11a06002 	movne	r6, r2
40007afc:	0066c00c 	rsbeq	ip, r6, ip
40007b00:	13a03030 	movne	r3, #48	; 0x30
40007b04:	10664004 	rsbne	r4, r6, r4
40007b08:	058dc034 	streq	ip, [sp, #52]	; 0x34
40007b0c:	158d4034 	strne	r4, [sp, #52]	; 0x34
40007b10:	15413001 	strbne	r3, [r1, #-1]
40007b14:	eaffff98 	b	4000797c <_svfprintf_r+0x3e8>
40007b18:	e59dc020 	ldr	ip, [sp, #32]
40007b1c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007b20:	e21c3020 	ands	r3, ip, #32
40007b24:	0a00007c 	beq	40007d1c <_svfprintf_r+0x788>
40007b28:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007b2c:	e2843007 	add	r3, r4, #7
40007b30:	e3c33007 	bic	r3, r3, #7
40007b34:	e2835008 	add	r5, r3, #8
40007b38:	e58d5048 	str	r5, [sp, #72]	; 0x48
40007b3c:	e8930030 	ldm	r3, {r4, r5}
40007b40:	e3a03000 	mov	r3, #0
40007b44:	eaffff68 	b	400078ec <_svfprintf_r+0x358>
40007b48:	e5d38000 	ldrb	r8, [r3]
40007b4c:	e358002a 	cmp	r8, #42	; 0x2a
40007b50:	e2830001 	add	r0, r3, #1
40007b54:	0a00063c 	beq	4000944c <_svfprintf_r+0x1eb8>
40007b58:	e2481030 	sub	r1, r8, #48	; 0x30
40007b5c:	e3510009 	cmp	r1, #9
40007b60:	83a04000 	movhi	r4, #0
40007b64:	81a03000 	movhi	r3, r0
40007b68:	858d4028 	strhi	r4, [sp, #40]	; 0x28
40007b6c:	8afffed5 	bhi	400076c8 <_svfprintf_r+0x134>
40007b70:	e3a03000 	mov	r3, #0
40007b74:	e4d08001 	ldrb	r8, [r0], #1
40007b78:	e0833103 	add	r3, r3, r3, lsl #2
40007b7c:	e0813083 	add	r3, r1, r3, lsl #1
40007b80:	e2481030 	sub	r1, r8, #48	; 0x30
40007b84:	e3510009 	cmp	r1, #9
40007b88:	9afffff9 	bls	40007b74 <_svfprintf_r+0x5e0>
40007b8c:	e1833fc3 	orr	r3, r3, r3, asr #31
40007b90:	e58d3028 	str	r3, [sp, #40]	; 0x28
40007b94:	e1a03000 	mov	r3, r0
40007b98:	eafffeca 	b	400076c8 <_svfprintf_r+0x134>
40007b9c:	e59d4020 	ldr	r4, [sp, #32]
40007ba0:	e3844010 	orr	r4, r4, #16
40007ba4:	e58d4020 	str	r4, [sp, #32]
40007ba8:	e59d5020 	ldr	r5, [sp, #32]
40007bac:	e3150020 	tst	r5, #32
40007bb0:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007bb4:	1affff45 	bne	400078d0 <_svfprintf_r+0x33c>
40007bb8:	e59d5020 	ldr	r5, [sp, #32]
40007bbc:	e3150010 	tst	r5, #16
40007bc0:	1a00035d 	bne	4000893c <_svfprintf_r+0x13a8>
40007bc4:	e59d4020 	ldr	r4, [sp, #32]
40007bc8:	e3140040 	tst	r4, #64	; 0x40
40007bcc:	0a00035a 	beq	4000893c <_svfprintf_r+0x13a8>
40007bd0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007bd4:	e1d540b0 	ldrh	r4, [r5]
40007bd8:	e2855004 	add	r5, r5, #4
40007bdc:	e58d5048 	str	r5, [sp, #72]	; 0x48
40007be0:	e3a03001 	mov	r3, #1
40007be4:	e3a05000 	mov	r5, #0
40007be8:	eaffff3f 	b	400078ec <_svfprintf_r+0x358>
40007bec:	e59d5020 	ldr	r5, [sp, #32]
40007bf0:	e3855010 	orr	r5, r5, #16
40007bf4:	e58d5020 	str	r5, [sp, #32]
40007bf8:	e59dc020 	ldr	ip, [sp, #32]
40007bfc:	e31c0020 	tst	ip, #32
40007c00:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007c04:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007c08:	0a0000f9 	beq	40007ff4 <_svfprintf_r+0xa60>
40007c0c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007c10:	e2841007 	add	r1, r4, #7
40007c14:	e3c11007 	bic	r1, r1, #7
40007c18:	e891000c 	ldm	r1, {r2, r3}
40007c1c:	e2811008 	add	r1, r1, #8
40007c20:	e58d1048 	str	r1, [sp, #72]	; 0x48
40007c24:	e1a04002 	mov	r4, r2
40007c28:	e1a05003 	mov	r5, r3
40007c2c:	e3520000 	cmp	r2, #0
40007c30:	e2d30000 	sbcs	r0, r3, #0
40007c34:	ba0003e4 	blt	40008bcc <_svfprintf_r+0x1638>
40007c38:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007c3c:	e3a03001 	mov	r3, #1
40007c40:	eaffff2b 	b	400078f4 <_svfprintf_r+0x360>
40007c44:	e59d4020 	ldr	r4, [sp, #32]
40007c48:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007c4c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007c50:	e3140008 	tst	r4, #8
40007c54:	e2853007 	add	r3, r5, #7
40007c58:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007c5c:	e3c33007 	bic	r3, r3, #7
40007c60:	0a0003f0 	beq	40008c28 <_svfprintf_r+0x1694>
40007c64:	e283c008 	add	ip, r3, #8
40007c68:	e5934000 	ldr	r4, [r3]
40007c6c:	e5933004 	ldr	r3, [r3, #4]
40007c70:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007c74:	e58d4058 	str	r4, [sp, #88]	; 0x58
40007c78:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40007c7c:	e28d0058 	add	r0, sp, #88	; 0x58
40007c80:	e8900003 	ldm	r0, {r0, r1}
40007c84:	eb00103b 	bl	4000bd78 <__fpclassifyd>
40007c88:	e3500001 	cmp	r0, #1
40007c8c:	e28d0058 	add	r0, sp, #88	; 0x58
40007c90:	e8900003 	ldm	r0, {r0, r1}
40007c94:	1a0003d2 	bne	40008be4 <_svfprintf_r+0x1650>
40007c98:	e3a03000 	mov	r3, #0
40007c9c:	e3a02000 	mov	r2, #0
40007ca0:	eb001a37 	bl	4000e584 <__aeabi_dcmplt>
40007ca4:	e59d4020 	ldr	r4, [sp, #32]
40007ca8:	e3500000 	cmp	r0, #0
40007cac:	13a0a02d 	movne	sl, #45	; 0x2d
40007cb0:	e59f38cc 	ldr	r3, [pc, #2252]	; 40008584 <_svfprintf_r+0xff0>
40007cb4:	e3a05003 	mov	r5, #3
40007cb8:	e3a0c000 	mov	ip, #0
40007cbc:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40007cc0:	15cda077 	strbne	sl, [sp, #119]	; 0x77
40007cc4:	e3c44080 	bic	r4, r4, #128	; 0x80
40007cc8:	e3580047 	cmp	r8, #71	; 0x47
40007ccc:	e59f68b4 	ldr	r6, [pc, #2228]	; 40008588 <_svfprintf_r+0xff4>
40007cd0:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007cd4:	e58dc028 	str	ip, [sp, #40]	; 0x28
40007cd8:	e58d4020 	str	r4, [sp, #32]
40007cdc:	d1a06003 	movle	r6, r3
40007ce0:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007ce4:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007ce8:	eaffff2a 	b	40007998 <_svfprintf_r+0x404>
40007cec:	e59d4020 	ldr	r4, [sp, #32]
40007cf0:	e3844008 	orr	r4, r4, #8
40007cf4:	e58d4020 	str	r4, [sp, #32]
40007cf8:	e5d38000 	ldrb	r8, [r3]
40007cfc:	eafffe70 	b	400076c4 <_svfprintf_r+0x130>
40007d00:	e59d5020 	ldr	r5, [sp, #32]
40007d04:	e3855010 	orr	r5, r5, #16
40007d08:	e58d5020 	str	r5, [sp, #32]
40007d0c:	e59dc020 	ldr	ip, [sp, #32]
40007d10:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007d14:	e21c3020 	ands	r3, ip, #32
40007d18:	1affff82 	bne	40007b28 <_svfprintf_r+0x594>
40007d1c:	e59dc020 	ldr	ip, [sp, #32]
40007d20:	e21c2010 	ands	r2, ip, #16
40007d24:	0a0003d0 	beq	40008c6c <_svfprintf_r+0x16d8>
40007d28:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007d2c:	e5954000 	ldr	r4, [r5]
40007d30:	e2855004 	add	r5, r5, #4
40007d34:	e58d5048 	str	r5, [sp, #72]	; 0x48
40007d38:	e3a05000 	mov	r5, #0
40007d3c:	eafffeea 	b	400078ec <_svfprintf_r+0x358>
40007d40:	e59d5020 	ldr	r5, [sp, #32]
40007d44:	e3855020 	orr	r5, r5, #32
40007d48:	e58d5020 	str	r5, [sp, #32]
40007d4c:	e5d38000 	ldrb	r8, [r3]
40007d50:	eafffe5b 	b	400076c4 <_svfprintf_r+0x130>
40007d54:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007d58:	e5946000 	ldr	r6, [r4]
40007d5c:	e3a05000 	mov	r5, #0
40007d60:	e1560005 	cmp	r6, r5
40007d64:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007d68:	e2844004 	add	r4, r4, #4
40007d6c:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
40007d70:	0a000505 	beq	4000918c <_svfprintf_r+0x1bf8>
40007d74:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007d78:	e35c0000 	cmp	ip, #0
40007d7c:	e1a00006 	mov	r0, r6
40007d80:	ba0004e2 	blt	40009110 <_svfprintf_r+0x1b7c>
40007d84:	e1a01005 	mov	r1, r5
40007d88:	e1a0200c 	mov	r2, ip
40007d8c:	eb000c2d 	bl	4000ae48 <memchr>
40007d90:	e3500000 	cmp	r0, #0
40007d94:	0a00051b 	beq	40009208 <_svfprintf_r+0x1c74>
40007d98:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007d9c:	e0660000 	rsb	r0, r6, r0
40007da0:	e15c0000 	cmp	ip, r0
40007da4:	a1a0c000 	movge	ip, r0
40007da8:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007dac:	e1cc4fcc 	bic	r4, ip, ip, asr #31
40007db0:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007db4:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007db8:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40007dbc:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007dc0:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007dc4:	eafffef3 	b	40007998 <_svfprintf_r+0x404>
40007dc8:	e59d5020 	ldr	r5, [sp, #32]
40007dcc:	e59f47b8 	ldr	r4, [pc, #1976]	; 4000858c <_svfprintf_r+0xff8>
40007dd0:	e3150020 	tst	r5, #32
40007dd4:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007dd8:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007ddc:	e58d4068 	str	r4, [sp, #104]	; 0x68
40007de0:	0a000072 	beq	40007fb0 <_svfprintf_r+0xa1c>
40007de4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007de8:	e28c3007 	add	r3, ip, #7
40007dec:	e3c33007 	bic	r3, r3, #7
40007df0:	e2834008 	add	r4, r3, #8
40007df4:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007df8:	e8930030 	ldm	r3, {r4, r5}
40007dfc:	e59dc020 	ldr	ip, [sp, #32]
40007e00:	e31c0001 	tst	ip, #1
40007e04:	0a00023f 	beq	40008708 <_svfprintf_r+0x1174>
40007e08:	e1940005 	orrs	r0, r4, r5
40007e0c:	0a00023d 	beq	40008708 <_svfprintf_r+0x1174>
40007e10:	e3a03030 	mov	r3, #48	; 0x30
40007e14:	e38cc002 	orr	ip, ip, #2
40007e18:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40007e1c:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40007e20:	e58dc020 	str	ip, [sp, #32]
40007e24:	e3a03002 	mov	r3, #2
40007e28:	eafffeaf 	b	400078ec <_svfprintf_r+0x358>
40007e2c:	e5d38000 	ldrb	r8, [r3]
40007e30:	e3a0202b 	mov	r2, #43	; 0x2b
40007e34:	eafffe22 	b	400076c4 <_svfprintf_r+0x130>
40007e38:	e5d38000 	ldrb	r8, [r3]
40007e3c:	e358006c 	cmp	r8, #108	; 0x6c
40007e40:	059dc020 	ldreq	ip, [sp, #32]
40007e44:	159d4020 	ldrne	r4, [sp, #32]
40007e48:	e1a01003 	mov	r1, r3
40007e4c:	038cc020 	orreq	ip, ip, #32
40007e50:	13844010 	orrne	r4, r4, #16
40007e54:	02833001 	addeq	r3, r3, #1
40007e58:	058dc020 	streq	ip, [sp, #32]
40007e5c:	05d18001 	ldrbeq	r8, [r1, #1]
40007e60:	158d4020 	strne	r4, [sp, #32]
40007e64:	eafffe16 	b	400076c4 <_svfprintf_r+0x130>
40007e68:	e59dc020 	ldr	ip, [sp, #32]
40007e6c:	e31c0020 	tst	ip, #32
40007e70:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007e74:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007e78:	0a000371 	beq	40008c44 <_svfprintf_r+0x16b0>
40007e7c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007e80:	e5941000 	ldr	r1, [r4]
40007e84:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40007e88:	e1a05fc4 	asr	r5, r4, #31
40007e8c:	e1a03005 	mov	r3, r5
40007e90:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007e94:	e1a02004 	mov	r2, r4
40007e98:	e2855004 	add	r5, r5, #4
40007e9c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40007ea0:	e881000c 	stm	r1, {r2, r3}
40007ea4:	eafffddb 	b	40007618 <_svfprintf_r+0x84>
40007ea8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007eac:	e59d5020 	ldr	r5, [sp, #32]
40007eb0:	e28cc004 	add	ip, ip, #4
40007eb4:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007eb8:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40007ebc:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007ec0:	e59fc6c4 	ldr	ip, [pc, #1732]	; 4000858c <_svfprintf_r+0xff8>
40007ec4:	e3855002 	orr	r5, r5, #2
40007ec8:	e5934000 	ldr	r4, [r3]
40007ecc:	e3a08078 	mov	r8, #120	; 0x78
40007ed0:	e3a03030 	mov	r3, #48	; 0x30
40007ed4:	e58d5020 	str	r5, [sp, #32]
40007ed8:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40007edc:	e3a05000 	mov	r5, #0
40007ee0:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40007ee4:	e58dc068 	str	ip, [sp, #104]	; 0x68
40007ee8:	e3a03002 	mov	r3, #2
40007eec:	eafffe7e 	b	400078ec <_svfprintf_r+0x358>
40007ef0:	e59d5020 	ldr	r5, [sp, #32]
40007ef4:	e3855040 	orr	r5, r5, #64	; 0x40
40007ef8:	e58d5020 	str	r5, [sp, #32]
40007efc:	e5d38000 	ldrb	r8, [r3]
40007f00:	eafffdef 	b	400076c4 <_svfprintf_r+0x130>
40007f04:	e3520000 	cmp	r2, #0
40007f08:	e5d38000 	ldrb	r8, [r3]
40007f0c:	03a02020 	moveq	r2, #32
40007f10:	eafffdeb 	b	400076c4 <_svfprintf_r+0x130>
40007f14:	e59d5020 	ldr	r5, [sp, #32]
40007f18:	e3855001 	orr	r5, r5, #1
40007f1c:	e58d5020 	str	r5, [sp, #32]
40007f20:	e5d38000 	ldrb	r8, [r3]
40007f24:	eafffde6 	b	400076c4 <_svfprintf_r+0x130>
40007f28:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007f2c:	e59cc000 	ldr	ip, [ip]
40007f30:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007f34:	e35c0000 	cmp	ip, #0
40007f38:	e58dc044 	str	ip, [sp, #68]	; 0x44
40007f3c:	e2841004 	add	r1, r4, #4
40007f40:	bafffe3d 	blt	4000783c <_svfprintf_r+0x2a8>
40007f44:	e58d1048 	str	r1, [sp, #72]	; 0x48
40007f48:	e5d38000 	ldrb	r8, [r3]
40007f4c:	eafffddc 	b	400076c4 <_svfprintf_r+0x130>
40007f50:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007f54:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40007f58:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007f5c:	e5932000 	ldr	r2, [r3]
40007f60:	e3a0c001 	mov	ip, #1
40007f64:	e2844004 	add	r4, r4, #4
40007f68:	e3a03000 	mov	r3, #0
40007f6c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40007f70:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
40007f74:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007f78:	e1a0a003 	mov	sl, r3
40007f7c:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40007f80:	e58da028 	str	sl, [sp, #40]	; 0x28
40007f84:	e58da050 	str	sl, [sp, #80]	; 0x50
40007f88:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007f8c:	e28d60a0 	add	r6, sp, #160	; 0xa0
40007f90:	eafffe85 	b	400079ac <_svfprintf_r+0x418>
40007f94:	e59d5020 	ldr	r5, [sp, #32]
40007f98:	e59f45f0 	ldr	r4, [pc, #1520]	; 40008590 <_svfprintf_r+0xffc>
40007f9c:	e3150020 	tst	r5, #32
40007fa0:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007fa4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007fa8:	e58d4068 	str	r4, [sp, #104]	; 0x68
40007fac:	1affff8c 	bne	40007de4 <_svfprintf_r+0x850>
40007fb0:	e59d5020 	ldr	r5, [sp, #32]
40007fb4:	e3150010 	tst	r5, #16
40007fb8:	1a000266 	bne	40008958 <_svfprintf_r+0x13c4>
40007fbc:	e59d4020 	ldr	r4, [sp, #32]
40007fc0:	e3140040 	tst	r4, #64	; 0x40
40007fc4:	0a000263 	beq	40008958 <_svfprintf_r+0x13c4>
40007fc8:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007fcc:	e1d540b0 	ldrh	r4, [r5]
40007fd0:	e2855004 	add	r5, r5, #4
40007fd4:	e58d5048 	str	r5, [sp, #72]	; 0x48
40007fd8:	e3a05000 	mov	r5, #0
40007fdc:	eaffff86 	b	40007dfc <_svfprintf_r+0x868>
40007fe0:	e59dc020 	ldr	ip, [sp, #32]
40007fe4:	e31c0020 	tst	ip, #32
40007fe8:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007fec:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007ff0:	1affff05 	bne	40007c0c <_svfprintf_r+0x678>
40007ff4:	e59d5020 	ldr	r5, [sp, #32]
40007ff8:	e3150010 	tst	r5, #16
40007ffc:	0a000327 	beq	40008ca0 <_svfprintf_r+0x170c>
40008000:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008004:	e59c4000 	ldr	r4, [ip]
40008008:	e28cc004 	add	ip, ip, #4
4000800c:	e1a05fc4 	asr	r5, r4, #31
40008010:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008014:	e1a02004 	mov	r2, r4
40008018:	e1a03005 	mov	r3, r5
4000801c:	eaffff02 	b	40007c2c <_svfprintf_r+0x698>
40008020:	e59d5020 	ldr	r5, [sp, #32]
40008024:	e3855080 	orr	r5, r5, #128	; 0x80
40008028:	e58d5020 	str	r5, [sp, #32]
4000802c:	e5d38000 	ldrb	r8, [r3]
40008030:	eafffda3 	b	400076c4 <_svfprintf_r+0x130>
40008034:	e3a0c000 	mov	ip, #0
40008038:	e58dc044 	str	ip, [sp, #68]	; 0x44
4000803c:	e2481030 	sub	r1, r8, #48	; 0x30
40008040:	e1a0000c 	mov	r0, ip
40008044:	e4d38001 	ldrb	r8, [r3], #1
40008048:	e0800100 	add	r0, r0, r0, lsl #2
4000804c:	e0810080 	add	r0, r1, r0, lsl #1
40008050:	e2481030 	sub	r1, r8, #48	; 0x30
40008054:	e3510009 	cmp	r1, #9
40008058:	9afffff9 	bls	40008044 <_svfprintf_r+0xab0>
4000805c:	e58d0044 	str	r0, [sp, #68]	; 0x44
40008060:	eafffd98 	b	400076c8 <_svfprintf_r+0x134>
40008064:	e3580000 	cmp	r8, #0
40008068:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000806c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008070:	0afffe02 	beq	40007880 <_svfprintf_r+0x2ec>
40008074:	e3a03000 	mov	r3, #0
40008078:	e3a0c001 	mov	ip, #1
4000807c:	e1a0a003 	mov	sl, r3
40008080:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008084:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
40008088:	eaffffbb 	b	40007f7c <_svfprintf_r+0x9e8>
4000808c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008090:	e35a0000 	cmp	sl, #0
40008094:	0a00000a 	beq	400080c4 <_svfprintf_r+0xb30>
40008098:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000809c:	e2833001 	add	r3, r3, #1
400080a0:	e3530007 	cmp	r3, #7
400080a4:	e2844001 	add	r4, r4, #1
400080a8:	e28d2077 	add	r2, sp, #119	; 0x77
400080ac:	e58d3098 	str	r3, [sp, #152]	; 0x98
400080b0:	e3a03001 	mov	r3, #1
400080b4:	e887000c 	stm	r7, {r2, r3}
400080b8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400080bc:	d2877008 	addle	r7, r7, #8
400080c0:	ca00017e 	bgt	400086c0 <_svfprintf_r+0x112c>
400080c4:	e35b0000 	cmp	fp, #0
400080c8:	0a00000a 	beq	400080f8 <_svfprintf_r+0xb64>
400080cc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400080d0:	e2833001 	add	r3, r3, #1
400080d4:	e3530007 	cmp	r3, #7
400080d8:	e2844002 	add	r4, r4, #2
400080dc:	e28d2078 	add	r2, sp, #120	; 0x78
400080e0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400080e4:	e3a03002 	mov	r3, #2
400080e8:	e887000c 	stm	r7, {r2, r3}
400080ec:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400080f0:	d2877008 	addle	r7, r7, #8
400080f4:	ca00017a 	bgt	400086e4 <_svfprintf_r+0x1150>
400080f8:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
400080fc:	e3550080 	cmp	r5, #128	; 0x80
40008100:	0a0000e3 	beq	40008494 <_svfprintf_r+0xf00>
40008104:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008108:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
4000810c:	e063a00c 	rsb	sl, r3, ip
40008110:	e35a0000 	cmp	sl, #0
40008114:	da000034 	ble	400081ec <_svfprintf_r+0xc58>
40008118:	e35a0010 	cmp	sl, #16
4000811c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008120:	e59f5478 	ldr	r5, [pc, #1144]	; 400085a0 <_svfprintf_r+0x100c>
40008124:	da000020 	ble	400081ac <_svfprintf_r+0xc18>
40008128:	e1a02007 	mov	r2, r7
4000812c:	e1a01004 	mov	r1, r4
40008130:	e1a07005 	mov	r7, r5
40008134:	e3a0b010 	mov	fp, #16
40008138:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000813c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008140:	ea000002 	b	40008150 <_svfprintf_r+0xbbc>
40008144:	e24aa010 	sub	sl, sl, #16
40008148:	e35a0010 	cmp	sl, #16
4000814c:	da000013 	ble	400081a0 <_svfprintf_r+0xc0c>
40008150:	e2833001 	add	r3, r3, #1
40008154:	e3530007 	cmp	r3, #7
40008158:	e2811010 	add	r1, r1, #16
4000815c:	e8820a00 	stm	r2, {r9, fp}
40008160:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008164:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40008168:	d2822008 	addle	r2, r2, #8
4000816c:	dafffff4 	ble	40008144 <_svfprintf_r+0xbb0>
40008170:	e1a00004 	mov	r0, r4
40008174:	e1a01005 	mov	r1, r5
40008178:	e28d2094 	add	r2, sp, #148	; 0x94
4000817c:	eb000fa4 	bl	4000c014 <__ssprint_r>
40008180:	e3500000 	cmp	r0, #0
40008184:	1afffdc3 	bne	40007898 <_svfprintf_r+0x304>
40008188:	e24aa010 	sub	sl, sl, #16
4000818c:	e35a0010 	cmp	sl, #16
40008190:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008194:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008198:	e28d20c8 	add	r2, sp, #200	; 0xc8
4000819c:	caffffeb 	bgt	40008150 <_svfprintf_r+0xbbc>
400081a0:	e1a05007 	mov	r5, r7
400081a4:	e1a04001 	mov	r4, r1
400081a8:	e1a07002 	mov	r7, r2
400081ac:	e2833001 	add	r3, r3, #1
400081b0:	e3530007 	cmp	r3, #7
400081b4:	e084400a 	add	r4, r4, sl
400081b8:	e8870420 	stm	r7, {r5, sl}
400081bc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400081c0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400081c4:	d2877008 	addle	r7, r7, #8
400081c8:	da000007 	ble	400081ec <_svfprintf_r+0xc58>
400081cc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400081d0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400081d4:	e28d2094 	add	r2, sp, #148	; 0x94
400081d8:	eb000f8d 	bl	4000c014 <__ssprint_r>
400081dc:	e3500000 	cmp	r0, #0
400081e0:	1afffdac 	bne	40007898 <_svfprintf_r+0x304>
400081e4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400081e8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400081ec:	e59d5020 	ldr	r5, [sp, #32]
400081f0:	e3150c01 	tst	r5, #256	; 0x100
400081f4:	1a00004d 	bne	40008330 <_svfprintf_r+0xd9c>
400081f8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400081fc:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008200:	e2833001 	add	r3, r3, #1
40008204:	e084400c 	add	r4, r4, ip
40008208:	e3530007 	cmp	r3, #7
4000820c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008210:	e8871040 	stm	r7, {r6, ip}
40008214:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008218:	ca000118 	bgt	40008680 <_svfprintf_r+0x10ec>
4000821c:	e2877008 	add	r7, r7, #8
40008220:	e59dc020 	ldr	ip, [sp, #32]
40008224:	e31c0004 	tst	ip, #4
40008228:	0a000033 	beq	400082fc <_svfprintf_r+0xd68>
4000822c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008230:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40008234:	e060500c 	rsb	r5, r0, ip
40008238:	e3550000 	cmp	r5, #0
4000823c:	da00002e 	ble	400082fc <_svfprintf_r+0xd68>
40008240:	e3550010 	cmp	r5, #16
40008244:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008248:	e59fa330 	ldr	sl, [pc, #816]	; 40008580 <_svfprintf_r+0xfec>
4000824c:	da00001b 	ble	400082c0 <_svfprintf_r+0xd2c>
40008250:	e3a06010 	mov	r6, #16
40008254:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40008258:	e59db030 	ldr	fp, [sp, #48]	; 0x30
4000825c:	ea000002 	b	4000826c <_svfprintf_r+0xcd8>
40008260:	e2455010 	sub	r5, r5, #16
40008264:	e3550010 	cmp	r5, #16
40008268:	da000014 	ble	400082c0 <_svfprintf_r+0xd2c>
4000826c:	e2833001 	add	r3, r3, #1
40008270:	e59f1308 	ldr	r1, [pc, #776]	; 40008580 <_svfprintf_r+0xfec>
40008274:	e3530007 	cmp	r3, #7
40008278:	e2844010 	add	r4, r4, #16
4000827c:	e8870042 	stm	r7, {r1, r6}
40008280:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008284:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008288:	d2877008 	addle	r7, r7, #8
4000828c:	dafffff3 	ble	40008260 <_svfprintf_r+0xccc>
40008290:	e1a00008 	mov	r0, r8
40008294:	e1a0100b 	mov	r1, fp
40008298:	e28d2094 	add	r2, sp, #148	; 0x94
4000829c:	eb000f5c 	bl	4000c014 <__ssprint_r>
400082a0:	e3500000 	cmp	r0, #0
400082a4:	1afffd7b 	bne	40007898 <_svfprintf_r+0x304>
400082a8:	e2455010 	sub	r5, r5, #16
400082ac:	e28d3098 	add	r3, sp, #152	; 0x98
400082b0:	e3550010 	cmp	r5, #16
400082b4:	e8930018 	ldm	r3, {r3, r4}
400082b8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400082bc:	caffffea 	bgt	4000826c <_svfprintf_r+0xcd8>
400082c0:	e2833001 	add	r3, r3, #1
400082c4:	e0844005 	add	r4, r4, r5
400082c8:	e3530007 	cmp	r3, #7
400082cc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400082d0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400082d4:	e587a000 	str	sl, [r7]
400082d8:	e5875004 	str	r5, [r7, #4]
400082dc:	da000006 	ble	400082fc <_svfprintf_r+0xd68>
400082e0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400082e4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400082e8:	e28d2094 	add	r2, sp, #148	; 0x94
400082ec:	eb000f48 	bl	4000c014 <__ssprint_r>
400082f0:	e3500000 	cmp	r0, #0
400082f4:	1afffd67 	bne	40007898 <_svfprintf_r+0x304>
400082f8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400082fc:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40008300:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008304:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40008308:	e15c0000 	cmp	ip, r0
4000830c:	a085500c 	addge	r5, r5, ip
40008310:	b0855000 	addlt	r5, r5, r0
40008314:	e3540000 	cmp	r4, #0
40008318:	e58d5040 	str	r5, [sp, #64]	; 0x40
4000831c:	1a0000e0 	bne	400086a4 <_svfprintf_r+0x1110>
40008320:	e3a03000 	mov	r3, #0
40008324:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008328:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000832c:	eafffcb9 	b	40007618 <_svfprintf_r+0x84>
40008330:	e3580065 	cmp	r8, #101	; 0x65
40008334:	da00009c 	ble	400085ac <_svfprintf_r+0x1018>
40008338:	e28d0058 	add	r0, sp, #88	; 0x58
4000833c:	e8900003 	ldm	r0, {r0, r1}
40008340:	e3a02000 	mov	r2, #0
40008344:	e3a03000 	mov	r3, #0
40008348:	eb001887 	bl	4000e56c <__aeabi_dcmpeq>
4000834c:	e3500000 	cmp	r0, #0
40008350:	0a0000ee 	beq	40008710 <_svfprintf_r+0x117c>
40008354:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008358:	e59f023c 	ldr	r0, [pc, #572]	; 4000859c <_svfprintf_r+0x1008>
4000835c:	e2833001 	add	r3, r3, #1
40008360:	e2844001 	add	r4, r4, #1
40008364:	e3530007 	cmp	r3, #7
40008368:	e3a02001 	mov	r2, #1
4000836c:	e5870000 	str	r0, [r7]
40008370:	e5872004 	str	r2, [r7, #4]
40008374:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008378:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000837c:	d2877008 	addle	r7, r7, #8
40008380:	ca000252 	bgt	40008cd0 <_svfprintf_r+0x173c>
40008384:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008388:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000838c:	e1530005 	cmp	r3, r5
40008390:	ba000002 	blt	400083a0 <_svfprintf_r+0xe0c>
40008394:	e59dc020 	ldr	ip, [sp, #32]
40008398:	e31c0001 	tst	ip, #1
4000839c:	0affff9f 	beq	40008220 <_svfprintf_r+0xc8c>
400083a0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400083a4:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
400083a8:	e2833001 	add	r3, r3, #1
400083ac:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400083b0:	e0844005 	add	r4, r4, r5
400083b4:	e3530007 	cmp	r3, #7
400083b8:	e587c000 	str	ip, [r7]
400083bc:	e5875004 	str	r5, [r7, #4]
400083c0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400083c4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400083c8:	d2877008 	addle	r7, r7, #8
400083cc:	ca000289 	bgt	40008df8 <_svfprintf_r+0x1864>
400083d0:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400083d4:	e2456001 	sub	r6, r5, #1
400083d8:	e3560000 	cmp	r6, #0
400083dc:	daffff8f 	ble	40008220 <_svfprintf_r+0xc8c>
400083e0:	e3560010 	cmp	r6, #16
400083e4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400083e8:	e59f51b0 	ldr	r5, [pc, #432]	; 400085a0 <_svfprintf_r+0x100c>
400083ec:	da00014a 	ble	4000891c <_svfprintf_r+0x1388>
400083f0:	e3a08010 	mov	r8, #16
400083f4:	e59da038 	ldr	sl, [sp, #56]	; 0x38
400083f8:	e59db030 	ldr	fp, [sp, #48]	; 0x30
400083fc:	ea000002 	b	4000840c <_svfprintf_r+0xe78>
40008400:	e2466010 	sub	r6, r6, #16
40008404:	e3560010 	cmp	r6, #16
40008408:	da000143 	ble	4000891c <_svfprintf_r+0x1388>
4000840c:	e2833001 	add	r3, r3, #1
40008410:	e3530007 	cmp	r3, #7
40008414:	e2844010 	add	r4, r4, #16
40008418:	e5879000 	str	r9, [r7]
4000841c:	e5878004 	str	r8, [r7, #4]
40008420:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008424:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008428:	d2877008 	addle	r7, r7, #8
4000842c:	dafffff3 	ble	40008400 <_svfprintf_r+0xe6c>
40008430:	e1a0000a 	mov	r0, sl
40008434:	e1a0100b 	mov	r1, fp
40008438:	e28d2094 	add	r2, sp, #148	; 0x94
4000843c:	eb000ef4 	bl	4000c014 <__ssprint_r>
40008440:	e3500000 	cmp	r0, #0
40008444:	1afffd13 	bne	40007898 <_svfprintf_r+0x304>
40008448:	e28d3098 	add	r3, sp, #152	; 0x98
4000844c:	e8930018 	ldm	r3, {r3, r4}
40008450:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008454:	eaffffe9 	b	40008400 <_svfprintf_r+0xe6c>
40008458:	e3530000 	cmp	r3, #0
4000845c:	158d2034 	strne	r2, [sp, #52]	; 0x34
40008460:	128d60c8 	addne	r6, sp, #200	; 0xc8
40008464:	1afffd44 	bne	4000797c <_svfprintf_r+0x3e8>
40008468:	e59d4020 	ldr	r4, [sp, #32]
4000846c:	e3140001 	tst	r4, #1
40008470:	128d6f42 	addne	r6, sp, #264	; 0x108
40008474:	13a03030 	movne	r3, #48	; 0x30
40008478:	159d501c 	ldrne	r5, [sp, #28]
4000847c:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40008480:	10665005 	rsbne	r5, r6, r5
40008484:	158d5034 	strne	r5, [sp, #52]	; 0x34
40008488:	058d3034 	streq	r3, [sp, #52]	; 0x34
4000848c:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40008490:	eafffd39 	b	4000797c <_svfprintf_r+0x3e8>
40008494:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008498:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000849c:	e065a00c 	rsb	sl, r5, ip
400084a0:	e35a0000 	cmp	sl, #0
400084a4:	daffff16 	ble	40008104 <_svfprintf_r+0xb70>
400084a8:	e35a0010 	cmp	sl, #16
400084ac:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400084b0:	e59f50e8 	ldr	r5, [pc, #232]	; 400085a0 <_svfprintf_r+0x100c>
400084b4:	da000020 	ble	4000853c <_svfprintf_r+0xfa8>
400084b8:	e1a02007 	mov	r2, r7
400084bc:	e1a01004 	mov	r1, r4
400084c0:	e1a07005 	mov	r7, r5
400084c4:	e3a0b010 	mov	fp, #16
400084c8:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
400084cc:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400084d0:	ea000002 	b	400084e0 <_svfprintf_r+0xf4c>
400084d4:	e24aa010 	sub	sl, sl, #16
400084d8:	e35a0010 	cmp	sl, #16
400084dc:	da000013 	ble	40008530 <_svfprintf_r+0xf9c>
400084e0:	e2833001 	add	r3, r3, #1
400084e4:	e3530007 	cmp	r3, #7
400084e8:	e2811010 	add	r1, r1, #16
400084ec:	e8820a00 	stm	r2, {r9, fp}
400084f0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400084f4:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400084f8:	d2822008 	addle	r2, r2, #8
400084fc:	dafffff4 	ble	400084d4 <_svfprintf_r+0xf40>
40008500:	e1a00004 	mov	r0, r4
40008504:	e1a01005 	mov	r1, r5
40008508:	e28d2094 	add	r2, sp, #148	; 0x94
4000850c:	eb000ec0 	bl	4000c014 <__ssprint_r>
40008510:	e3500000 	cmp	r0, #0
40008514:	1afffcdf 	bne	40007898 <_svfprintf_r+0x304>
40008518:	e24aa010 	sub	sl, sl, #16
4000851c:	e35a0010 	cmp	sl, #16
40008520:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008524:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008528:	e28d20c8 	add	r2, sp, #200	; 0xc8
4000852c:	caffffeb 	bgt	400084e0 <_svfprintf_r+0xf4c>
40008530:	e1a05007 	mov	r5, r7
40008534:	e1a04001 	mov	r4, r1
40008538:	e1a07002 	mov	r7, r2
4000853c:	e2833001 	add	r3, r3, #1
40008540:	e3530007 	cmp	r3, #7
40008544:	e084400a 	add	r4, r4, sl
40008548:	e8870420 	stm	r7, {r5, sl}
4000854c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008550:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008554:	d2877008 	addle	r7, r7, #8
40008558:	dafffee9 	ble	40008104 <_svfprintf_r+0xb70>
4000855c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008560:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008564:	e28d2094 	add	r2, sp, #148	; 0x94
40008568:	eb000ea9 	bl	4000c014 <__ssprint_r>
4000856c:	e3500000 	cmp	r0, #0
40008570:	1afffcc8 	bne	40007898 <_svfprintf_r+0x304>
40008574:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008578:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000857c:	eafffee0 	b	40008104 <_svfprintf_r+0xb70>
40008580:	40017448 	andmi	r7, r1, r8, asr #8
40008584:	400177ac 	andmi	r7, r1, ip, lsr #15
40008588:	400177b0 			; <UNDEFINED> instruction: 0x400177b0
4000858c:	400177d0 	ldrdmi	r7, [r1], -r0
40008590:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
40008594:	400177b4 			; <UNDEFINED> instruction: 0x400177b4
40008598:	400177b8 			; <UNDEFINED> instruction: 0x400177b8
4000859c:	400177ec 	andmi	r7, r1, ip, ror #15
400085a0:	40017458 	andmi	r7, r1, r8, asr r4
400085a4:	400177e4 	andmi	r7, r1, r4, ror #15
400085a8:	66666667 	strbtvs	r6, [r6], -r7, ror #12
400085ac:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400085b0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400085b4:	e3550001 	cmp	r5, #1
400085b8:	e2888001 	add	r8, r8, #1
400085bc:	e2844001 	add	r4, r4, #1
400085c0:	da00014e 	ble	40008b00 <_svfprintf_r+0x156c>
400085c4:	e3580007 	cmp	r8, #7
400085c8:	e3a03001 	mov	r3, #1
400085cc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400085d0:	e5876000 	str	r6, [r7]
400085d4:	e58d8098 	str	r8, [sp, #152]	; 0x98
400085d8:	e5873004 	str	r3, [r7, #4]
400085dc:	d2877008 	addle	r7, r7, #8
400085e0:	ca000151 	bgt	40008b2c <_svfprintf_r+0x1598>
400085e4:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
400085e8:	e2888001 	add	r8, r8, #1
400085ec:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400085f0:	e3580007 	cmp	r8, #7
400085f4:	e0844005 	add	r4, r4, r5
400085f8:	e587c000 	str	ip, [r7]
400085fc:	e5875004 	str	r5, [r7, #4]
40008600:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008604:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008608:	d2877008 	addle	r7, r7, #8
4000860c:	ca000150 	bgt	40008b54 <_svfprintf_r+0x15c0>
40008610:	e28d0058 	add	r0, sp, #88	; 0x58
40008614:	e8900003 	ldm	r0, {r0, r1}
40008618:	e3a02000 	mov	r2, #0
4000861c:	e3a03000 	mov	r3, #0
40008620:	eb0017d1 	bl	4000e56c <__aeabi_dcmpeq>
40008624:	e3500000 	cmp	r0, #0
40008628:	1a000086 	bne	40008848 <_svfprintf_r+0x12b4>
4000862c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008630:	e2888001 	add	r8, r8, #1
40008634:	e2453001 	sub	r3, r5, #1
40008638:	e2866001 	add	r6, r6, #1
4000863c:	e0844003 	add	r4, r4, r3
40008640:	e3580007 	cmp	r8, #7
40008644:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008648:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000864c:	e5876000 	str	r6, [r7]
40008650:	e5873004 	str	r3, [r7, #4]
40008654:	ca0000a6 	bgt	400088f4 <_svfprintf_r+0x1360>
40008658:	e2877008 	add	r7, r7, #8
4000865c:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
40008660:	e2888001 	add	r8, r8, #1
40008664:	e0854004 	add	r4, r5, r4
40008668:	e28d3084 	add	r3, sp, #132	; 0x84
4000866c:	e3580007 	cmp	r8, #7
40008670:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008674:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008678:	e8870028 	stm	r7, {r3, r5}
4000867c:	dafffee6 	ble	4000821c <_svfprintf_r+0xc88>
40008680:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008684:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008688:	e28d2094 	add	r2, sp, #148	; 0x94
4000868c:	eb000e60 	bl	4000c014 <__ssprint_r>
40008690:	e3500000 	cmp	r0, #0
40008694:	1afffc7f 	bne	40007898 <_svfprintf_r+0x304>
40008698:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000869c:	e28d70c8 	add	r7, sp, #200	; 0xc8
400086a0:	eafffede 	b	40008220 <_svfprintf_r+0xc8c>
400086a4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400086a8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400086ac:	e28d2094 	add	r2, sp, #148	; 0x94
400086b0:	eb000e57 	bl	4000c014 <__ssprint_r>
400086b4:	e3500000 	cmp	r0, #0
400086b8:	0affff18 	beq	40008320 <_svfprintf_r+0xd8c>
400086bc:	eafffc75 	b	40007898 <_svfprintf_r+0x304>
400086c0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400086c4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400086c8:	e28d2094 	add	r2, sp, #148	; 0x94
400086cc:	eb000e50 	bl	4000c014 <__ssprint_r>
400086d0:	e3500000 	cmp	r0, #0
400086d4:	1afffc6f 	bne	40007898 <_svfprintf_r+0x304>
400086d8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400086dc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400086e0:	eafffe77 	b	400080c4 <_svfprintf_r+0xb30>
400086e4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400086e8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400086ec:	e28d2094 	add	r2, sp, #148	; 0x94
400086f0:	eb000e47 	bl	4000c014 <__ssprint_r>
400086f4:	e3500000 	cmp	r0, #0
400086f8:	1afffc66 	bne	40007898 <_svfprintf_r+0x304>
400086fc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008700:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008704:	eafffe7b 	b	400080f8 <_svfprintf_r+0xb64>
40008708:	e3a03002 	mov	r3, #2
4000870c:	eafffc76 	b	400078ec <_svfprintf_r+0x358>
40008710:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008714:	e3530000 	cmp	r3, #0
40008718:	da000175 	ble	40008cf4 <_svfprintf_r+0x1760>
4000871c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40008720:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008724:	e155000c 	cmp	r5, ip
40008728:	a1a0500c 	movge	r5, ip
4000872c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40008730:	e3550000 	cmp	r5, #0
40008734:	e086b00c 	add	fp, r6, ip
40008738:	da000009 	ble	40008764 <_svfprintf_r+0x11d0>
4000873c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008740:	e2833001 	add	r3, r3, #1
40008744:	e0844005 	add	r4, r4, r5
40008748:	e3530007 	cmp	r3, #7
4000874c:	e5876000 	str	r6, [r7]
40008750:	e5875004 	str	r5, [r7, #4]
40008754:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008758:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000875c:	d2877008 	addle	r7, r7, #8
40008760:	ca000274 	bgt	40009138 <_svfprintf_r+0x1ba4>
40008764:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40008768:	e1c55fc5 	bic	r5, r5, r5, asr #31
4000876c:	e065800c 	rsb	r8, r5, ip
40008770:	e3580000 	cmp	r8, #0
40008774:	da000090 	ble	400089bc <_svfprintf_r+0x1428>
40008778:	e3580010 	cmp	r8, #16
4000877c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008780:	e51f51e8 	ldr	r5, [pc, #-488]	; 400085a0 <_svfprintf_r+0x100c>
40008784:	da00007c 	ble	4000897c <_svfprintf_r+0x13e8>
40008788:	e1a02007 	mov	r2, r7
4000878c:	e1a01004 	mov	r1, r4
40008790:	e1a07005 	mov	r7, r5
40008794:	e3a0a010 	mov	sl, #16
40008798:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000879c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400087a0:	ea000002 	b	400087b0 <_svfprintf_r+0x121c>
400087a4:	e2488010 	sub	r8, r8, #16
400087a8:	e3580010 	cmp	r8, #16
400087ac:	da00006f 	ble	40008970 <_svfprintf_r+0x13dc>
400087b0:	e2833001 	add	r3, r3, #1
400087b4:	e3530007 	cmp	r3, #7
400087b8:	e2811010 	add	r1, r1, #16
400087bc:	e8820600 	stm	r2, {r9, sl}
400087c0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400087c4:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400087c8:	d2822008 	addle	r2, r2, #8
400087cc:	dafffff4 	ble	400087a4 <_svfprintf_r+0x1210>
400087d0:	e1a00004 	mov	r0, r4
400087d4:	e1a01005 	mov	r1, r5
400087d8:	e28d2094 	add	r2, sp, #148	; 0x94
400087dc:	eb000e0c 	bl	4000c014 <__ssprint_r>
400087e0:	e3500000 	cmp	r0, #0
400087e4:	1afffc2b 	bne	40007898 <_svfprintf_r+0x304>
400087e8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400087ec:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400087f0:	e28d20c8 	add	r2, sp, #200	; 0xc8
400087f4:	eaffffea 	b	400087a4 <_svfprintf_r+0x1210>
400087f8:	e3550000 	cmp	r5, #0
400087fc:	03540009 	cmpeq	r4, #9
40008800:	8a0000dd 	bhi	40008b7c <_svfprintf_r+0x15e8>
40008804:	e2844030 	add	r4, r4, #48	; 0x30
40008808:	e28d6f42 	add	r6, sp, #264	; 0x108
4000880c:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
40008810:	e59d501c 	ldr	r5, [sp, #28]
40008814:	e0665005 	rsb	r5, r6, r5
40008818:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000881c:	eafffc56 	b	4000797c <_svfprintf_r+0x3e8>
40008820:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008824:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008828:	e28d2094 	add	r2, sp, #148	; 0x94
4000882c:	eb000df8 	bl	4000c014 <__ssprint_r>
40008830:	e3500000 	cmp	r0, #0
40008834:	1afffc17 	bne	40007898 <_svfprintf_r+0x304>
40008838:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000883c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008840:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008844:	eafffe11 	b	40008090 <_svfprintf_r+0xafc>
40008848:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000884c:	e24c6001 	sub	r6, ip, #1
40008850:	e3560000 	cmp	r6, #0
40008854:	daffff80 	ble	4000865c <_svfprintf_r+0x10c8>
40008858:	e3560010 	cmp	r6, #16
4000885c:	e51f52c4 	ldr	r5, [pc, #-708]	; 400085a0 <_svfprintf_r+0x100c>
40008860:	da00001c 	ble	400088d8 <_svfprintf_r+0x1344>
40008864:	e58d5028 	str	r5, [sp, #40]	; 0x28
40008868:	e3a0a010 	mov	sl, #16
4000886c:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40008870:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008874:	ea000002 	b	40008884 <_svfprintf_r+0x12f0>
40008878:	e2466010 	sub	r6, r6, #16
4000887c:	e3560010 	cmp	r6, #16
40008880:	da000013 	ble	400088d4 <_svfprintf_r+0x1340>
40008884:	e2888001 	add	r8, r8, #1
40008888:	e3580007 	cmp	r8, #7
4000888c:	e2844010 	add	r4, r4, #16
40008890:	e8870600 	stm	r7, {r9, sl}
40008894:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008898:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000889c:	d2877008 	addle	r7, r7, #8
400088a0:	dafffff4 	ble	40008878 <_svfprintf_r+0x12e4>
400088a4:	e1a0000b 	mov	r0, fp
400088a8:	e1a01005 	mov	r1, r5
400088ac:	e28d2094 	add	r2, sp, #148	; 0x94
400088b0:	eb000dd7 	bl	4000c014 <__ssprint_r>
400088b4:	e3500000 	cmp	r0, #0
400088b8:	1afffbf6 	bne	40007898 <_svfprintf_r+0x304>
400088bc:	e2466010 	sub	r6, r6, #16
400088c0:	e3560010 	cmp	r6, #16
400088c4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400088c8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400088cc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400088d0:	caffffeb 	bgt	40008884 <_svfprintf_r+0x12f0>
400088d4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400088d8:	e2888001 	add	r8, r8, #1
400088dc:	e0844006 	add	r4, r4, r6
400088e0:	e3580007 	cmp	r8, #7
400088e4:	e58d8098 	str	r8, [sp, #152]	; 0x98
400088e8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400088ec:	e8870060 	stm	r7, {r5, r6}
400088f0:	daffff58 	ble	40008658 <_svfprintf_r+0x10c4>
400088f4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400088f8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400088fc:	e28d2094 	add	r2, sp, #148	; 0x94
40008900:	eb000dc3 	bl	4000c014 <__ssprint_r>
40008904:	e3500000 	cmp	r0, #0
40008908:	1afffbe2 	bne	40007898 <_svfprintf_r+0x304>
4000890c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008910:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40008914:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008918:	eaffff4f 	b	4000865c <_svfprintf_r+0x10c8>
4000891c:	e2833001 	add	r3, r3, #1
40008920:	e0844006 	add	r4, r4, r6
40008924:	e3530007 	cmp	r3, #7
40008928:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000892c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008930:	e8870060 	stm	r7, {r5, r6}
40008934:	dafffe38 	ble	4000821c <_svfprintf_r+0xc88>
40008938:	eaffff50 	b	40008680 <_svfprintf_r+0x10ec>
4000893c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008940:	e59c4000 	ldr	r4, [ip]
40008944:	e28cc004 	add	ip, ip, #4
40008948:	e3a03001 	mov	r3, #1
4000894c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008950:	e3a05000 	mov	r5, #0
40008954:	eafffbe4 	b	400078ec <_svfprintf_r+0x358>
40008958:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000895c:	e59c4000 	ldr	r4, [ip]
40008960:	e28cc004 	add	ip, ip, #4
40008964:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008968:	e3a05000 	mov	r5, #0
4000896c:	eafffd22 	b	40007dfc <_svfprintf_r+0x868>
40008970:	e1a05007 	mov	r5, r7
40008974:	e1a04001 	mov	r4, r1
40008978:	e1a07002 	mov	r7, r2
4000897c:	e2833001 	add	r3, r3, #1
40008980:	e3530007 	cmp	r3, #7
40008984:	e0844008 	add	r4, r4, r8
40008988:	e8870120 	stm	r7, {r5, r8}
4000898c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008990:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008994:	d2877008 	addle	r7, r7, #8
40008998:	da000007 	ble	400089bc <_svfprintf_r+0x1428>
4000899c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400089a0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400089a4:	e28d2094 	add	r2, sp, #148	; 0x94
400089a8:	eb000d99 	bl	4000c014 <__ssprint_r>
400089ac:	e3500000 	cmp	r0, #0
400089b0:	1afffbb8 	bne	40007898 <_svfprintf_r+0x304>
400089b4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400089b8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400089bc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400089c0:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400089c4:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400089c8:	e1530005 	cmp	r3, r5
400089cc:	e086600c 	add	r6, r6, ip
400089d0:	ba000035 	blt	40008aac <_svfprintf_r+0x1518>
400089d4:	e59d5020 	ldr	r5, [sp, #32]
400089d8:	e3150001 	tst	r5, #1
400089dc:	1a000032 	bne	40008aac <_svfprintf_r+0x1518>
400089e0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400089e4:	e066500b 	rsb	r5, r6, fp
400089e8:	e063300c 	rsb	r3, r3, ip
400089ec:	e1550003 	cmp	r5, r3
400089f0:	a1a05003 	movge	r5, r3
400089f4:	e3550000 	cmp	r5, #0
400089f8:	da000009 	ble	40008a24 <_svfprintf_r+0x1490>
400089fc:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40008a00:	e2822001 	add	r2, r2, #1
40008a04:	e0844005 	add	r4, r4, r5
40008a08:	e3520007 	cmp	r2, #7
40008a0c:	e5876000 	str	r6, [r7]
40008a10:	e5875004 	str	r5, [r7, #4]
40008a14:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008a18:	e58d2098 	str	r2, [sp, #152]	; 0x98
40008a1c:	d2877008 	addle	r7, r7, #8
40008a20:	ca0001cd 	bgt	4000915c <_svfprintf_r+0x1bc8>
40008a24:	e1c55fc5 	bic	r5, r5, r5, asr #31
40008a28:	e0656003 	rsb	r6, r5, r3
40008a2c:	e3560000 	cmp	r6, #0
40008a30:	dafffdfa 	ble	40008220 <_svfprintf_r+0xc8c>
40008a34:	e3560010 	cmp	r6, #16
40008a38:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008a3c:	e51f54a4 	ldr	r5, [pc, #-1188]	; 400085a0 <_svfprintf_r+0x100c>
40008a40:	daffffb5 	ble	4000891c <_svfprintf_r+0x1388>
40008a44:	e3a08010 	mov	r8, #16
40008a48:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40008a4c:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40008a50:	ea000002 	b	40008a60 <_svfprintf_r+0x14cc>
40008a54:	e2466010 	sub	r6, r6, #16
40008a58:	e3560010 	cmp	r6, #16
40008a5c:	daffffae 	ble	4000891c <_svfprintf_r+0x1388>
40008a60:	e2833001 	add	r3, r3, #1
40008a64:	e3530007 	cmp	r3, #7
40008a68:	e2844010 	add	r4, r4, #16
40008a6c:	e5879000 	str	r9, [r7]
40008a70:	e5878004 	str	r8, [r7, #4]
40008a74:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008a78:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008a7c:	d2877008 	addle	r7, r7, #8
40008a80:	dafffff3 	ble	40008a54 <_svfprintf_r+0x14c0>
40008a84:	e1a0000a 	mov	r0, sl
40008a88:	e1a0100b 	mov	r1, fp
40008a8c:	e28d2094 	add	r2, sp, #148	; 0x94
40008a90:	eb000d5f 	bl	4000c014 <__ssprint_r>
40008a94:	e3500000 	cmp	r0, #0
40008a98:	1afffb7e 	bne	40007898 <_svfprintf_r+0x304>
40008a9c:	e28d3098 	add	r3, sp, #152	; 0x98
40008aa0:	e8930018 	ldm	r3, {r3, r4}
40008aa4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008aa8:	eaffffe9 	b	40008a54 <_svfprintf_r+0x14c0>
40008aac:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40008ab0:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008ab4:	e2822001 	add	r2, r2, #1
40008ab8:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
40008abc:	e084400c 	add	r4, r4, ip
40008ac0:	e3520007 	cmp	r2, #7
40008ac4:	e8871020 	stm	r7, {r5, ip}
40008ac8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008acc:	e58d2098 	str	r2, [sp, #152]	; 0x98
40008ad0:	d2877008 	addle	r7, r7, #8
40008ad4:	daffffc1 	ble	400089e0 <_svfprintf_r+0x144c>
40008ad8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008adc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008ae0:	e28d2094 	add	r2, sp, #148	; 0x94
40008ae4:	eb000d4a 	bl	4000c014 <__ssprint_r>
40008ae8:	e3500000 	cmp	r0, #0
40008aec:	1afffb69 	bne	40007898 <_svfprintf_r+0x304>
40008af0:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008af4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008af8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008afc:	eaffffb7 	b	400089e0 <_svfprintf_r+0x144c>
40008b00:	e59dc020 	ldr	ip, [sp, #32]
40008b04:	e31c0001 	tst	ip, #1
40008b08:	1afffead 	bne	400085c4 <_svfprintf_r+0x1030>
40008b0c:	e3a03001 	mov	r3, #1
40008b10:	e3580007 	cmp	r8, #7
40008b14:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008b18:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008b1c:	e5876000 	str	r6, [r7]
40008b20:	e5873004 	str	r3, [r7, #4]
40008b24:	dafffecb 	ble	40008658 <_svfprintf_r+0x10c4>
40008b28:	eaffff71 	b	400088f4 <_svfprintf_r+0x1360>
40008b2c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008b30:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008b34:	e28d2094 	add	r2, sp, #148	; 0x94
40008b38:	eb000d35 	bl	4000c014 <__ssprint_r>
40008b3c:	e3500000 	cmp	r0, #0
40008b40:	1afffb54 	bne	40007898 <_svfprintf_r+0x304>
40008b44:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008b48:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40008b4c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008b50:	eafffea3 	b	400085e4 <_svfprintf_r+0x1050>
40008b54:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008b58:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008b5c:	e28d2094 	add	r2, sp, #148	; 0x94
40008b60:	eb000d2b 	bl	4000c014 <__ssprint_r>
40008b64:	e3500000 	cmp	r0, #0
40008b68:	1afffb4a 	bne	40007898 <_svfprintf_r+0x304>
40008b6c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008b70:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40008b74:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008b78:	eafffea4 	b	40008610 <_svfprintf_r+0x107c>
40008b7c:	e28db0c7 	add	fp, sp, #199	; 0xc7
40008b80:	e1a00004 	mov	r0, r4
40008b84:	e1a01005 	mov	r1, r5
40008b88:	e3a0200a 	mov	r2, #10
40008b8c:	e3a03000 	mov	r3, #0
40008b90:	eb0016aa 	bl	4000e640 <__aeabi_uldivmod>
40008b94:	e2822030 	add	r2, r2, #48	; 0x30
40008b98:	e5cb2000 	strb	r2, [fp]
40008b9c:	e1a00004 	mov	r0, r4
40008ba0:	e1a01005 	mov	r1, r5
40008ba4:	e3a0200a 	mov	r2, #10
40008ba8:	e3a03000 	mov	r3, #0
40008bac:	eb0016a3 	bl	4000e640 <__aeabi_uldivmod>
40008bb0:	e1a04000 	mov	r4, r0
40008bb4:	e1a05001 	mov	r5, r1
40008bb8:	e194c005 	orrs	ip, r4, r5
40008bbc:	e1a0600b 	mov	r6, fp
40008bc0:	e24bb001 	sub	fp, fp, #1
40008bc4:	1affffed 	bne	40008b80 <_svfprintf_r+0x15ec>
40008bc8:	eafffb68 	b	40007970 <_svfprintf_r+0x3dc>
40008bcc:	e3a0a02d 	mov	sl, #45	; 0x2d
40008bd0:	e2744000 	rsbs	r4, r4, #0
40008bd4:	e2e55000 	rsc	r5, r5, #0
40008bd8:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40008bdc:	e3a03001 	mov	r3, #1
40008be0:	eafffb43 	b	400078f4 <_svfprintf_r+0x360>
40008be4:	eb000c63 	bl	4000bd78 <__fpclassifyd>
40008be8:	e3500000 	cmp	r0, #0
40008bec:	1a00008a 	bne	40008e1c <_svfprintf_r+0x1888>
40008bf0:	e59dc020 	ldr	ip, [sp, #32]
40008bf4:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008594 <_svfprintf_r+0x1000>
40008bf8:	e3a05003 	mov	r5, #3
40008bfc:	e3ccc080 	bic	ip, ip, #128	; 0x80
40008c00:	e3580047 	cmp	r8, #71	; 0x47
40008c04:	e51f6674 	ldr	r6, [pc, #-1652]	; 40008598 <_svfprintf_r+0x1004>
40008c08:	e58d0028 	str	r0, [sp, #40]	; 0x28
40008c0c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40008c10:	e58dc020 	str	ip, [sp, #32]
40008c14:	e58d0050 	str	r0, [sp, #80]	; 0x50
40008c18:	d1a06003 	movle	r6, r3
40008c1c:	e58d5034 	str	r5, [sp, #52]	; 0x34
40008c20:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40008c24:	eafffb5b 	b	40007998 <_svfprintf_r+0x404>
40008c28:	e593c000 	ldr	ip, [r3]
40008c2c:	e5934004 	ldr	r4, [r3, #4]
40008c30:	e2833008 	add	r3, r3, #8
40008c34:	e58dc058 	str	ip, [sp, #88]	; 0x58
40008c38:	e58d405c 	str	r4, [sp, #92]	; 0x5c
40008c3c:	e58d3048 	str	r3, [sp, #72]	; 0x48
40008c40:	eafffc0d 	b	40007c7c <_svfprintf_r+0x6e8>
40008c44:	e59dc020 	ldr	ip, [sp, #32]
40008c48:	e31c0010 	tst	ip, #16
40008c4c:	0a0000aa 	beq	40008efc <_svfprintf_r+0x1968>
40008c50:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008c54:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40008c58:	e5943000 	ldr	r3, [r4]
40008c5c:	e2844004 	add	r4, r4, #4
40008c60:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008c64:	e5835000 	str	r5, [r3]
40008c68:	eafffa6a 	b	40007618 <_svfprintf_r+0x84>
40008c6c:	e59dc020 	ldr	ip, [sp, #32]
40008c70:	e21c3040 	ands	r3, ip, #64	; 0x40
40008c74:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
40008c78:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
40008c7c:	11d540b0 	ldrhne	r4, [r5]
40008c80:	059c4000 	ldreq	r4, [ip]
40008c84:	12855004 	addne	r5, r5, #4
40008c88:	028cc004 	addeq	ip, ip, #4
40008c8c:	158d5048 	strne	r5, [sp, #72]	; 0x48
40008c90:	11a03002 	movne	r3, r2
40008c94:	058dc048 	streq	ip, [sp, #72]	; 0x48
40008c98:	e3a05000 	mov	r5, #0
40008c9c:	eafffb12 	b	400078ec <_svfprintf_r+0x358>
40008ca0:	e59d4020 	ldr	r4, [sp, #32]
40008ca4:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008ca8:	e3140040 	tst	r4, #64	; 0x40
40008cac:	11d540f0 	ldrshne	r4, [r5]
40008cb0:	05954000 	ldreq	r4, [r5]
40008cb4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008cb8:	e1a05fc4 	asr	r5, r4, #31
40008cbc:	e28cc004 	add	ip, ip, #4
40008cc0:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008cc4:	e1a02004 	mov	r2, r4
40008cc8:	e1a03005 	mov	r3, r5
40008ccc:	eafffbd6 	b	40007c2c <_svfprintf_r+0x698>
40008cd0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008cd4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008cd8:	e28d2094 	add	r2, sp, #148	; 0x94
40008cdc:	eb000ccc 	bl	4000c014 <__ssprint_r>
40008ce0:	e3500000 	cmp	r0, #0
40008ce4:	1afffaeb 	bne	40007898 <_svfprintf_r+0x304>
40008ce8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008cec:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008cf0:	eafffda3 	b	40008384 <_svfprintf_r+0xdf0>
40008cf4:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40008cf8:	e51fc764 	ldr	ip, [pc, #-1892]	; 4000859c <_svfprintf_r+0x1008>
40008cfc:	e2822001 	add	r2, r2, #1
40008d00:	e2844001 	add	r4, r4, #1
40008d04:	e3a01001 	mov	r1, #1
40008d08:	e3520007 	cmp	r2, #7
40008d0c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008d10:	e587c000 	str	ip, [r7]
40008d14:	e58d2098 	str	r2, [sp, #152]	; 0x98
40008d18:	e5871004 	str	r1, [r7, #4]
40008d1c:	ca0000d5 	bgt	40009078 <_svfprintf_r+0x1ae4>
40008d20:	e2877008 	add	r7, r7, #8
40008d24:	e1a08003 	mov	r8, r3
40008d28:	e3580000 	cmp	r8, #0
40008d2c:	1a000005 	bne	40008d48 <_svfprintf_r+0x17b4>
40008d30:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008d34:	e3550000 	cmp	r5, #0
40008d38:	1a000002 	bne	40008d48 <_svfprintf_r+0x17b4>
40008d3c:	e59dc020 	ldr	ip, [sp, #32]
40008d40:	e31c0001 	tst	ip, #1
40008d44:	0afffd35 	beq	40008220 <_svfprintf_r+0xc8c>
40008d48:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008d4c:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40008d50:	e2833001 	add	r3, r3, #1
40008d54:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40008d58:	e0844005 	add	r4, r4, r5
40008d5c:	e3530007 	cmp	r3, #7
40008d60:	e587c000 	str	ip, [r7]
40008d64:	e5875004 	str	r5, [r7, #4]
40008d68:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008d6c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008d70:	d2877008 	addle	r7, r7, #8
40008d74:	ca00014c 	bgt	400092ac <_svfprintf_r+0x1d18>
40008d78:	e2688000 	rsb	r8, r8, #0
40008d7c:	e3580000 	cmp	r8, #0
40008d80:	da0000d8 	ble	400090e8 <_svfprintf_r+0x1b54>
40008d84:	e3580010 	cmp	r8, #16
40008d88:	e51f57f0 	ldr	r5, [pc, #-2032]	; 400085a0 <_svfprintf_r+0x100c>
40008d8c:	da0000c4 	ble	400090a4 <_svfprintf_r+0x1b10>
40008d90:	e1a02004 	mov	r2, r4
40008d94:	e3a0a010 	mov	sl, #16
40008d98:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40008d9c:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40008da0:	ea000002 	b	40008db0 <_svfprintf_r+0x181c>
40008da4:	e2488010 	sub	r8, r8, #16
40008da8:	e3580010 	cmp	r8, #16
40008dac:	da0000bb 	ble	400090a0 <_svfprintf_r+0x1b0c>
40008db0:	e2833001 	add	r3, r3, #1
40008db4:	e3530007 	cmp	r3, #7
40008db8:	e2822010 	add	r2, r2, #16
40008dbc:	e8870600 	stm	r7, {r9, sl}
40008dc0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008dc4:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40008dc8:	d2877008 	addle	r7, r7, #8
40008dcc:	dafffff4 	ble	40008da4 <_svfprintf_r+0x1810>
40008dd0:	e1a0000b 	mov	r0, fp
40008dd4:	e1a01004 	mov	r1, r4
40008dd8:	e28d2094 	add	r2, sp, #148	; 0x94
40008ddc:	eb000c8c 	bl	4000c014 <__ssprint_r>
40008de0:	e3500000 	cmp	r0, #0
40008de4:	1afffaab 	bne	40007898 <_svfprintf_r+0x304>
40008de8:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40008dec:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008df0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008df4:	eaffffea 	b	40008da4 <_svfprintf_r+0x1810>
40008df8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008dfc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008e00:	e28d2094 	add	r2, sp, #148	; 0x94
40008e04:	eb000c82 	bl	4000c014 <__ssprint_r>
40008e08:	e3500000 	cmp	r0, #0
40008e0c:	1afffaa1 	bne	40007898 <_svfprintf_r+0x304>
40008e10:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008e14:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008e18:	eafffd6c 	b	400083d0 <_svfprintf_r+0xe3c>
40008e1c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40008e20:	e3740001 	cmn	r4, #1
40008e24:	03a0c006 	moveq	ip, #6
40008e28:	e3c85020 	bic	r5, r8, #32
40008e2c:	058dc028 	streq	ip, [sp, #40]	; 0x28
40008e30:	0a000005 	beq	40008e4c <_svfprintf_r+0x18b8>
40008e34:	e3550047 	cmp	r5, #71	; 0x47
40008e38:	1a000003 	bne	40008e4c <_svfprintf_r+0x18b8>
40008e3c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40008e40:	e3540000 	cmp	r4, #0
40008e44:	03a04001 	moveq	r4, #1
40008e48:	e58d4028 	str	r4, [sp, #40]	; 0x28
40008e4c:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
40008e50:	e59d4020 	ldr	r4, [sp, #32]
40008e54:	e3530000 	cmp	r3, #0
40008e58:	e3844c01 	orr	r4, r4, #256	; 0x100
40008e5c:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
40008e60:	b3a0b02d 	movlt	fp, #45	; 0x2d
40008e64:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
40008e68:	a3a0b000 	movge	fp, #0
40008e6c:	e2553046 	subs	r3, r5, #70	; 0x46
40008e70:	e58d404c 	str	r4, [sp, #76]	; 0x4c
40008e74:	e2734000 	rsbs	r4, r3, #0
40008e78:	e0b44003 	adcs	r4, r4, r3
40008e7c:	e3540000 	cmp	r4, #0
40008e80:	0a000032 	beq	40008f50 <_svfprintf_r+0x19bc>
40008e84:	e3a01003 	mov	r1, #3
40008e88:	e28d007c 	add	r0, sp, #124	; 0x7c
40008e8c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008e90:	e58d1000 	str	r1, [sp]
40008e94:	e58d0008 	str	r0, [sp, #8]
40008e98:	e28d1080 	add	r1, sp, #128	; 0x80
40008e9c:	e28d008c 	add	r0, sp, #140	; 0x8c
40008ea0:	e58d0010 	str	r0, [sp, #16]
40008ea4:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40008ea8:	e1a0300a 	mov	r3, sl
40008eac:	e58dc004 	str	ip, [sp, #4]
40008eb0:	e58d100c 	str	r1, [sp, #12]
40008eb4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008eb8:	eb0001f0 	bl	40009680 <_dtoa_r>
40008ebc:	e3550047 	cmp	r5, #71	; 0x47
40008ec0:	e1a06000 	mov	r6, r0
40008ec4:	1a000002 	bne	40008ed4 <_svfprintf_r+0x1940>
40008ec8:	e59dc020 	ldr	ip, [sp, #32]
40008ecc:	e31c0001 	tst	ip, #1
40008ed0:	0a0000b9 	beq	400091bc <_svfprintf_r+0x1c28>
40008ed4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008ed8:	e3540000 	cmp	r4, #0
40008edc:	e086400c 	add	r4, r6, ip
40008ee0:	0a00002c 	beq	40008f98 <_svfprintf_r+0x1a04>
40008ee4:	e5d63000 	ldrb	r3, [r6]
40008ee8:	e3530030 	cmp	r3, #48	; 0x30
40008eec:	0a000138 	beq	400093d4 <_svfprintf_r+0x1e40>
40008ef0:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008ef4:	e0844003 	add	r4, r4, r3
40008ef8:	ea000026 	b	40008f98 <_svfprintf_r+0x1a04>
40008efc:	e59dc020 	ldr	ip, [sp, #32]
40008f00:	e31c0040 	tst	ip, #64	; 0x40
40008f04:	0a000054 	beq	4000905c <_svfprintf_r+0x1ac8>
40008f08:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008f0c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40008f10:	e5943000 	ldr	r3, [r4]
40008f14:	e2844004 	add	r4, r4, #4
40008f18:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008f1c:	e1c350b0 	strh	r5, [r3]
40008f20:	eafff9bc 	b	40007618 <_svfprintf_r+0x84>
40008f24:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008f28:	e3a01040 	mov	r1, #64	; 0x40
40008f2c:	ebfff5de 	bl	400066ac <_malloc_r>
40008f30:	e3500000 	cmp	r0, #0
40008f34:	e5840000 	str	r0, [r4]
40008f38:	e5840010 	str	r0, [r4, #16]
40008f3c:	0a00014e 	beq	4000947c <_svfprintf_r+0x1ee8>
40008f40:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
40008f44:	e3a03040 	mov	r3, #64	; 0x40
40008f48:	e58c3014 	str	r3, [ip, #20]
40008f4c:	eafff9a2 	b	400075dc <_svfprintf_r+0x48>
40008f50:	e3550045 	cmp	r5, #69	; 0x45
40008f54:	1a0000e9 	bne	40009300 <_svfprintf_r+0x1d6c>
40008f58:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008f5c:	e3a00002 	mov	r0, #2
40008f60:	e28c4001 	add	r4, ip, #1
40008f64:	e28d107c 	add	r1, sp, #124	; 0x7c
40008f68:	e88d0011 	stm	sp, {r0, r4}
40008f6c:	e58d1008 	str	r1, [sp, #8]
40008f70:	e28d0080 	add	r0, sp, #128	; 0x80
40008f74:	e28d108c 	add	r1, sp, #140	; 0x8c
40008f78:	e58d000c 	str	r0, [sp, #12]
40008f7c:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40008f80:	e1a0300a 	mov	r3, sl
40008f84:	e58d1010 	str	r1, [sp, #16]
40008f88:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008f8c:	eb0001bb 	bl	40009680 <_dtoa_r>
40008f90:	e1a06000 	mov	r6, r0
40008f94:	e0804004 	add	r4, r0, r4
40008f98:	e3a03000 	mov	r3, #0
40008f9c:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40008fa0:	e1a0100a 	mov	r1, sl
40008fa4:	e3a02000 	mov	r2, #0
40008fa8:	eb00156f 	bl	4000e56c <__aeabi_dcmpeq>
40008fac:	e3500000 	cmp	r0, #0
40008fb0:	11a03004 	movne	r3, r4
40008fb4:	1a000009 	bne	40008fe0 <_svfprintf_r+0x1a4c>
40008fb8:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40008fbc:	e1540003 	cmp	r4, r3
40008fc0:	9a000006 	bls	40008fe0 <_svfprintf_r+0x1a4c>
40008fc4:	e3a01030 	mov	r1, #48	; 0x30
40008fc8:	e2832001 	add	r2, r3, #1
40008fcc:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40008fd0:	e5c31000 	strb	r1, [r3]
40008fd4:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40008fd8:	e1540003 	cmp	r4, r3
40008fdc:	8afffff9 	bhi	40008fc8 <_svfprintf_r+0x1a34>
40008fe0:	e0663003 	rsb	r3, r6, r3
40008fe4:	e3550047 	cmp	r5, #71	; 0x47
40008fe8:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40008fec:	0a000075 	beq	400091c8 <_svfprintf_r+0x1c34>
40008ff0:	e3580065 	cmp	r8, #101	; 0x65
40008ff4:	da000127 	ble	40009498 <_svfprintf_r+0x1f04>
40008ff8:	e3580066 	cmp	r8, #102	; 0x66
40008ffc:	0a0000c1 	beq	40009308 <_svfprintf_r+0x1d74>
40009000:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
40009004:	e58d5050 	str	r5, [sp, #80]	; 0x50
40009008:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
4000900c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009010:	e1540005 	cmp	r4, r5
40009014:	ba0000af 	blt	400092d8 <_svfprintf_r+0x1d44>
40009018:	e59dc020 	ldr	ip, [sp, #32]
4000901c:	e31c0001 	tst	ip, #1
40009020:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
40009024:	058d4034 	streq	r4, [sp, #52]	; 0x34
40009028:	12833001 	addne	r3, r3, #1
4000902c:	158d3034 	strne	r3, [sp, #52]	; 0x34
40009030:	01c43fc4 	biceq	r3, r4, r4, asr #31
40009034:	11c33fc3 	bicne	r3, r3, r3, asr #31
40009038:	e3a08067 	mov	r8, #103	; 0x67
4000903c:	e35b0000 	cmp	fp, #0
40009040:	1a000068 	bne	400091e8 <_svfprintf_r+0x1c54>
40009044:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
40009048:	e58d302c 	str	r3, [sp, #44]	; 0x2c
4000904c:	e58dc020 	str	ip, [sp, #32]
40009050:	e58db028 	str	fp, [sp, #40]	; 0x28
40009054:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009058:	eafffa4e 	b	40007998 <_svfprintf_r+0x404>
4000905c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009060:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40009064:	e59c3000 	ldr	r3, [ip]
40009068:	e28cc004 	add	ip, ip, #4
4000906c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40009070:	e5834000 	str	r4, [r3]
40009074:	eafff967 	b	40007618 <_svfprintf_r+0x84>
40009078:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000907c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009080:	e28d2094 	add	r2, sp, #148	; 0x94
40009084:	eb000be2 	bl	4000c014 <__ssprint_r>
40009088:	e3500000 	cmp	r0, #0
4000908c:	1afffa01 	bne	40007898 <_svfprintf_r+0x304>
40009090:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40009094:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009098:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000909c:	eaffff21 	b	40008d28 <_svfprintf_r+0x1794>
400090a0:	e1a04002 	mov	r4, r2
400090a4:	e2833001 	add	r3, r3, #1
400090a8:	e3530007 	cmp	r3, #7
400090ac:	e0844008 	add	r4, r4, r8
400090b0:	e8870120 	stm	r7, {r5, r8}
400090b4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400090b8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400090bc:	d2877008 	addle	r7, r7, #8
400090c0:	da000008 	ble	400090e8 <_svfprintf_r+0x1b54>
400090c4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400090c8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400090cc:	e28d2094 	add	r2, sp, #148	; 0x94
400090d0:	eb000bcf 	bl	4000c014 <__ssprint_r>
400090d4:	e3500000 	cmp	r0, #0
400090d8:	1afff9ee 	bne	40007898 <_svfprintf_r+0x304>
400090dc:	e28d3098 	add	r3, sp, #152	; 0x98
400090e0:	e8930018 	ldm	r3, {r3, r4}
400090e4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400090e8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400090ec:	e2833001 	add	r3, r3, #1
400090f0:	e0854004 	add	r4, r5, r4
400090f4:	e3530007 	cmp	r3, #7
400090f8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400090fc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009100:	e5876000 	str	r6, [r7]
40009104:	e5875004 	str	r5, [r7, #4]
40009108:	dafffc43 	ble	4000821c <_svfprintf_r+0xc88>
4000910c:	eafffd5b 	b	40008680 <_svfprintf_r+0x10ec>
40009110:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009114:	ebfff742 	bl	40006e24 <strlen>
40009118:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000911c:	e1c05fc0 	bic	r5, r0, r0, asr #31
40009120:	e58d0034 	str	r0, [sp, #52]	; 0x34
40009124:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009128:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000912c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009130:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009134:	eafffa17 	b	40007998 <_svfprintf_r+0x404>
40009138:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000913c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009140:	e28d2094 	add	r2, sp, #148	; 0x94
40009144:	eb000bb2 	bl	4000c014 <__ssprint_r>
40009148:	e3500000 	cmp	r0, #0
4000914c:	1afff9d1 	bne	40007898 <_svfprintf_r+0x304>
40009150:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009154:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009158:	eafffd81 	b	40008764 <_svfprintf_r+0x11d0>
4000915c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009160:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009164:	e28d2094 	add	r2, sp, #148	; 0x94
40009168:	eb000ba9 	bl	4000c014 <__ssprint_r>
4000916c:	e3500000 	cmp	r0, #0
40009170:	1afff9c8 	bne	40007898 <_svfprintf_r+0x304>
40009174:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009178:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000917c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009180:	e063300c 	rsb	r3, r3, ip
40009184:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009188:	eafffe25 	b	40008a24 <_svfprintf_r+0x1490>
4000918c:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009190:	e3550006 	cmp	r5, #6
40009194:	23a05006 	movcs	r5, #6
40009198:	e1c5cfc5 	bic	ip, r5, r5, asr #31
4000919c:	e1a0a006 	mov	sl, r6
400091a0:	e58d6028 	str	r6, [sp, #40]	; 0x28
400091a4:	e58d6050 	str	r6, [sp, #80]	; 0x50
400091a8:	e58d5034 	str	r5, [sp, #52]	; 0x34
400091ac:	e58d4048 	str	r4, [sp, #72]	; 0x48
400091b0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400091b4:	e51f6c18 	ldr	r6, [pc, #-3096]	; 400085a4 <_svfprintf_r+0x1010>
400091b8:	eafff9f6 	b	40007998 <_svfprintf_r+0x404>
400091bc:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
400091c0:	e0603003 	rsb	r3, r0, r3
400091c4:	e58d303c 	str	r3, [sp, #60]	; 0x3c
400091c8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400091cc:	e3730003 	cmn	r3, #3
400091d0:	ba000016 	blt	40009230 <_svfprintf_r+0x1c9c>
400091d4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400091d8:	e1540003 	cmp	r4, r3
400091dc:	ba000013 	blt	40009230 <_svfprintf_r+0x1c9c>
400091e0:	e58d3050 	str	r3, [sp, #80]	; 0x50
400091e4:	eaffff87 	b	40009008 <_svfprintf_r+0x1a74>
400091e8:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
400091ec:	e3a0a02d 	mov	sl, #45	; 0x2d
400091f0:	e3a05000 	mov	r5, #0
400091f4:	e58d302c 	str	r3, [sp, #44]	; 0x2c
400091f8:	e58d4020 	str	r4, [sp, #32]
400091fc:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40009200:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009204:	eafff9e5 	b	400079a0 <_svfprintf_r+0x40c>
40009208:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000920c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009210:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009214:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009218:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000921c:	e58d0028 	str	r0, [sp, #40]	; 0x28
40009220:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009224:	e58d0050 	str	r0, [sp, #80]	; 0x50
40009228:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000922c:	eafff9d9 	b	40007998 <_svfprintf_r+0x404>
40009230:	e2488002 	sub	r8, r8, #2
40009234:	e2431001 	sub	r1, r3, #1
40009238:	e3510000 	cmp	r1, #0
4000923c:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40009240:	b2611000 	rsblt	r1, r1, #0
40009244:	b3a0302d 	movlt	r3, #45	; 0x2d
40009248:	a3a0302b 	movge	r3, #43	; 0x2b
4000924c:	e3510009 	cmp	r1, #9
40009250:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40009254:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40009258:	ca000037 	bgt	4000933c <_svfprintf_r+0x1da8>
4000925c:	e2811030 	add	r1, r1, #48	; 0x30
40009260:	e3a03030 	mov	r3, #48	; 0x30
40009264:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40009268:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
4000926c:	e28d3088 	add	r3, sp, #136	; 0x88
40009270:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40009274:	e28d2084 	add	r2, sp, #132	; 0x84
40009278:	e0622003 	rsb	r2, r2, r3
4000927c:	e0845002 	add	r5, r4, r2
40009280:	e3540001 	cmp	r4, #1
40009284:	e58d2064 	str	r2, [sp, #100]	; 0x64
40009288:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000928c:	da00005b 	ble	40009400 <_svfprintf_r+0x1e6c>
40009290:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40009294:	e3a04000 	mov	r4, #0
40009298:	e2833001 	add	r3, r3, #1
4000929c:	e58d3034 	str	r3, [sp, #52]	; 0x34
400092a0:	e58d4050 	str	r4, [sp, #80]	; 0x50
400092a4:	e1c33fc3 	bic	r3, r3, r3, asr #31
400092a8:	eaffff63 	b	4000903c <_svfprintf_r+0x1aa8>
400092ac:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400092b0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400092b4:	e28d2094 	add	r2, sp, #148	; 0x94
400092b8:	eb000b55 	bl	4000c014 <__ssprint_r>
400092bc:	e3500000 	cmp	r0, #0
400092c0:	1afff974 	bne	40007898 <_svfprintf_r+0x304>
400092c4:	e28d3098 	add	r3, sp, #152	; 0x98
400092c8:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
400092cc:	e8930018 	ldm	r3, {r3, r4}
400092d0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400092d4:	eafffea7 	b	40008d78 <_svfprintf_r+0x17e4>
400092d8:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
400092dc:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400092e0:	e3540000 	cmp	r4, #0
400092e4:	d2643002 	rsble	r3, r4, #2
400092e8:	c3a03001 	movgt	r3, #1
400092ec:	e0833005 	add	r3, r3, r5
400092f0:	e58d3034 	str	r3, [sp, #52]	; 0x34
400092f4:	e3a08067 	mov	r8, #103	; 0x67
400092f8:	e1c33fc3 	bic	r3, r3, r3, asr #31
400092fc:	eaffff4e 	b	4000903c <_svfprintf_r+0x1aa8>
40009300:	e3a01002 	mov	r1, #2
40009304:	eafffedf 	b	40008e88 <_svfprintf_r+0x18f4>
40009308:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
4000930c:	e35c0000 	cmp	ip, #0
40009310:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009314:	da00003f 	ble	40009418 <_svfprintf_r+0x1e84>
40009318:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000931c:	e3540000 	cmp	r4, #0
40009320:	1a000024 	bne	400093b8 <_svfprintf_r+0x1e24>
40009324:	e59d5020 	ldr	r5, [sp, #32]
40009328:	e3150001 	tst	r5, #1
4000932c:	1a000021 	bne	400093b8 <_svfprintf_r+0x1e24>
40009330:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40009334:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009338:	eaffff3f 	b	4000903c <_svfprintf_r+0x1aa8>
4000933c:	e28d2092 	add	r2, sp, #146	; 0x92
40009340:	e51f0da0 	ldr	r0, [pc, #-3488]	; 400085a8 <_svfprintf_r+0x1014>
40009344:	e0c05091 	smull	r5, r0, r1, r0
40009348:	e1a03fc1 	asr	r3, r1, #31
4000934c:	e0633140 	rsb	r3, r3, r0, asr #2
40009350:	e0830103 	add	r0, r3, r3, lsl #2
40009354:	e0410080 	sub	r0, r1, r0, lsl #1
40009358:	e1a01003 	mov	r1, r3
4000935c:	e3510009 	cmp	r1, #9
40009360:	e1a03002 	mov	r3, r2
40009364:	e2802030 	add	r2, r0, #48	; 0x30
40009368:	e5c32000 	strb	r2, [r3]
4000936c:	e2432001 	sub	r2, r3, #1
40009370:	cafffff2 	bgt	40009340 <_svfprintf_r+0x1dac>
40009374:	e2811030 	add	r1, r1, #48	; 0x30
40009378:	e28dc093 	add	ip, sp, #147	; 0x93
4000937c:	e20110ff 	and	r1, r1, #255	; 0xff
40009380:	e15c0002 	cmp	ip, r2
40009384:	e5431001 	strb	r1, [r3, #-1]
40009388:	9a000040 	bls	40009490 <_svfprintf_r+0x1efc>
4000938c:	e28d0085 	add	r0, sp, #133	; 0x85
40009390:	e1a02003 	mov	r2, r3
40009394:	ea000000 	b	4000939c <_svfprintf_r+0x1e08>
40009398:	e4d21001 	ldrb	r1, [r2], #1
4000939c:	e152000c 	cmp	r2, ip
400093a0:	e5e01001 	strb	r1, [r0, #1]!
400093a4:	1afffffb 	bne	40009398 <_svfprintf_r+0x1e04>
400093a8:	e28dcf42 	add	ip, sp, #264	; 0x108
400093ac:	e063308c 	rsb	r3, r3, ip, lsl #1
400093b0:	e24330f6 	sub	r3, r3, #246	; 0xf6
400093b4:	eaffffad 	b	40009270 <_svfprintf_r+0x1cdc>
400093b8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400093bc:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
400093c0:	e28c3001 	add	r3, ip, #1
400093c4:	e0843003 	add	r3, r4, r3
400093c8:	e58d3034 	str	r3, [sp, #52]	; 0x34
400093cc:	e1c33fc3 	bic	r3, r3, r3, asr #31
400093d0:	eaffff19 	b	4000903c <_svfprintf_r+0x1aa8>
400093d4:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
400093d8:	e1a0100a 	mov	r1, sl
400093dc:	e3a02000 	mov	r2, #0
400093e0:	e3a03000 	mov	r3, #0
400093e4:	eb001460 	bl	4000e56c <__aeabi_dcmpeq>
400093e8:	e3500000 	cmp	r0, #0
400093ec:	1afffebf 	bne	40008ef0 <_svfprintf_r+0x195c>
400093f0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400093f4:	e26c3001 	rsb	r3, ip, #1
400093f8:	e58d307c 	str	r3, [sp, #124]	; 0x7c
400093fc:	eafffebc 	b	40008ef4 <_svfprintf_r+0x1960>
40009400:	e59dc020 	ldr	ip, [sp, #32]
40009404:	e21c3001 	ands	r3, ip, #1
40009408:	1affffa0 	bne	40009290 <_svfprintf_r+0x1cfc>
4000940c:	e58d3050 	str	r3, [sp, #80]	; 0x50
40009410:	e1c53fc5 	bic	r3, r5, r5, asr #31
40009414:	eaffff08 	b	4000903c <_svfprintf_r+0x1aa8>
40009418:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000941c:	e3550000 	cmp	r5, #0
40009420:	1a000004 	bne	40009438 <_svfprintf_r+0x1ea4>
40009424:	e59dc020 	ldr	ip, [sp, #32]
40009428:	e31c0001 	tst	ip, #1
4000942c:	03a03001 	moveq	r3, #1
40009430:	058d3034 	streq	r3, [sp, #52]	; 0x34
40009434:	0affff00 	beq	4000903c <_svfprintf_r+0x1aa8>
40009438:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000943c:	e2833002 	add	r3, r3, #2
40009440:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009444:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009448:	eafffefb 	b	4000903c <_svfprintf_r+0x1aa8>
4000944c:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40009450:	e5955000 	ldr	r5, [r5]
40009454:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009458:	e3550000 	cmp	r5, #0
4000945c:	e28c1004 	add	r1, ip, #4
40009460:	b3e04000 	mvnlt	r4, #0
40009464:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009468:	e5d38001 	ldrb	r8, [r3, #1]
4000946c:	e58d1048 	str	r1, [sp, #72]	; 0x48
40009470:	e1a03000 	mov	r3, r0
40009474:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40009478:	eafff891 	b	400076c4 <_svfprintf_r+0x130>
4000947c:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40009480:	e3a0300c 	mov	r3, #12
40009484:	e5853000 	str	r3, [r5]
40009488:	e3e00000 	mvn	r0, #0
4000948c:	eafff906 	b	400078ac <_svfprintf_r+0x318>
40009490:	e28d3086 	add	r3, sp, #134	; 0x86
40009494:	eaffff75 	b	40009270 <_svfprintf_r+0x1cdc>
40009498:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000949c:	eaffff64 	b	40009234 <_svfprintf_r+0x1ca0>

400094a0 <quorem>:
400094a0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400094a4:	e5903010 	ldr	r3, [r0, #16]
400094a8:	e5915010 	ldr	r5, [r1, #16]
400094ac:	e1550003 	cmp	r5, r3
400094b0:	e1a09000 	mov	r9, r0
400094b4:	e24dd00c 	sub	sp, sp, #12
400094b8:	e1a0a001 	mov	sl, r1
400094bc:	c3a00000 	movgt	r0, #0
400094c0:	ca00006b 	bgt	40009674 <quorem+0x1d4>
400094c4:	e2455001 	sub	r5, r5, #1
400094c8:	e2814014 	add	r4, r1, #20
400094cc:	e7941105 	ldr	r1, [r4, r5, lsl #2]
400094d0:	e2898014 	add	r8, r9, #20
400094d4:	e2811001 	add	r1, r1, #1
400094d8:	e7980105 	ldr	r0, [r8, r5, lsl #2]
400094dc:	eb00117b 	bl	4000dad0 <__aeabi_uidiv>
400094e0:	e1a02105 	lsl	r2, r5, #2
400094e4:	e0883002 	add	r3, r8, r2
400094e8:	e2507000 	subs	r7, r0, #0
400094ec:	e58d2000 	str	r2, [sp]
400094f0:	e0846002 	add	r6, r4, r2
400094f4:	e58d3004 	str	r3, [sp, #4]
400094f8:	0a000030 	beq	400095c0 <quorem+0x120>
400094fc:	e3a0c000 	mov	ip, #0
40009500:	e1a0000c 	mov	r0, ip
40009504:	e1a02004 	mov	r2, r4
40009508:	e1a03008 	mov	r3, r8
4000950c:	e492e004 	ldr	lr, [r2], #4
40009510:	e1a0b80e 	lsl	fp, lr, #16
40009514:	e1a0182e 	lsr	r1, lr, #16
40009518:	e1a0b82b 	lsr	fp, fp, #16
4000951c:	e02bcb97 	mla	fp, r7, fp, ip
40009520:	e0010197 	mul	r1, r7, r1
40009524:	e593e000 	ldr	lr, [r3]
40009528:	e081182b 	add	r1, r1, fp, lsr #16
4000952c:	e1a0b80b 	lsl	fp, fp, #16
40009530:	e040082b 	sub	r0, r0, fp, lsr #16
40009534:	e1a0c80e 	lsl	ip, lr, #16
40009538:	e1a0b801 	lsl	fp, r1, #16
4000953c:	e080c82c 	add	ip, r0, ip, lsr #16
40009540:	e1a0082b 	lsr	r0, fp, #16
40009544:	e060082e 	rsb	r0, r0, lr, lsr #16
40009548:	e1a0b80c 	lsl	fp, ip, #16
4000954c:	e080084c 	add	r0, r0, ip, asr #16
40009550:	e1a0c82b 	lsr	ip, fp, #16
40009554:	e18cc800 	orr	ip, ip, r0, lsl #16
40009558:	e1560002 	cmp	r6, r2
4000955c:	e483c004 	str	ip, [r3], #4
40009560:	e1a00840 	asr	r0, r0, #16
40009564:	e1a0c821 	lsr	ip, r1, #16
40009568:	2affffe7 	bcs	4000950c <quorem+0x6c>
4000956c:	e59d2000 	ldr	r2, [sp]
40009570:	e7983002 	ldr	r3, [r8, r2]
40009574:	e3530000 	cmp	r3, #0
40009578:	1a000010 	bne	400095c0 <quorem+0x120>
4000957c:	e59d2004 	ldr	r2, [sp, #4]
40009580:	e2423004 	sub	r3, r2, #4
40009584:	e1580003 	cmp	r8, r3
40009588:	2a00000b 	bcs	400095bc <quorem+0x11c>
4000958c:	e5123004 	ldr	r3, [r2, #-4]
40009590:	e3530000 	cmp	r3, #0
40009594:	1a000008 	bne	400095bc <quorem+0x11c>
40009598:	e2423008 	sub	r3, r2, #8
4000959c:	ea000003 	b	400095b0 <quorem+0x110>
400095a0:	e5932000 	ldr	r2, [r3]
400095a4:	e3520000 	cmp	r2, #0
400095a8:	e2433004 	sub	r3, r3, #4
400095ac:	1a000002 	bne	400095bc <quorem+0x11c>
400095b0:	e1580003 	cmp	r8, r3
400095b4:	e2455001 	sub	r5, r5, #1
400095b8:	3afffff8 	bcc	400095a0 <quorem+0x100>
400095bc:	e5895010 	str	r5, [r9, #16]
400095c0:	e1a0100a 	mov	r1, sl
400095c4:	e1a00009 	mov	r0, r9
400095c8:	eb00087d 	bl	4000b7c4 <__mcmp>
400095cc:	e3500000 	cmp	r0, #0
400095d0:	ba000026 	blt	40009670 <quorem+0x1d0>
400095d4:	e2877001 	add	r7, r7, #1
400095d8:	e1a03008 	mov	r3, r8
400095dc:	e3a02000 	mov	r2, #0
400095e0:	e494c004 	ldr	ip, [r4], #4
400095e4:	e5930000 	ldr	r0, [r3]
400095e8:	e1a0180c 	lsl	r1, ip, #16
400095ec:	e0422821 	sub	r2, r2, r1, lsr #16
400095f0:	e1a01800 	lsl	r1, r0, #16
400095f4:	e0821821 	add	r1, r2, r1, lsr #16
400095f8:	e1a0c82c 	lsr	ip, ip, #16
400095fc:	e06c2820 	rsb	r2, ip, r0, lsr #16
40009600:	e1a0a801 	lsl	sl, r1, #16
40009604:	e0822841 	add	r2, r2, r1, asr #16
40009608:	e1a0182a 	lsr	r1, sl, #16
4000960c:	e1811802 	orr	r1, r1, r2, lsl #16
40009610:	e1560004 	cmp	r6, r4
40009614:	e4831004 	str	r1, [r3], #4
40009618:	e1a02842 	asr	r2, r2, #16
4000961c:	2affffef 	bcs	400095e0 <quorem+0x140>
40009620:	e7983105 	ldr	r3, [r8, r5, lsl #2]
40009624:	e3530000 	cmp	r3, #0
40009628:	e0883105 	add	r3, r8, r5, lsl #2
4000962c:	1a00000f 	bne	40009670 <quorem+0x1d0>
40009630:	e2432004 	sub	r2, r3, #4
40009634:	e1580002 	cmp	r8, r2
40009638:	2a00000b 	bcs	4000966c <quorem+0x1cc>
4000963c:	e5132004 	ldr	r2, [r3, #-4]
40009640:	e3520000 	cmp	r2, #0
40009644:	1a000008 	bne	4000966c <quorem+0x1cc>
40009648:	e2433008 	sub	r3, r3, #8
4000964c:	ea000003 	b	40009660 <quorem+0x1c0>
40009650:	e5932000 	ldr	r2, [r3]
40009654:	e3520000 	cmp	r2, #0
40009658:	e2433004 	sub	r3, r3, #4
4000965c:	1a000002 	bne	4000966c <quorem+0x1cc>
40009660:	e1580003 	cmp	r8, r3
40009664:	e2455001 	sub	r5, r5, #1
40009668:	3afffff8 	bcc	40009650 <quorem+0x1b0>
4000966c:	e5895010 	str	r5, [r9, #16]
40009670:	e1a00007 	mov	r0, r7
40009674:	e28dd00c 	add	sp, sp, #12
40009678:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000967c:	e12fff1e 	bx	lr

40009680 <_dtoa_r>:
40009680:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009684:	e5901040 	ldr	r1, [r0, #64]	; 0x40
40009688:	e24dd074 	sub	sp, sp, #116	; 0x74
4000968c:	e3510000 	cmp	r1, #0
40009690:	e1a04000 	mov	r4, r0
40009694:	e1a0a002 	mov	sl, r2
40009698:	e1a0b003 	mov	fp, r3
4000969c:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
400096a0:	0a000007 	beq	400096c4 <_dtoa_r+0x44>
400096a4:	e5903044 	ldr	r3, [r0, #68]	; 0x44
400096a8:	e3a02001 	mov	r2, #1
400096ac:	e1a02312 	lsl	r2, r2, r3
400096b0:	e5813004 	str	r3, [r1, #4]
400096b4:	e5812008 	str	r2, [r1, #8]
400096b8:	eb000686 	bl	4000b0d8 <_Bfree>
400096bc:	e3a03000 	mov	r3, #0
400096c0:	e5843040 	str	r3, [r4, #64]	; 0x40
400096c4:	e35b0000 	cmp	fp, #0
400096c8:	b3a03001 	movlt	r3, #1
400096cc:	a3a03000 	movge	r3, #0
400096d0:	b5853000 	strlt	r3, [r5]
400096d4:	a5853000 	strge	r3, [r5]
400096d8:	e59f3508 	ldr	r3, [pc, #1288]	; 40009be8 <_dtoa_r+0x568>
400096dc:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
400096e0:	a1a0900b 	movge	r9, fp
400096e4:	e1a02003 	mov	r2, r3
400096e8:	e0093003 	and	r3, r9, r3
400096ec:	b1a0b009 	movlt	fp, r9
400096f0:	e1530002 	cmp	r3, r2
400096f4:	0a000013 	beq	40009748 <_dtoa_r+0xc8>
400096f8:	e1a0000a 	mov	r0, sl
400096fc:	e1a0100b 	mov	r1, fp
40009700:	e3a02000 	mov	r2, #0
40009704:	e3a03000 	mov	r3, #0
40009708:	eb001397 	bl	4000e56c <__aeabi_dcmpeq>
4000970c:	e2508000 	subs	r8, r0, #0
40009710:	0a00001e 	beq	40009790 <_dtoa_r+0x110>
40009714:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009718:	e35c0000 	cmp	ip, #0
4000971c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009720:	e3a03001 	mov	r3, #1
40009724:	e58c3000 	str	r3, [ip]
40009728:	0a00009c 	beq	400099a0 <_dtoa_r+0x320>
4000972c:	e59f04b8 	ldr	r0, [pc, #1208]	; 40009bec <_dtoa_r+0x56c>
40009730:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009734:	e58c0000 	str	r0, [ip]
40009738:	e2400001 	sub	r0, r0, #1
4000973c:	e28dd074 	add	sp, sp, #116	; 0x74
40009740:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009744:	e12fff1e 	bx	lr
40009748:	e59f34a0 	ldr	r3, [pc, #1184]	; 40009bf0 <_dtoa_r+0x570>
4000974c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009750:	e35a0000 	cmp	sl, #0
40009754:	e58c3000 	str	r3, [ip]
40009758:	0a00007e 	beq	40009958 <_dtoa_r+0x2d8>
4000975c:	e59f0490 	ldr	r0, [pc, #1168]	; 40009bf4 <_dtoa_r+0x574>
40009760:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009764:	e35c0000 	cmp	ip, #0
40009768:	0afffff3 	beq	4000973c <_dtoa_r+0xbc>
4000976c:	e5d03003 	ldrb	r3, [r0, #3]
40009770:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009774:	e3530000 	cmp	r3, #0
40009778:	12803008 	addne	r3, r0, #8
4000977c:	02803003 	addeq	r3, r0, #3
40009780:	e58c3000 	str	r3, [ip]
40009784:	e28dd074 	add	sp, sp, #116	; 0x74
40009788:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000978c:	e12fff1e 	bx	lr
40009790:	e28d206c 	add	r2, sp, #108	; 0x6c
40009794:	e28d3068 	add	r3, sp, #104	; 0x68
40009798:	e88d000c 	stm	sp, {r2, r3}
4000979c:	e1a00004 	mov	r0, r4
400097a0:	e1a0200a 	mov	r2, sl
400097a4:	e1a0300b 	mov	r3, fp
400097a8:	eb0008bc 	bl	4000baa0 <__d2b>
400097ac:	e1b05a29 	lsrs	r5, r9, #20
400097b0:	e58d0030 	str	r0, [sp, #48]	; 0x30
400097b4:	1a00006f 	bne	40009978 <_dtoa_r+0x2f8>
400097b8:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
400097bc:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
400097c0:	e3e03e41 	mvn	r3, #1040	; 0x410
400097c4:	e0885005 	add	r5, r8, r5
400097c8:	e1550003 	cmp	r5, r3
400097cc:	a2850e41 	addge	r0, r5, #1040	; 0x410
400097d0:	a2800002 	addge	r0, r0, #2
400097d4:	a1a0003a 	lsrge	r0, sl, r0
400097d8:	b59f0418 	ldrlt	r0, [pc, #1048]	; 40009bf8 <_dtoa_r+0x578>
400097dc:	a283301f 	addge	r3, r3, #31
400097e0:	a0653003 	rsbge	r3, r5, r3
400097e4:	b0650000 	rsblt	r0, r5, r0
400097e8:	a1800319 	orrge	r0, r0, r9, lsl r3
400097ec:	b1a0001a 	lsllt	r0, sl, r0
400097f0:	eb0011c3 	bl	4000df04 <__aeabi_ui2d>
400097f4:	e3a0c001 	mov	ip, #1
400097f8:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
400097fc:	e2455001 	sub	r5, r5, #1
40009800:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
40009804:	e3a02000 	mov	r2, #0
40009808:	e59f33ec 	ldr	r3, [pc, #1004]	; 40009bfc <_dtoa_r+0x57c>
4000980c:	eb0010f7 	bl	4000dbf0 <__aeabi_dsub>
40009810:	e28f3fee 	add	r3, pc, #952	; 0x3b8
40009814:	e893000c 	ldm	r3, {r2, r3}
40009818:	eb0011f9 	bl	4000e004 <__aeabi_dmul>
4000981c:	e28f3fed 	add	r3, pc, #948	; 0x3b4
40009820:	e893000c 	ldm	r3, {r2, r3}
40009824:	eb0010f2 	bl	4000dbf4 <__adddf3>
40009828:	e1a06000 	mov	r6, r0
4000982c:	e1a00005 	mov	r0, r5
40009830:	e1a07001 	mov	r7, r1
40009834:	eb0011bb 	bl	4000df28 <__aeabi_i2d>
40009838:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000983c:	e893000c 	ldm	r3, {r2, r3}
40009840:	eb0011ef 	bl	4000e004 <__aeabi_dmul>
40009844:	e1a02000 	mov	r2, r0
40009848:	e1a03001 	mov	r3, r1
4000984c:	e1a00006 	mov	r0, r6
40009850:	e1a01007 	mov	r1, r7
40009854:	eb0010e6 	bl	4000dbf4 <__adddf3>
40009858:	e1a06000 	mov	r6, r0
4000985c:	e1a07001 	mov	r7, r1
40009860:	eb00135f 	bl	4000e5e4 <__aeabi_d2iz>
40009864:	e1a01007 	mov	r1, r7
40009868:	e58d0018 	str	r0, [sp, #24]
4000986c:	e3a02000 	mov	r2, #0
40009870:	e1a00006 	mov	r0, r6
40009874:	e3a03000 	mov	r3, #0
40009878:	eb001341 	bl	4000e584 <__aeabi_dcmplt>
4000987c:	e3500000 	cmp	r0, #0
40009880:	1a00019a 	bne	40009ef0 <_dtoa_r+0x870>
40009884:	e59dc018 	ldr	ip, [sp, #24]
40009888:	e35c0016 	cmp	ip, #22
4000988c:	83a0c001 	movhi	ip, #1
40009890:	858dc044 	strhi	ip, [sp, #68]	; 0x44
40009894:	8a00000c 	bhi	400098cc <_dtoa_r+0x24c>
40009898:	e59f3370 	ldr	r3, [pc, #880]	; 40009c10 <_dtoa_r+0x590>
4000989c:	e083318c 	add	r3, r3, ip, lsl #3
400098a0:	e8930003 	ldm	r3, {r0, r1}
400098a4:	e1a0200a 	mov	r2, sl
400098a8:	e1a0300b 	mov	r3, fp
400098ac:	eb001346 	bl	4000e5cc <__aeabi_dcmpgt>
400098b0:	e3500000 	cmp	r0, #0
400098b4:	159dc018 	ldrne	ip, [sp, #24]
400098b8:	124cc001 	subne	ip, ip, #1
400098bc:	158dc018 	strne	ip, [sp, #24]
400098c0:	13a0c000 	movne	ip, #0
400098c4:	158dc044 	strne	ip, [sp, #68]	; 0x44
400098c8:	058d0044 	streq	r0, [sp, #68]	; 0x44
400098cc:	e0655008 	rsb	r5, r5, r8
400098d0:	e2555001 	subs	r5, r5, #1
400098d4:	4265c000 	rsbmi	ip, r5, #0
400098d8:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
400098dc:	53a0c000 	movpl	ip, #0
400098e0:	43a0c000 	movmi	ip, #0
400098e4:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
400098e8:	e58d5024 	str	r5, [sp, #36]	; 0x24
400098ec:	458dc024 	strmi	ip, [sp, #36]	; 0x24
400098f0:	e59dc018 	ldr	ip, [sp, #24]
400098f4:	e35c0000 	cmp	ip, #0
400098f8:	ba000186 	blt	40009f18 <_dtoa_r+0x898>
400098fc:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40009900:	e58dc040 	str	ip, [sp, #64]	; 0x40
40009904:	e081100c 	add	r1, r1, ip
40009908:	e3a0c000 	mov	ip, #0
4000990c:	e58d1024 	str	r1, [sp, #36]	; 0x24
40009910:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009914:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009918:	e35c0009 	cmp	ip, #9
4000991c:	8a000021 	bhi	400099a8 <_dtoa_r+0x328>
40009920:	e35c0005 	cmp	ip, #5
40009924:	c24cc004 	subgt	ip, ip, #4
40009928:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
4000992c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009930:	e24c3002 	sub	r3, ip, #2
40009934:	c3a05000 	movgt	r5, #0
40009938:	d3a05001 	movle	r5, #1
4000993c:	e3530003 	cmp	r3, #3
40009940:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
40009944:	ea000019 	b	400099b0 <_dtoa_r+0x330>
40009948:	40009fc0 	andmi	r9, r0, r0, asr #31
4000994c:	4000a318 	andmi	sl, r0, r8, lsl r3
40009950:	4000a354 	andmi	sl, r0, r4, asr r3
40009954:	4000a9ac 	andmi	sl, r0, ip, lsr #19
40009958:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
4000995c:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
40009960:	e59f2298 	ldr	r2, [pc, #664]	; 40009c00 <_dtoa_r+0x580>
40009964:	e59f3288 	ldr	r3, [pc, #648]	; 40009bf4 <_dtoa_r+0x574>
40009968:	e3500000 	cmp	r0, #0
4000996c:	01a00002 	moveq	r0, r2
40009970:	11a00003 	movne	r0, r3
40009974:	eaffff79 	b	40009760 <_dtoa_r+0xe0>
40009978:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000997c:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
40009980:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
40009984:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
40009988:	e58d805c 	str	r8, [sp, #92]	; 0x5c
4000998c:	e1a0000a 	mov	r0, sl
40009990:	e2455003 	sub	r5, r5, #3
40009994:	e3831603 	orr	r1, r3, #3145728	; 0x300000
40009998:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000999c:	eaffff98 	b	40009804 <_dtoa_r+0x184>
400099a0:	e59f025c 	ldr	r0, [pc, #604]	; 40009c04 <_dtoa_r+0x584>
400099a4:	eaffff64 	b	4000973c <_dtoa_r+0xbc>
400099a8:	e3a0c000 	mov	ip, #0
400099ac:	e58dc098 	str	ip, [sp, #152]	; 0x98
400099b0:	e3a05000 	mov	r5, #0
400099b4:	e5845044 	str	r5, [r4, #68]	; 0x44
400099b8:	e1a01005 	mov	r1, r5
400099bc:	e1a00004 	mov	r0, r4
400099c0:	eb0005a1 	bl	4000b04c <_Balloc>
400099c4:	e3e0c000 	mvn	ip, #0
400099c8:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
400099cc:	e58dc028 	str	ip, [sp, #40]	; 0x28
400099d0:	e3a0c001 	mov	ip, #1
400099d4:	e58d0020 	str	r0, [sp, #32]
400099d8:	e58d509c 	str	r5, [sp, #156]	; 0x9c
400099dc:	e5840040 	str	r0, [r4, #64]	; 0x40
400099e0:	e58dc038 	str	ip, [sp, #56]	; 0x38
400099e4:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
400099e8:	e3530000 	cmp	r3, #0
400099ec:	ba00009b 	blt	40009c60 <_dtoa_r+0x5e0>
400099f0:	e59dc018 	ldr	ip, [sp, #24]
400099f4:	e35c000e 	cmp	ip, #14
400099f8:	ca000098 	bgt	40009c60 <_dtoa_r+0x5e0>
400099fc:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40009a00:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009a04:	e1a02fa1 	lsr	r2, r1, #31
40009a08:	e35c0000 	cmp	ip, #0
40009a0c:	c3a02000 	movgt	r2, #0
40009a10:	d2022001 	andle	r2, r2, #1
40009a14:	e59f31f4 	ldr	r3, [pc, #500]	; 40009c10 <_dtoa_r+0x590>
40009a18:	e59dc018 	ldr	ip, [sp, #24]
40009a1c:	e083318c 	add	r3, r3, ip, lsl #3
40009a20:	e3520000 	cmp	r2, #0
40009a24:	e8930006 	ldm	r3, {r1, r2}
40009a28:	e58d1010 	str	r1, [sp, #16]
40009a2c:	e58d2014 	str	r2, [sp, #20]
40009a30:	1a000341 	bne	4000a73c <_dtoa_r+0x10bc>
40009a34:	e28d3010 	add	r3, sp, #16
40009a38:	e893000c 	ldm	r3, {r2, r3}
40009a3c:	e1a0000a 	mov	r0, sl
40009a40:	e1a0100b 	mov	r1, fp
40009a44:	eb001212 	bl	4000e294 <__aeabi_ddiv>
40009a48:	eb0012e5 	bl	4000e5e4 <__aeabi_d2iz>
40009a4c:	e1a08000 	mov	r8, r0
40009a50:	eb001134 	bl	4000df28 <__aeabi_i2d>
40009a54:	e28d3010 	add	r3, sp, #16
40009a58:	e893000c 	ldm	r3, {r2, r3}
40009a5c:	eb001168 	bl	4000e004 <__aeabi_dmul>
40009a60:	e1a03001 	mov	r3, r1
40009a64:	e1a02000 	mov	r2, r0
40009a68:	e1a0100b 	mov	r1, fp
40009a6c:	e1a0000a 	mov	r0, sl
40009a70:	eb00105e 	bl	4000dbf0 <__aeabi_dsub>
40009a74:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009a78:	e35c0001 	cmp	ip, #1
40009a7c:	e59dc020 	ldr	ip, [sp, #32]
40009a80:	e28cc001 	add	ip, ip, #1
40009a84:	e58dc058 	str	ip, [sp, #88]	; 0x58
40009a88:	e59dc020 	ldr	ip, [sp, #32]
40009a8c:	e2883030 	add	r3, r8, #48	; 0x30
40009a90:	e1a06000 	mov	r6, r0
40009a94:	e1a07001 	mov	r7, r1
40009a98:	e5cc3000 	strb	r3, [ip]
40009a9c:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40009aa0:	0a000035 	beq	40009b7c <_dtoa_r+0x4fc>
40009aa4:	e3a02000 	mov	r2, #0
40009aa8:	e59f3168 	ldr	r3, [pc, #360]	; 40009c18 <_dtoa_r+0x598>
40009aac:	eb001154 	bl	4000e004 <__aeabi_dmul>
40009ab0:	e3a02000 	mov	r2, #0
40009ab4:	e3a03000 	mov	r3, #0
40009ab8:	e1a06000 	mov	r6, r0
40009abc:	e1a07001 	mov	r7, r1
40009ac0:	eb0012a9 	bl	4000e56c <__aeabi_dcmpeq>
40009ac4:	e3500000 	cmp	r0, #0
40009ac8:	1a00049a 	bne	4000ad38 <_dtoa_r+0x16b8>
40009acc:	e59dc020 	ldr	ip, [sp, #32]
40009ad0:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40009ad4:	e58d401c 	str	r4, [sp, #28]
40009ad8:	e08c9001 	add	r9, ip, r1
40009adc:	e28ca002 	add	sl, ip, #2
40009ae0:	e28d5010 	add	r5, sp, #16
40009ae4:	e8950030 	ldm	r5, {r4, r5}
40009ae8:	ea000008 	b	40009b10 <_dtoa_r+0x490>
40009aec:	eb001144 	bl	4000e004 <__aeabi_dmul>
40009af0:	e3a02000 	mov	r2, #0
40009af4:	e3a03000 	mov	r3, #0
40009af8:	e1a06000 	mov	r6, r0
40009afc:	e1a07001 	mov	r7, r1
40009b00:	eb001299 	bl	4000e56c <__aeabi_dcmpeq>
40009b04:	e3500000 	cmp	r0, #0
40009b08:	e28aa001 	add	sl, sl, #1
40009b0c:	1a000410 	bne	4000ab54 <_dtoa_r+0x14d4>
40009b10:	e1a02004 	mov	r2, r4
40009b14:	e1a03005 	mov	r3, r5
40009b18:	e1a00006 	mov	r0, r6
40009b1c:	e1a01007 	mov	r1, r7
40009b20:	eb0011db 	bl	4000e294 <__aeabi_ddiv>
40009b24:	eb0012ae 	bl	4000e5e4 <__aeabi_d2iz>
40009b28:	e1a08000 	mov	r8, r0
40009b2c:	eb0010fd 	bl	4000df28 <__aeabi_i2d>
40009b30:	e1a02004 	mov	r2, r4
40009b34:	e1a03005 	mov	r3, r5
40009b38:	eb001131 	bl	4000e004 <__aeabi_dmul>
40009b3c:	e1a02000 	mov	r2, r0
40009b40:	e1a03001 	mov	r3, r1
40009b44:	e1a00006 	mov	r0, r6
40009b48:	e1a01007 	mov	r1, r7
40009b4c:	eb001027 	bl	4000dbf0 <__aeabi_dsub>
40009b50:	e288c030 	add	ip, r8, #48	; 0x30
40009b54:	e15a0009 	cmp	sl, r9
40009b58:	e1a06000 	mov	r6, r0
40009b5c:	e1a07001 	mov	r7, r1
40009b60:	e3a02000 	mov	r2, #0
40009b64:	e59f30ac 	ldr	r3, [pc, #172]	; 40009c18 <_dtoa_r+0x598>
40009b68:	e54ac001 	strb	ip, [sl, #-1]
40009b6c:	e1a0b00a 	mov	fp, sl
40009b70:	1affffdd 	bne	40009aec <_dtoa_r+0x46c>
40009b74:	e59d401c 	ldr	r4, [sp, #28]
40009b78:	e1a0500a 	mov	r5, sl
40009b7c:	e1a02006 	mov	r2, r6
40009b80:	e1a03007 	mov	r3, r7
40009b84:	e1a00006 	mov	r0, r6
40009b88:	e1a01007 	mov	r1, r7
40009b8c:	eb001018 	bl	4000dbf4 <__adddf3>
40009b90:	e1a06000 	mov	r6, r0
40009b94:	e1a07001 	mov	r7, r1
40009b98:	e1a02006 	mov	r2, r6
40009b9c:	e28d1010 	add	r1, sp, #16
40009ba0:	e8910003 	ldm	r1, {r0, r1}
40009ba4:	e1a03007 	mov	r3, r7
40009ba8:	eb001275 	bl	4000e584 <__aeabi_dcmplt>
40009bac:	e3500000 	cmp	r0, #0
40009bb0:	0a000429 	beq	4000ac5c <_dtoa_r+0x15dc>
40009bb4:	e59dc018 	ldr	ip, [sp, #24]
40009bb8:	e58dc060 	str	ip, [sp, #96]	; 0x60
40009bbc:	e59d9020 	ldr	r9, [sp, #32]
40009bc0:	e5558001 	ldrb	r8, [r5, #-1]
40009bc4:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40009bc8:	ea000019 	b	40009c34 <_dtoa_r+0x5b4>
40009bcc:	e1a00000 	nop			; (mov r0, r0)
40009bd0:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
40009bd4:	3fd287a7 	svccc	0x00d287a7
40009bd8:	8b60c8b3 	blhi	4183beac <__ZI_LIMIT__+0x18239c8>
40009bdc:	3fc68a28 	svccc	0x00c68a28
40009be0:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
40009be4:	3fd34413 	svccc	0x00d34413
40009be8:	7ff00000 	svcvc	0x00f00000	; IMB
40009bec:	400177ed 	andmi	r7, r1, sp, ror #15
40009bf0:	0000270f 	andeq	r2, r0, pc, lsl #14
40009bf4:	400177fc 	strdmi	r7, [r1], -ip
40009bf8:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
40009bfc:	3ff80000 	svccc	0x00f80000
40009c00:	400177f0 	strdmi	r7, [r1], -r0
40009c04:	400177ec 	andmi	r7, r1, ip, ror #15
40009c08:	3ff00000 	svccc	0x00f00000	; IMB
40009c0c:	40017568 	andmi	r7, r1, r8, ror #10
40009c10:	40017478 	andmi	r7, r1, r8, ror r4
40009c14:	40140000 	andsmi	r0, r4, r0
40009c18:	40240000 	eormi	r0, r4, r0
40009c1c:	401c0000 	andsmi	r0, ip, r0
40009c20:	3fe00000 	svccc	0x00e00000
40009c24:	e1550001 	cmp	r5, r1
40009c28:	0a000392 	beq	4000aa78 <_dtoa_r+0x13f8>
40009c2c:	e5558002 	ldrb	r8, [r5, #-2]
40009c30:	e1a05003 	mov	r5, r3
40009c34:	e3580039 	cmp	r8, #57	; 0x39
40009c38:	e1a02005 	mov	r2, r5
40009c3c:	e2453001 	sub	r3, r5, #1
40009c40:	0afffff7 	beq	40009c24 <_dtoa_r+0x5a4>
40009c44:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009c48:	e2882001 	add	r2, r8, #1
40009c4c:	e58d5020 	str	r5, [sp, #32]
40009c50:	e58dc018 	str	ip, [sp, #24]
40009c54:	e20220ff 	and	r2, r2, #255	; 0xff
40009c58:	e5c32000 	strb	r2, [r3]
40009c5c:	ea00008e 	b	40009e9c <_dtoa_r+0x81c>
40009c60:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40009c64:	e35c0000 	cmp	ip, #0
40009c68:	1a0000b3 	bne	40009f3c <_dtoa_r+0x8bc>
40009c6c:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
40009c70:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40009c74:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40009c78:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40009c7c:	e35c0000 	cmp	ip, #0
40009c80:	c3550000 	cmpgt	r5, #0
40009c84:	da000009 	ble	40009cb0 <_dtoa_r+0x630>
40009c88:	e1a0300c 	mov	r3, ip
40009c8c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009c90:	e1530005 	cmp	r3, r5
40009c94:	a1a03005 	movge	r3, r5
40009c98:	e063c00c 	rsb	ip, r3, ip
40009c9c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009ca0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40009ca4:	e063c00c 	rsb	ip, r3, ip
40009ca8:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009cac:	e0635005 	rsb	r5, r3, r5
40009cb0:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40009cb4:	e35c0000 	cmp	ip, #0
40009cb8:	da000015 	ble	40009d14 <_dtoa_r+0x694>
40009cbc:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40009cc0:	e35c0000 	cmp	ip, #0
40009cc4:	0a000347 	beq	4000a9e8 <_dtoa_r+0x1368>
40009cc8:	e3560000 	cmp	r6, #0
40009ccc:	da00000d 	ble	40009d08 <_dtoa_r+0x688>
40009cd0:	e1a01008 	mov	r1, r8
40009cd4:	e1a02006 	mov	r2, r6
40009cd8:	e1a00004 	mov	r0, r4
40009cdc:	eb000634 	bl	4000b5b4 <__pow5mult>
40009ce0:	e1a08000 	mov	r8, r0
40009ce4:	e1a01008 	mov	r1, r8
40009ce8:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
40009cec:	e1a00004 	mov	r0, r4
40009cf0:	eb0005b5 	bl	4000b3cc <__multiply>
40009cf4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009cf8:	e1a07000 	mov	r7, r0
40009cfc:	e1a00004 	mov	r0, r4
40009d00:	eb0004f4 	bl	4000b0d8 <_Bfree>
40009d04:	e58d7030 	str	r7, [sp, #48]	; 0x30
40009d08:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40009d0c:	e05c2006 	subs	r2, ip, r6
40009d10:	1a000378 	bne	4000aaf8 <_dtoa_r+0x1478>
40009d14:	e1a00004 	mov	r0, r4
40009d18:	e3a01001 	mov	r1, #1
40009d1c:	eb0005a1 	bl	4000b3a8 <__i2b>
40009d20:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40009d24:	e35c0000 	cmp	ip, #0
40009d28:	e1a06000 	mov	r6, r0
40009d2c:	da000004 	ble	40009d44 <_dtoa_r+0x6c4>
40009d30:	e1a01000 	mov	r1, r0
40009d34:	e1a0200c 	mov	r2, ip
40009d38:	e1a00004 	mov	r0, r4
40009d3c:	eb00061c 	bl	4000b5b4 <__pow5mult>
40009d40:	e1a06000 	mov	r6, r0
40009d44:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009d48:	e35c0001 	cmp	ip, #1
40009d4c:	da00028a 	ble	4000a77c <_dtoa_r+0x10fc>
40009d50:	e3a07000 	mov	r7, #0
40009d54:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40009d58:	e35c0000 	cmp	ip, #0
40009d5c:	03a00001 	moveq	r0, #1
40009d60:	1a000251 	bne	4000a6ac <_dtoa_r+0x102c>
40009d64:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40009d68:	e080300c 	add	r3, r0, ip
40009d6c:	e213301f 	ands	r3, r3, #31
40009d70:	0a0001a0 	beq	4000a3f8 <_dtoa_r+0xd78>
40009d74:	e2632020 	rsb	r2, r3, #32
40009d78:	e3520004 	cmp	r2, #4
40009d7c:	da0003f9 	ble	4000ad68 <_dtoa_r+0x16e8>
40009d80:	e263301c 	rsb	r3, r3, #28
40009d84:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009d88:	e08cc003 	add	ip, ip, r3
40009d8c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009d90:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40009d94:	e08cc003 	add	ip, ip, r3
40009d98:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009d9c:	e0855003 	add	r5, r5, r3
40009da0:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009da4:	e35c0000 	cmp	ip, #0
40009da8:	da000004 	ble	40009dc0 <_dtoa_r+0x740>
40009dac:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009db0:	e1a0200c 	mov	r2, ip
40009db4:	e1a00004 	mov	r0, r4
40009db8:	eb00063e 	bl	4000b6b8 <__lshift>
40009dbc:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009dc0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40009dc4:	e35c0000 	cmp	ip, #0
40009dc8:	da000004 	ble	40009de0 <_dtoa_r+0x760>
40009dcc:	e1a01006 	mov	r1, r6
40009dd0:	e1a0200c 	mov	r2, ip
40009dd4:	e1a00004 	mov	r0, r4
40009dd8:	eb000636 	bl	4000b6b8 <__lshift>
40009ddc:	e1a06000 	mov	r6, r0
40009de0:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40009de4:	e35c0000 	cmp	ip, #0
40009de8:	1a000235 	bne	4000a6c4 <_dtoa_r+0x1044>
40009dec:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009df0:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40009df4:	e35c0002 	cmp	ip, #2
40009df8:	d3a03000 	movle	r3, #0
40009dfc:	c3a03001 	movgt	r3, #1
40009e00:	e3510000 	cmp	r1, #0
40009e04:	c3a03000 	movgt	r3, #0
40009e08:	e3530000 	cmp	r3, #0
40009e0c:	0a00017b 	beq	4000a400 <_dtoa_r+0xd80>
40009e10:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009e14:	e35c0000 	cmp	ip, #0
40009e18:	1a000170 	bne	4000a3e0 <_dtoa_r+0xd60>
40009e1c:	e1a01006 	mov	r1, r6
40009e20:	e1a0300c 	mov	r3, ip
40009e24:	e3a02005 	mov	r2, #5
40009e28:	e1a00004 	mov	r0, r4
40009e2c:	eb0004b0 	bl	4000b0f4 <__multadd>
40009e30:	e1a06000 	mov	r6, r0
40009e34:	e1a01006 	mov	r1, r6
40009e38:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40009e3c:	eb000660 	bl	4000b7c4 <__mcmp>
40009e40:	e3500000 	cmp	r0, #0
40009e44:	da000165 	ble	4000a3e0 <_dtoa_r+0xd60>
40009e48:	e59dc018 	ldr	ip, [sp, #24]
40009e4c:	e28cc001 	add	ip, ip, #1
40009e50:	e58dc018 	str	ip, [sp, #24]
40009e54:	e59dc020 	ldr	ip, [sp, #32]
40009e58:	e3a03031 	mov	r3, #49	; 0x31
40009e5c:	e5cc3000 	strb	r3, [ip]
40009e60:	e1a0900c 	mov	r9, ip
40009e64:	e28cc001 	add	ip, ip, #1
40009e68:	e58dc020 	str	ip, [sp, #32]
40009e6c:	e3a05000 	mov	r5, #0
40009e70:	e1a01006 	mov	r1, r6
40009e74:	e1a00004 	mov	r0, r4
40009e78:	eb000496 	bl	4000b0d8 <_Bfree>
40009e7c:	e3580000 	cmp	r8, #0
40009e80:	0a000005 	beq	40009e9c <_dtoa_r+0x81c>
40009e84:	e1550008 	cmp	r5, r8
40009e88:	13550000 	cmpne	r5, #0
40009e8c:	1a000198 	bne	4000a4f4 <_dtoa_r+0xe74>
40009e90:	e1a01008 	mov	r1, r8
40009e94:	e1a00004 	mov	r0, r4
40009e98:	eb00048e 	bl	4000b0d8 <_Bfree>
40009e9c:	e1a00004 	mov	r0, r4
40009ea0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009ea4:	eb00048b 	bl	4000b0d8 <_Bfree>
40009ea8:	e59dc018 	ldr	ip, [sp, #24]
40009eac:	e28c3001 	add	r3, ip, #1
40009eb0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009eb4:	e35c0000 	cmp	ip, #0
40009eb8:	e59dc020 	ldr	ip, [sp, #32]
40009ebc:	e3a02000 	mov	r2, #0
40009ec0:	e5cc2000 	strb	r2, [ip]
40009ec4:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009ec8:	01a00009 	moveq	r0, r9
40009ecc:	e58c3000 	str	r3, [ip]
40009ed0:	0afffe19 	beq	4000973c <_dtoa_r+0xbc>
40009ed4:	e59dc020 	ldr	ip, [sp, #32]
40009ed8:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
40009edc:	e1a00009 	mov	r0, r9
40009ee0:	e581c000 	str	ip, [r1]
40009ee4:	e28dd074 	add	sp, sp, #116	; 0x74
40009ee8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009eec:	e12fff1e 	bx	lr
40009ef0:	e59d0018 	ldr	r0, [sp, #24]
40009ef4:	eb00100b 	bl	4000df28 <__aeabi_i2d>
40009ef8:	e1a02006 	mov	r2, r6
40009efc:	e1a03007 	mov	r3, r7
40009f00:	eb001199 	bl	4000e56c <__aeabi_dcmpeq>
40009f04:	e3500000 	cmp	r0, #0
40009f08:	059dc018 	ldreq	ip, [sp, #24]
40009f0c:	024cc001 	subeq	ip, ip, #1
40009f10:	058dc018 	streq	ip, [sp, #24]
40009f14:	eafffe5a 	b	40009884 <_dtoa_r+0x204>
40009f18:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009f1c:	e59d1018 	ldr	r1, [sp, #24]
40009f20:	e061c00c 	rsb	ip, r1, ip
40009f24:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009f28:	e261c000 	rsb	ip, r1, #0
40009f2c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009f30:	e3a0c000 	mov	ip, #0
40009f34:	e58dc040 	str	ip, [sp, #64]	; 0x40
40009f38:	eafffe75 	b	40009914 <_dtoa_r+0x294>
40009f3c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009f40:	e35c0001 	cmp	ip, #1
40009f44:	da0002f8 	ble	4000ab2c <_dtoa_r+0x14ac>
40009f48:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009f4c:	e24c6001 	sub	r6, ip, #1
40009f50:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40009f54:	e15c0006 	cmp	ip, r6
40009f58:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
40009f5c:	b06c3006 	rsblt	r3, ip, r6
40009f60:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
40009f64:	b08cc003 	addlt	ip, ip, r3
40009f68:	a066600c 	rsbge	r6, r6, ip
40009f6c:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
40009f70:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009f74:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
40009f78:	b3a06000 	movlt	r6, #0
40009f7c:	e35c0000 	cmp	ip, #0
40009f80:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
40009f84:	a28d3028 	addge	r3, sp, #40	; 0x28
40009f88:	a8930028 	ldmge	r3, {r3, r5}
40009f8c:	b06c5001 	rsblt	r5, ip, r1
40009f90:	b3a03000 	movlt	r3, #0
40009f94:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009f98:	e08cc003 	add	ip, ip, r3
40009f9c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009fa0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40009fa4:	e1a00004 	mov	r0, r4
40009fa8:	e08cc003 	add	ip, ip, r3
40009fac:	e3a01001 	mov	r1, #1
40009fb0:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009fb4:	eb0004fb 	bl	4000b3a8 <__i2b>
40009fb8:	e1a08000 	mov	r8, r0
40009fbc:	eaffff2d 	b	40009c78 <_dtoa_r+0x5f8>
40009fc0:	e3a0c000 	mov	ip, #0
40009fc4:	e58dc038 	str	ip, [sp, #56]	; 0x38
40009fc8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40009fcc:	e3510000 	cmp	r1, #0
40009fd0:	da000278 	ble	4000a9b8 <_dtoa_r+0x1338>
40009fd4:	e58d103c 	str	r1, [sp, #60]	; 0x3c
40009fd8:	e58d1028 	str	r1, [sp, #40]	; 0x28
40009fdc:	e351000e 	cmp	r1, #14
40009fe0:	83a05000 	movhi	r5, #0
40009fe4:	92055001 	andls	r5, r5, #1
40009fe8:	e1a0c001 	mov	ip, r1
40009fec:	e3a01000 	mov	r1, #0
40009ff0:	e35c0017 	cmp	ip, #23
40009ff4:	e5841044 	str	r1, [r4, #68]	; 0x44
40009ff8:	9a000008 	bls	4000a020 <_dtoa_r+0x9a0>
40009ffc:	e3a02001 	mov	r2, #1
4000a000:	e3a03004 	mov	r3, #4
4000a004:	e1a03083 	lsl	r3, r3, #1
4000a008:	e2830014 	add	r0, r3, #20
4000a00c:	e150000c 	cmp	r0, ip
4000a010:	e1a01002 	mov	r1, r2
4000a014:	e2822001 	add	r2, r2, #1
4000a018:	9afffff9 	bls	4000a004 <_dtoa_r+0x984>
4000a01c:	e5841044 	str	r1, [r4, #68]	; 0x44
4000a020:	e1a00004 	mov	r0, r4
4000a024:	eb000408 	bl	4000b04c <_Balloc>
4000a028:	e3550000 	cmp	r5, #0
4000a02c:	e58d0020 	str	r0, [sp, #32]
4000a030:	e5840040 	str	r0, [r4, #64]	; 0x40
4000a034:	0afffe6a 	beq	400099e4 <_dtoa_r+0x364>
4000a038:	e59dc018 	ldr	ip, [sp, #24]
4000a03c:	e35c0000 	cmp	ip, #0
4000a040:	e58da050 	str	sl, [sp, #80]	; 0x50
4000a044:	e58db054 	str	fp, [sp, #84]	; 0x54
4000a048:	da000131 	ble	4000a514 <_dtoa_r+0xe94>
4000a04c:	e51f2444 	ldr	r2, [pc, #-1092]	; 40009c10 <_dtoa_r+0x590>
4000a050:	e20c300f 	and	r3, ip, #15
4000a054:	e1a0524c 	asr	r5, ip, #4
4000a058:	e0823183 	add	r3, r2, r3, lsl #3
4000a05c:	e3150010 	tst	r5, #16
4000a060:	e89300c0 	ldm	r3, {r6, r7}
4000a064:	0a00011e 	beq	4000a4e4 <_dtoa_r+0xe64>
4000a068:	e51f3464 	ldr	r3, [pc, #-1124]	; 40009c0c <_dtoa_r+0x58c>
4000a06c:	e1a0000a 	mov	r0, sl
4000a070:	e1a0100b 	mov	r1, fp
4000a074:	e2833020 	add	r3, r3, #32
4000a078:	e893000c 	ldm	r3, {r2, r3}
4000a07c:	eb001084 	bl	4000e294 <__aeabi_ddiv>
4000a080:	e205500f 	and	r5, r5, #15
4000a084:	e1a0a000 	mov	sl, r0
4000a088:	e1a0b001 	mov	fp, r1
4000a08c:	e3a08003 	mov	r8, #3
4000a090:	e3550000 	cmp	r5, #0
4000a094:	0a00000b 	beq	4000a0c8 <_dtoa_r+0xa48>
4000a098:	e51f9494 	ldr	r9, [pc, #-1172]	; 40009c0c <_dtoa_r+0x58c>
4000a09c:	e1a00006 	mov	r0, r6
4000a0a0:	e1a01007 	mov	r1, r7
4000a0a4:	e3150001 	tst	r5, #1
4000a0a8:	1899000c 	ldmne	r9, {r2, r3}
4000a0ac:	12888001 	addne	r8, r8, #1
4000a0b0:	1b000fd3 	blne	4000e004 <__aeabi_dmul>
4000a0b4:	e1b050c5 	asrs	r5, r5, #1
4000a0b8:	e2899008 	add	r9, r9, #8
4000a0bc:	1afffff8 	bne	4000a0a4 <_dtoa_r+0xa24>
4000a0c0:	e1a06000 	mov	r6, r0
4000a0c4:	e1a07001 	mov	r7, r1
4000a0c8:	e1a02006 	mov	r2, r6
4000a0cc:	e1a03007 	mov	r3, r7
4000a0d0:	e1a0000a 	mov	r0, sl
4000a0d4:	e1a0100b 	mov	r1, fp
4000a0d8:	eb00106d 	bl	4000e294 <__aeabi_ddiv>
4000a0dc:	e1a06000 	mov	r6, r0
4000a0e0:	e1a07001 	mov	r7, r1
4000a0e4:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000a0e8:	e35c0000 	cmp	ip, #0
4000a0ec:	0a000006 	beq	4000a10c <_dtoa_r+0xa8c>
4000a0f0:	e1a00006 	mov	r0, r6
4000a0f4:	e1a01007 	mov	r1, r7
4000a0f8:	e3a02000 	mov	r2, #0
4000a0fc:	e51f34fc 	ldr	r3, [pc, #-1276]	; 40009c08 <_dtoa_r+0x588>
4000a100:	eb00111f 	bl	4000e584 <__aeabi_dcmplt>
4000a104:	e3500000 	cmp	r0, #0
4000a108:	1a00023c 	bne	4000aa00 <_dtoa_r+0x1380>
4000a10c:	e1a00008 	mov	r0, r8
4000a110:	eb000f84 	bl	4000df28 <__aeabi_i2d>
4000a114:	e1a02006 	mov	r2, r6
4000a118:	e1a03007 	mov	r3, r7
4000a11c:	eb000fb8 	bl	4000e004 <__aeabi_dmul>
4000a120:	e3a02000 	mov	r2, #0
4000a124:	e51f3510 	ldr	r3, [pc, #-1296]	; 40009c1c <_dtoa_r+0x59c>
4000a128:	eb000eb1 	bl	4000dbf4 <__adddf3>
4000a12c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a130:	e35c0000 	cmp	ip, #0
4000a134:	e1a08000 	mov	r8, r0
4000a138:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000a13c:	0a000093 	beq	4000a390 <_dtoa_r+0xd10>
4000a140:	e59dc018 	ldr	ip, [sp, #24]
4000a144:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000a148:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a14c:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
4000a150:	e3510000 	cmp	r1, #0
4000a154:	0a00010c 	beq	4000a58c <_dtoa_r+0xf0c>
4000a158:	e51f3550 	ldr	r3, [pc, #-1360]	; 40009c10 <_dtoa_r+0x590>
4000a15c:	e083318c 	add	r3, r3, ip, lsl #3
4000a160:	e913000c 	ldmdb	r3, {r2, r3}
4000a164:	e3a00000 	mov	r0, #0
4000a168:	e51f1550 	ldr	r1, [pc, #-1360]	; 40009c20 <_dtoa_r+0x5a0>
4000a16c:	e58dc00c 	str	ip, [sp, #12]
4000a170:	eb001047 	bl	4000e294 <__aeabi_ddiv>
4000a174:	e1a02008 	mov	r2, r8
4000a178:	e1a03009 	mov	r3, r9
4000a17c:	eb000e9b 	bl	4000dbf0 <__aeabi_dsub>
4000a180:	e1a0a000 	mov	sl, r0
4000a184:	e1a0b001 	mov	fp, r1
4000a188:	e1a00006 	mov	r0, r6
4000a18c:	e1a01007 	mov	r1, r7
4000a190:	eb001113 	bl	4000e5e4 <__aeabi_d2iz>
4000a194:	e1a05000 	mov	r5, r0
4000a198:	eb000f62 	bl	4000df28 <__aeabi_i2d>
4000a19c:	e1a02000 	mov	r2, r0
4000a1a0:	e1a03001 	mov	r3, r1
4000a1a4:	e1a00006 	mov	r0, r6
4000a1a8:	e1a01007 	mov	r1, r7
4000a1ac:	eb000e8f 	bl	4000dbf0 <__aeabi_dsub>
4000a1b0:	e2855030 	add	r5, r5, #48	; 0x30
4000a1b4:	e59d2020 	ldr	r2, [sp, #32]
4000a1b8:	e1a06000 	mov	r6, r0
4000a1bc:	e1a07001 	mov	r7, r1
4000a1c0:	e20580ff 	and	r8, r5, #255	; 0xff
4000a1c4:	e5c28000 	strb	r8, [r2]
4000a1c8:	e1a03007 	mov	r3, r7
4000a1cc:	e1a0000a 	mov	r0, sl
4000a1d0:	e1a0100b 	mov	r1, fp
4000a1d4:	e1a02006 	mov	r2, r6
4000a1d8:	eb0010fb 	bl	4000e5cc <__aeabi_dcmpgt>
4000a1dc:	e59d3020 	ldr	r3, [sp, #32]
4000a1e0:	e3500000 	cmp	r0, #0
4000a1e4:	e2833001 	add	r3, r3, #1
4000a1e8:	e58d3058 	str	r3, [sp, #88]	; 0x58
4000a1ec:	e1a05003 	mov	r5, r3
4000a1f0:	1a0002d6 	bne	4000ad50 <_dtoa_r+0x16d0>
4000a1f4:	e1a02006 	mov	r2, r6
4000a1f8:	e1a03007 	mov	r3, r7
4000a1fc:	e3a00000 	mov	r0, #0
4000a200:	e51f1600 	ldr	r1, [pc, #-1536]	; 40009c08 <_dtoa_r+0x588>
4000a204:	eb000e79 	bl	4000dbf0 <__aeabi_dsub>
4000a208:	e1a02000 	mov	r2, r0
4000a20c:	e1a03001 	mov	r3, r1
4000a210:	e1a0000a 	mov	r0, sl
4000a214:	e1a0100b 	mov	r1, fp
4000a218:	eb0010eb 	bl	4000e5cc <__aeabi_dcmpgt>
4000a21c:	e3500000 	cmp	r0, #0
4000a220:	e59dc00c 	ldr	ip, [sp, #12]
4000a224:	1a000251 	bne	4000ab70 <_dtoa_r+0x14f0>
4000a228:	e35c0001 	cmp	ip, #1
4000a22c:	da0000b5 	ble	4000a508 <_dtoa_r+0xe88>
4000a230:	e59d1020 	ldr	r1, [sp, #32]
4000a234:	e081900c 	add	r9, r1, ip
4000a238:	e58d9048 	str	r9, [sp, #72]	; 0x48
4000a23c:	e58d4064 	str	r4, [sp, #100]	; 0x64
4000a240:	e1a09005 	mov	r9, r5
4000a244:	ea000008 	b	4000a26c <_dtoa_r+0xbec>
4000a248:	eb000e68 	bl	4000dbf0 <__aeabi_dsub>
4000a24c:	e1a0200a 	mov	r2, sl
4000a250:	e1a0300b 	mov	r3, fp
4000a254:	eb0010ca 	bl	4000e584 <__aeabi_dcmplt>
4000a258:	e3500000 	cmp	r0, #0
4000a25c:	1a000241 	bne	4000ab68 <_dtoa_r+0x14e8>
4000a260:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000a264:	e159000c 	cmp	r9, ip
4000a268:	0a0000a5 	beq	4000a504 <_dtoa_r+0xe84>
4000a26c:	e1a0000a 	mov	r0, sl
4000a270:	e1a0100b 	mov	r1, fp
4000a274:	e3a02000 	mov	r2, #0
4000a278:	e51f3668 	ldr	r3, [pc, #-1640]	; 40009c18 <_dtoa_r+0x598>
4000a27c:	eb000f60 	bl	4000e004 <__aeabi_dmul>
4000a280:	e3a02000 	mov	r2, #0
4000a284:	e51f3674 	ldr	r3, [pc, #-1652]	; 40009c18 <_dtoa_r+0x598>
4000a288:	e1a0a000 	mov	sl, r0
4000a28c:	e1a0b001 	mov	fp, r1
4000a290:	e1a00006 	mov	r0, r6
4000a294:	e1a01007 	mov	r1, r7
4000a298:	eb000f59 	bl	4000e004 <__aeabi_dmul>
4000a29c:	e1a05001 	mov	r5, r1
4000a2a0:	e1a04000 	mov	r4, r0
4000a2a4:	eb0010ce 	bl	4000e5e4 <__aeabi_d2iz>
4000a2a8:	e1a08000 	mov	r8, r0
4000a2ac:	eb000f1d 	bl	4000df28 <__aeabi_i2d>
4000a2b0:	e1a02000 	mov	r2, r0
4000a2b4:	e1a03001 	mov	r3, r1
4000a2b8:	e1a00004 	mov	r0, r4
4000a2bc:	e1a01005 	mov	r1, r5
4000a2c0:	eb000e4a 	bl	4000dbf0 <__aeabi_dsub>
4000a2c4:	e2888030 	add	r8, r8, #48	; 0x30
4000a2c8:	e20880ff 	and	r8, r8, #255	; 0xff
4000a2cc:	e1a0200a 	mov	r2, sl
4000a2d0:	e1a0300b 	mov	r3, fp
4000a2d4:	e4c98001 	strb	r8, [r9], #1
4000a2d8:	e1a07001 	mov	r7, r1
4000a2dc:	e1a06000 	mov	r6, r0
4000a2e0:	eb0010a7 	bl	4000e584 <__aeabi_dcmplt>
4000a2e4:	e3500000 	cmp	r0, #0
4000a2e8:	e1a02006 	mov	r2, r6
4000a2ec:	e1a03007 	mov	r3, r7
4000a2f0:	e3a00000 	mov	r0, #0
4000a2f4:	e51f16f4 	ldr	r1, [pc, #-1780]	; 40009c08 <_dtoa_r+0x588>
4000a2f8:	0affffd2 	beq	4000a248 <_dtoa_r+0xbc8>
4000a2fc:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000a300:	e1a05009 	mov	r5, r9
4000a304:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000a308:	e59d9020 	ldr	r9, [sp, #32]
4000a30c:	e58dc018 	str	ip, [sp, #24]
4000a310:	e58d5020 	str	r5, [sp, #32]
4000a314:	eafffee0 	b	40009e9c <_dtoa_r+0x81c>
4000a318:	e3a0c000 	mov	ip, #0
4000a31c:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a320:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000a324:	e59dc018 	ldr	ip, [sp, #24]
4000a328:	e081c00c 	add	ip, r1, ip
4000a32c:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000a330:	e28cc001 	add	ip, ip, #1
4000a334:	e35c0000 	cmp	ip, #0
4000a338:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000a33c:	da0001a5 	ble	4000a9d8 <_dtoa_r+0x1358>
4000a340:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a344:	e35c000e 	cmp	ip, #14
4000a348:	83a05000 	movhi	r5, #0
4000a34c:	92055001 	andls	r5, r5, #1
4000a350:	eaffff25 	b	40009fec <_dtoa_r+0x96c>
4000a354:	e3a0c001 	mov	ip, #1
4000a358:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a35c:	eaffff19 	b	40009fc8 <_dtoa_r+0x948>
4000a360:	e1a00008 	mov	r0, r8
4000a364:	eb000eef 	bl	4000df28 <__aeabi_i2d>
4000a368:	e1a02000 	mov	r2, r0
4000a36c:	e1a03001 	mov	r3, r1
4000a370:	e1a00006 	mov	r0, r6
4000a374:	e1a01007 	mov	r1, r7
4000a378:	eb000f21 	bl	4000e004 <__aeabi_dmul>
4000a37c:	e3a02000 	mov	r2, #0
4000a380:	e51f376c 	ldr	r3, [pc, #-1900]	; 40009c1c <_dtoa_r+0x59c>
4000a384:	eb000e1a 	bl	4000dbf4 <__adddf3>
4000a388:	e1a08000 	mov	r8, r0
4000a38c:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000a390:	e1a00006 	mov	r0, r6
4000a394:	e3a02000 	mov	r2, #0
4000a398:	e51f378c 	ldr	r3, [pc, #-1932]	; 40009c14 <_dtoa_r+0x594>
4000a39c:	e1a01007 	mov	r1, r7
4000a3a0:	eb000e12 	bl	4000dbf0 <__aeabi_dsub>
4000a3a4:	e1a02008 	mov	r2, r8
4000a3a8:	e1a03009 	mov	r3, r9
4000a3ac:	e1a0a000 	mov	sl, r0
4000a3b0:	e1a0b001 	mov	fp, r1
4000a3b4:	eb001084 	bl	4000e5cc <__aeabi_dcmpgt>
4000a3b8:	e2506000 	subs	r6, r0, #0
4000a3bc:	1a00006f 	bne	4000a580 <_dtoa_r+0xf00>
4000a3c0:	e1a02008 	mov	r2, r8
4000a3c4:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
4000a3c8:	e1a0000a 	mov	r0, sl
4000a3cc:	e1a0100b 	mov	r1, fp
4000a3d0:	eb00106b 	bl	4000e584 <__aeabi_dcmplt>
4000a3d4:	e3500000 	cmp	r0, #0
4000a3d8:	0a00004a 	beq	4000a508 <_dtoa_r+0xe88>
4000a3dc:	e1a08006 	mov	r8, r6
4000a3e0:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
4000a3e4:	e1e0c00c 	mvn	ip, ip
4000a3e8:	e58dc018 	str	ip, [sp, #24]
4000a3ec:	e59d9020 	ldr	r9, [sp, #32]
4000a3f0:	e3a05000 	mov	r5, #0
4000a3f4:	eafffe9d 	b	40009e70 <_dtoa_r+0x7f0>
4000a3f8:	e3a0301c 	mov	r3, #28
4000a3fc:	eafffe60 	b	40009d84 <_dtoa_r+0x704>
4000a400:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a404:	e35c0000 	cmp	ip, #0
4000a408:	1a0000ff 	bne	4000a80c <_dtoa_r+0x118c>
4000a40c:	e3a05000 	mov	r5, #0
4000a410:	e59da028 	ldr	sl, [sp, #40]	; 0x28
4000a414:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
4000a418:	e59db020 	ldr	fp, [sp, #32]
4000a41c:	ea000005 	b	4000a438 <_dtoa_r+0xdb8>
4000a420:	e1a01009 	mov	r1, r9
4000a424:	e1a00004 	mov	r0, r4
4000a428:	e3a0200a 	mov	r2, #10
4000a42c:	e3a03000 	mov	r3, #0
4000a430:	eb00032f 	bl	4000b0f4 <__multadd>
4000a434:	e1a09000 	mov	r9, r0
4000a438:	e1a00009 	mov	r0, r9
4000a43c:	e1a01006 	mov	r1, r6
4000a440:	ebfffc16 	bl	400094a0 <quorem>
4000a444:	e2800030 	add	r0, r0, #48	; 0x30
4000a448:	e7cb0005 	strb	r0, [fp, r5]
4000a44c:	e2855001 	add	r5, r5, #1
4000a450:	e155000a 	cmp	r5, sl
4000a454:	bafffff1 	blt	4000a420 <_dtoa_r+0xda0>
4000a458:	e59db020 	ldr	fp, [sp, #32]
4000a45c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a460:	e58d9030 	str	r9, [sp, #48]	; 0x30
4000a464:	e1a07000 	mov	r7, r0
4000a468:	e35c0001 	cmp	ip, #1
4000a46c:	a08bb00c 	addge	fp, fp, ip
4000a470:	b28bb001 	addlt	fp, fp, #1
4000a474:	e3a05000 	mov	r5, #0
4000a478:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a47c:	e3a02001 	mov	r2, #1
4000a480:	e1a00004 	mov	r0, r4
4000a484:	eb00048b 	bl	4000b6b8 <__lshift>
4000a488:	e1a01006 	mov	r1, r6
4000a48c:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a490:	eb0004cb 	bl	4000b7c4 <__mcmp>
4000a494:	e3500000 	cmp	r0, #0
4000a498:	da0001d2 	ble	4000abe8 <_dtoa_r+0x1568>
4000a49c:	e59dc020 	ldr	ip, [sp, #32]
4000a4a0:	e28cc001 	add	ip, ip, #1
4000a4a4:	e55b3001 	ldrb	r3, [fp, #-1]
4000a4a8:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000a4ac:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
4000a4b0:	ea000003 	b	4000a4c4 <_dtoa_r+0xe44>
4000a4b4:	e15b0001 	cmp	fp, r1
4000a4b8:	0a000193 	beq	4000ab0c <_dtoa_r+0x148c>
4000a4bc:	e55b3002 	ldrb	r3, [fp, #-2]
4000a4c0:	e1a0b002 	mov	fp, r2
4000a4c4:	e3530039 	cmp	r3, #57	; 0x39
4000a4c8:	e24b2001 	sub	r2, fp, #1
4000a4cc:	0afffff8 	beq	4000a4b4 <_dtoa_r+0xe34>
4000a4d0:	e2833001 	add	r3, r3, #1
4000a4d4:	e59d9020 	ldr	r9, [sp, #32]
4000a4d8:	e5c23000 	strb	r3, [r2]
4000a4dc:	e58db020 	str	fp, [sp, #32]
4000a4e0:	eafffe62 	b	40009e70 <_dtoa_r+0x7f0>
4000a4e4:	e28db050 	add	fp, sp, #80	; 0x50
4000a4e8:	e89b0c00 	ldm	fp, {sl, fp}
4000a4ec:	e3a08002 	mov	r8, #2
4000a4f0:	eafffee6 	b	4000a090 <_dtoa_r+0xa10>
4000a4f4:	e1a01005 	mov	r1, r5
4000a4f8:	e1a00004 	mov	r0, r4
4000a4fc:	eb0002f5 	bl	4000b0d8 <_Bfree>
4000a500:	eafffe62 	b	40009e90 <_dtoa_r+0x810>
4000a504:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000a508:	e28db050 	add	fp, sp, #80	; 0x50
4000a50c:	e89b0c00 	ldm	fp, {sl, fp}
4000a510:	eafffd33 	b	400099e4 <_dtoa_r+0x364>
4000a514:	e59dc018 	ldr	ip, [sp, #24]
4000a518:	e26c5000 	rsb	r5, ip, #0
4000a51c:	e3550000 	cmp	r5, #0
4000a520:	0a00015c 	beq	4000aa98 <_dtoa_r+0x1418>
4000a524:	e51f391c 	ldr	r3, [pc, #-2332]	; 40009c10 <_dtoa_r+0x590>
4000a528:	e205200f 	and	r2, r5, #15
4000a52c:	e0833182 	add	r3, r3, r2, lsl #3
4000a530:	e893000c 	ldm	r3, {r2, r3}
4000a534:	e28d1050 	add	r1, sp, #80	; 0x50
4000a538:	e8910003 	ldm	r1, {r0, r1}
4000a53c:	eb000eb0 	bl	4000e004 <__aeabi_dmul>
4000a540:	e1b05245 	asrs	r5, r5, #4
4000a544:	e1a06000 	mov	r6, r0
4000a548:	e1a07001 	mov	r7, r1
4000a54c:	0a0001fd 	beq	4000ad48 <_dtoa_r+0x16c8>
4000a550:	e51f994c 	ldr	r9, [pc, #-2380]	; 40009c0c <_dtoa_r+0x58c>
4000a554:	e3a08002 	mov	r8, #2
4000a558:	e3150001 	tst	r5, #1
4000a55c:	1899000c 	ldmne	r9, {r2, r3}
4000a560:	12888001 	addne	r8, r8, #1
4000a564:	1b000ea6 	blne	4000e004 <__aeabi_dmul>
4000a568:	e1b050c5 	asrs	r5, r5, #1
4000a56c:	e2899008 	add	r9, r9, #8
4000a570:	1afffff8 	bne	4000a558 <_dtoa_r+0xed8>
4000a574:	e1a06000 	mov	r6, r0
4000a578:	e1a07001 	mov	r7, r1
4000a57c:	eafffed8 	b	4000a0e4 <_dtoa_r+0xa64>
4000a580:	e3a06000 	mov	r6, #0
4000a584:	e1a08006 	mov	r8, r6
4000a588:	eafffe2e 	b	40009e48 <_dtoa_r+0x7c8>
4000a58c:	e51f1984 	ldr	r1, [pc, #-2436]	; 40009c10 <_dtoa_r+0x590>
4000a590:	e24ca001 	sub	sl, ip, #1
4000a594:	e081118a 	add	r1, r1, sl, lsl #3
4000a598:	e1a02008 	mov	r2, r8
4000a59c:	e1a03009 	mov	r3, r9
4000a5a0:	e8910003 	ldm	r1, {r0, r1}
4000a5a4:	e58dc00c 	str	ip, [sp, #12]
4000a5a8:	eb000e95 	bl	4000e004 <__aeabi_dmul>
4000a5ac:	e58d0048 	str	r0, [sp, #72]	; 0x48
4000a5b0:	e58d104c 	str	r1, [sp, #76]	; 0x4c
4000a5b4:	e1a01007 	mov	r1, r7
4000a5b8:	e1a00006 	mov	r0, r6
4000a5bc:	eb001008 	bl	4000e5e4 <__aeabi_d2iz>
4000a5c0:	e1a05000 	mov	r5, r0
4000a5c4:	eb000e57 	bl	4000df28 <__aeabi_i2d>
4000a5c8:	e1a02000 	mov	r2, r0
4000a5cc:	e1a03001 	mov	r3, r1
4000a5d0:	e1a00006 	mov	r0, r6
4000a5d4:	e1a01007 	mov	r1, r7
4000a5d8:	eb000d84 	bl	4000dbf0 <__aeabi_dsub>
4000a5dc:	e59dc00c 	ldr	ip, [sp, #12]
4000a5e0:	e1a07001 	mov	r7, r1
4000a5e4:	e59d1020 	ldr	r1, [sp, #32]
4000a5e8:	e59d2020 	ldr	r2, [sp, #32]
4000a5ec:	e2855030 	add	r5, r5, #48	; 0x30
4000a5f0:	e2811001 	add	r1, r1, #1
4000a5f4:	e35c0001 	cmp	ip, #1
4000a5f8:	e5c25000 	strb	r5, [r2]
4000a5fc:	e1a06000 	mov	r6, r0
4000a600:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000a604:	e1a05001 	mov	r5, r1
4000a608:	0a00001a 	beq	4000a678 <_dtoa_r+0xff8>
4000a60c:	e59d3020 	ldr	r3, [sp, #32]
4000a610:	e2439001 	sub	r9, r3, #1
4000a614:	e089900c 	add	r9, r9, ip
4000a618:	e1a05003 	mov	r5, r3
4000a61c:	e1a00006 	mov	r0, r6
4000a620:	e1a01007 	mov	r1, r7
4000a624:	e3a02000 	mov	r2, #0
4000a628:	e51f3a18 	ldr	r3, [pc, #-2584]	; 40009c18 <_dtoa_r+0x598>
4000a62c:	eb000e74 	bl	4000e004 <__aeabi_dmul>
4000a630:	e1a07001 	mov	r7, r1
4000a634:	e1a06000 	mov	r6, r0
4000a638:	eb000fe9 	bl	4000e5e4 <__aeabi_d2iz>
4000a63c:	e1a08000 	mov	r8, r0
4000a640:	eb000e38 	bl	4000df28 <__aeabi_i2d>
4000a644:	e2888030 	add	r8, r8, #48	; 0x30
4000a648:	e1a02000 	mov	r2, r0
4000a64c:	e1a03001 	mov	r3, r1
4000a650:	e1a00006 	mov	r0, r6
4000a654:	e1a01007 	mov	r1, r7
4000a658:	eb000d64 	bl	4000dbf0 <__aeabi_dsub>
4000a65c:	e5e58001 	strb	r8, [r5, #1]!
4000a660:	e1550009 	cmp	r5, r9
4000a664:	1affffee 	bne	4000a624 <_dtoa_r+0xfa4>
4000a668:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000a66c:	e1a06000 	mov	r6, r0
4000a670:	e1a07001 	mov	r7, r1
4000a674:	e08c500a 	add	r5, ip, sl
4000a678:	e3a02000 	mov	r2, #0
4000a67c:	e51f3a64 	ldr	r3, [pc, #-2660]	; 40009c20 <_dtoa_r+0x5a0>
4000a680:	e28d1048 	add	r1, sp, #72	; 0x48
4000a684:	e8910003 	ldm	r1, {r0, r1}
4000a688:	eb000d59 	bl	4000dbf4 <__adddf3>
4000a68c:	e1a02006 	mov	r2, r6
4000a690:	e1a03007 	mov	r3, r7
4000a694:	eb000fba 	bl	4000e584 <__aeabi_dcmplt>
4000a698:	e3500000 	cmp	r0, #0
4000a69c:	0a000101 	beq	4000aaa8 <_dtoa_r+0x1428>
4000a6a0:	e59d9020 	ldr	r9, [sp, #32]
4000a6a4:	e5558001 	ldrb	r8, [r5, #-1]
4000a6a8:	eafffd45 	b	40009bc4 <_dtoa_r+0x544>
4000a6ac:	e5963010 	ldr	r3, [r6, #16]
4000a6b0:	e0863103 	add	r3, r6, r3, lsl #2
4000a6b4:	e5930010 	ldr	r0, [r3, #16]
4000a6b8:	eb0002fe 	bl	4000b2b8 <__hi0bits>
4000a6bc:	e2600020 	rsb	r0, r0, #32
4000a6c0:	eafffda7 	b	40009d64 <_dtoa_r+0x6e4>
4000a6c4:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000a6c8:	e1a01006 	mov	r1, r6
4000a6cc:	eb00043c 	bl	4000b7c4 <__mcmp>
4000a6d0:	e3500000 	cmp	r0, #0
4000a6d4:	aafffdc4 	bge	40009dec <_dtoa_r+0x76c>
4000a6d8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a6dc:	e1a00004 	mov	r0, r4
4000a6e0:	e3a0200a 	mov	r2, #10
4000a6e4:	e3a03000 	mov	r3, #0
4000a6e8:	eb000281 	bl	4000b0f4 <__multadd>
4000a6ec:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a6f0:	e35c0000 	cmp	ip, #0
4000a6f4:	e59dc018 	ldr	ip, [sp, #24]
4000a6f8:	e24cc001 	sub	ip, ip, #1
4000a6fc:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a700:	e58dc018 	str	ip, [sp, #24]
4000a704:	1a000030 	bne	4000a7cc <_dtoa_r+0x114c>
4000a708:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000a70c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000a710:	e35c0000 	cmp	ip, #0
4000a714:	c3a03000 	movgt	r3, #0
4000a718:	d3a03001 	movle	r3, #1
4000a71c:	e3510002 	cmp	r1, #2
4000a720:	d3a03000 	movle	r3, #0
4000a724:	e3530000 	cmp	r3, #0
4000a728:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000a72c:	0affff36 	beq	4000a40c <_dtoa_r+0xd8c>
4000a730:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000a734:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000a738:	eafffdb4 	b	40009e10 <_dtoa_r+0x790>
4000a73c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a740:	e35c0000 	cmp	ip, #0
4000a744:	1a000132 	bne	4000ac14 <_dtoa_r+0x1594>
4000a748:	e3a02000 	mov	r2, #0
4000a74c:	e51f3b40 	ldr	r3, [pc, #-2880]	; 40009c14 <_dtoa_r+0x594>
4000a750:	e28d1010 	add	r1, sp, #16
4000a754:	e8910003 	ldm	r1, {r0, r1}
4000a758:	eb000e29 	bl	4000e004 <__aeabi_dmul>
4000a75c:	e1a0200a 	mov	r2, sl
4000a760:	e1a0300b 	mov	r3, fp
4000a764:	eb000f92 	bl	4000e5b4 <__aeabi_dcmpge>
4000a768:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
4000a76c:	e3500000 	cmp	r0, #0
4000a770:	e1a08006 	mov	r8, r6
4000a774:	1affff19 	bne	4000a3e0 <_dtoa_r+0xd60>
4000a778:	eafffdb2 	b	40009e48 <_dtoa_r+0x7c8>
4000a77c:	e35a0000 	cmp	sl, #0
4000a780:	1afffd72 	bne	40009d50 <_dtoa_r+0x6d0>
4000a784:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000a788:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000a78c:	e3530000 	cmp	r3, #0
4000a790:	11a0700a 	movne	r7, sl
4000a794:	1afffd6e 	bne	40009d54 <_dtoa_r+0x6d4>
4000a798:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
4000a79c:	e1a07a27 	lsr	r7, r7, #20
4000a7a0:	e1a07a07 	lsl	r7, r7, #20
4000a7a4:	e3570000 	cmp	r7, #0
4000a7a8:	0afffd69 	beq	40009d54 <_dtoa_r+0x6d4>
4000a7ac:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a7b0:	e28cc001 	add	ip, ip, #1
4000a7b4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a7b8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a7bc:	e28cc001 	add	ip, ip, #1
4000a7c0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a7c4:	e3a07001 	mov	r7, #1
4000a7c8:	eafffd61 	b	40009d54 <_dtoa_r+0x6d4>
4000a7cc:	e3a03000 	mov	r3, #0
4000a7d0:	e1a01008 	mov	r1, r8
4000a7d4:	e1a00004 	mov	r0, r4
4000a7d8:	e3a0200a 	mov	r2, #10
4000a7dc:	eb000244 	bl	4000b0f4 <__multadd>
4000a7e0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000a7e4:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000a7e8:	e35c0000 	cmp	ip, #0
4000a7ec:	c3a03000 	movgt	r3, #0
4000a7f0:	d3a03001 	movle	r3, #1
4000a7f4:	e3510002 	cmp	r1, #2
4000a7f8:	d3a03000 	movle	r3, #0
4000a7fc:	e3530000 	cmp	r3, #0
4000a800:	e1a08000 	mov	r8, r0
4000a804:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000a808:	1affffc8 	bne	4000a730 <_dtoa_r+0x10b0>
4000a80c:	e3550000 	cmp	r5, #0
4000a810:	da000004 	ble	4000a828 <_dtoa_r+0x11a8>
4000a814:	e1a01008 	mov	r1, r8
4000a818:	e1a02005 	mov	r2, r5
4000a81c:	e1a00004 	mov	r0, r4
4000a820:	eb0003a4 	bl	4000b6b8 <__lshift>
4000a824:	e1a08000 	mov	r8, r0
4000a828:	e3570000 	cmp	r7, #0
4000a82c:	01a0c008 	moveq	ip, r8
4000a830:	1a0000f9 	bne	4000ac1c <_dtoa_r+0x159c>
4000a834:	e59d1020 	ldr	r1, [sp, #32]
4000a838:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000a83c:	e59d2020 	ldr	r2, [sp, #32]
4000a840:	e2811001 	add	r1, r1, #1
4000a844:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000a848:	e0822003 	add	r2, r2, r3
4000a84c:	e20a1001 	and	r1, sl, #1
4000a850:	e1a07006 	mov	r7, r6
4000a854:	e58d202c 	str	r2, [sp, #44]	; 0x2c
4000a858:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000a85c:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
4000a860:	e1a0900c 	mov	r9, ip
4000a864:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
4000a868:	ea000008 	b	4000a890 <_dtoa_r+0x1210>
4000a86c:	eb000220 	bl	4000b0f4 <__multadd>
4000a870:	e1a01009 	mov	r1, r9
4000a874:	e1a08000 	mov	r8, r0
4000a878:	e3a0200a 	mov	r2, #10
4000a87c:	e1a00004 	mov	r0, r4
4000a880:	e3a03000 	mov	r3, #0
4000a884:	eb00021a 	bl	4000b0f4 <__multadd>
4000a888:	e1a09000 	mov	r9, r0
4000a88c:	e2855001 	add	r5, r5, #1
4000a890:	e1a01007 	mov	r1, r7
4000a894:	e1a00006 	mov	r0, r6
4000a898:	ebfffb00 	bl	400094a0 <quorem>
4000a89c:	e1a01008 	mov	r1, r8
4000a8a0:	e1a0a000 	mov	sl, r0
4000a8a4:	e1a00006 	mov	r0, r6
4000a8a8:	eb0003c5 	bl	4000b7c4 <__mcmp>
4000a8ac:	e1a02009 	mov	r2, r9
4000a8b0:	e1a0b000 	mov	fp, r0
4000a8b4:	e1a01007 	mov	r1, r7
4000a8b8:	e1a00004 	mov	r0, r4
4000a8bc:	eb0003d8 	bl	4000b824 <__mdiff>
4000a8c0:	e590200c 	ldr	r2, [r0, #12]
4000a8c4:	e245c001 	sub	ip, r5, #1
4000a8c8:	e3520000 	cmp	r2, #0
4000a8cc:	e28a2030 	add	r2, sl, #48	; 0x30
4000a8d0:	e1a03000 	mov	r3, r0
4000a8d4:	e58d201c 	str	r2, [sp, #28]
4000a8d8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a8dc:	1a000030 	bne	4000a9a4 <_dtoa_r+0x1324>
4000a8e0:	e1a01003 	mov	r1, r3
4000a8e4:	e1a00006 	mov	r0, r6
4000a8e8:	e58d300c 	str	r3, [sp, #12]
4000a8ec:	eb0003b4 	bl	4000b7c4 <__mcmp>
4000a8f0:	e59d300c 	ldr	r3, [sp, #12]
4000a8f4:	e1a02000 	mov	r2, r0
4000a8f8:	e1a01003 	mov	r1, r3
4000a8fc:	e1a00004 	mov	r0, r4
4000a900:	e58d200c 	str	r2, [sp, #12]
4000a904:	eb0001f3 	bl	4000b0d8 <_Bfree>
4000a908:	e59d200c 	ldr	r2, [sp, #12]
4000a90c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a910:	e192c00c 	orrs	ip, r2, ip
4000a914:	1a000002 	bne	4000a924 <_dtoa_r+0x12a4>
4000a918:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a91c:	e35c0000 	cmp	ip, #0
4000a920:	0a0000f7 	beq	4000ad04 <_dtoa_r+0x1684>
4000a924:	e35b0000 	cmp	fp, #0
4000a928:	ba000092 	blt	4000ab78 <_dtoa_r+0x14f8>
4000a92c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a930:	e19bc00c 	orrs	ip, fp, ip
4000a934:	1a000002 	bne	4000a944 <_dtoa_r+0x12c4>
4000a938:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a93c:	e35c0000 	cmp	ip, #0
4000a940:	0a00008c 	beq	4000ab78 <_dtoa_r+0x14f8>
4000a944:	e3520000 	cmp	r2, #0
4000a948:	ca0000d1 	bgt	4000ac94 <_dtoa_r+0x1614>
4000a94c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a950:	e59d201c 	ldr	r2, [sp, #28]
4000a954:	e155000c 	cmp	r5, ip
4000a958:	e5452001 	strb	r2, [r5, #-1]
4000a95c:	e1a0b005 	mov	fp, r5
4000a960:	0a0000da 	beq	4000acd0 <_dtoa_r+0x1650>
4000a964:	e1a01006 	mov	r1, r6
4000a968:	e3a0200a 	mov	r2, #10
4000a96c:	e3a03000 	mov	r3, #0
4000a970:	e1a00004 	mov	r0, r4
4000a974:	eb0001de 	bl	4000b0f4 <__multadd>
4000a978:	e1580009 	cmp	r8, r9
4000a97c:	e1a06000 	mov	r6, r0
4000a980:	e1a01008 	mov	r1, r8
4000a984:	e1a00004 	mov	r0, r4
4000a988:	e3a0200a 	mov	r2, #10
4000a98c:	e3a03000 	mov	r3, #0
4000a990:	1affffb5 	bne	4000a86c <_dtoa_r+0x11ec>
4000a994:	eb0001d6 	bl	4000b0f4 <__multadd>
4000a998:	e1a08000 	mov	r8, r0
4000a99c:	e1a09000 	mov	r9, r0
4000a9a0:	eaffffb9 	b	4000a88c <_dtoa_r+0x120c>
4000a9a4:	e3a02001 	mov	r2, #1
4000a9a8:	eaffffd2 	b	4000a8f8 <_dtoa_r+0x1278>
4000a9ac:	e3a0c001 	mov	ip, #1
4000a9b0:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a9b4:	eafffe59 	b	4000a320 <_dtoa_r+0xca0>
4000a9b8:	e3a03001 	mov	r3, #1
4000a9bc:	e58d309c 	str	r3, [sp, #156]	; 0x9c
4000a9c0:	e58d303c 	str	r3, [sp, #60]	; 0x3c
4000a9c4:	e58d3028 	str	r3, [sp, #40]	; 0x28
4000a9c8:	e3a01000 	mov	r1, #0
4000a9cc:	e0035005 	and	r5, r3, r5
4000a9d0:	e5841044 	str	r1, [r4, #68]	; 0x44
4000a9d4:	eafffd91 	b	4000a020 <_dtoa_r+0x9a0>
4000a9d8:	e35c000e 	cmp	ip, #14
4000a9dc:	83a03000 	movhi	r3, #0
4000a9e0:	93a03001 	movls	r3, #1
4000a9e4:	eafffff7 	b	4000a9c8 <_dtoa_r+0x1348>
4000a9e8:	e28d1030 	add	r1, sp, #48	; 0x30
4000a9ec:	e8910006 	ldm	r1, {r1, r2}
4000a9f0:	e1a00004 	mov	r0, r4
4000a9f4:	eb0002ee 	bl	4000b5b4 <__pow5mult>
4000a9f8:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a9fc:	eafffcc4 	b	40009d14 <_dtoa_r+0x694>
4000aa00:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000aa04:	e35c0000 	cmp	ip, #0
4000aa08:	0afffe54 	beq	4000a360 <_dtoa_r+0xce0>
4000aa0c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000aa10:	e35c0000 	cmp	ip, #0
4000aa14:	dafffebb 	ble	4000a508 <_dtoa_r+0xe88>
4000aa18:	e3a02000 	mov	r2, #0
4000aa1c:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 40009c18 <_dtoa_r+0x598>
4000aa20:	e1a00006 	mov	r0, r6
4000aa24:	e1a01007 	mov	r1, r7
4000aa28:	eb000d75 	bl	4000e004 <__aeabi_dmul>
4000aa2c:	e1a06000 	mov	r6, r0
4000aa30:	e2880001 	add	r0, r8, #1
4000aa34:	e1a07001 	mov	r7, r1
4000aa38:	eb000d3a 	bl	4000df28 <__aeabi_i2d>
4000aa3c:	e1a02000 	mov	r2, r0
4000aa40:	e1a03001 	mov	r3, r1
4000aa44:	e1a00006 	mov	r0, r6
4000aa48:	e1a01007 	mov	r1, r7
4000aa4c:	eb000d6c 	bl	4000e004 <__aeabi_dmul>
4000aa50:	e3a02000 	mov	r2, #0
4000aa54:	e51f3e40 	ldr	r3, [pc, #-3648]	; 40009c1c <_dtoa_r+0x59c>
4000aa58:	eb000c65 	bl	4000dbf4 <__adddf3>
4000aa5c:	e59dc018 	ldr	ip, [sp, #24]
4000aa60:	e24cc001 	sub	ip, ip, #1
4000aa64:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000aa68:	e1a08000 	mov	r8, r0
4000aa6c:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000aa70:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000aa74:	eafffdb4 	b	4000a14c <_dtoa_r+0xacc>
4000aa78:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000aa7c:	e58d2020 	str	r2, [sp, #32]
4000aa80:	e28cc001 	add	ip, ip, #1
4000aa84:	e3a02030 	mov	r2, #48	; 0x30
4000aa88:	e5c32000 	strb	r2, [r3]
4000aa8c:	e58dc018 	str	ip, [sp, #24]
4000aa90:	e3a02031 	mov	r2, #49	; 0x31
4000aa94:	eafffc6f 	b	40009c58 <_dtoa_r+0x5d8>
4000aa98:	e28d7050 	add	r7, sp, #80	; 0x50
4000aa9c:	e89700c0 	ldm	r7, {r6, r7}
4000aaa0:	e3a08002 	mov	r8, #2
4000aaa4:	eafffd8e 	b	4000a0e4 <_dtoa_r+0xa64>
4000aaa8:	e28d3048 	add	r3, sp, #72	; 0x48
4000aaac:	e893000c 	ldm	r3, {r2, r3}
4000aab0:	e3a00000 	mov	r0, #0
4000aab4:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 40009c20 <_dtoa_r+0x5a0>
4000aab8:	eb000c4c 	bl	4000dbf0 <__aeabi_dsub>
4000aabc:	e1a02006 	mov	r2, r6
4000aac0:	e1a03007 	mov	r3, r7
4000aac4:	eb000ec0 	bl	4000e5cc <__aeabi_dcmpgt>
4000aac8:	e3500000 	cmp	r0, #0
4000aacc:	0afffe8d 	beq	4000a508 <_dtoa_r+0xe88>
4000aad0:	e5552001 	ldrb	r2, [r5, #-1]
4000aad4:	e3520030 	cmp	r2, #48	; 0x30
4000aad8:	e1a03005 	mov	r3, r5
4000aadc:	e2455001 	sub	r5, r5, #1
4000aae0:	0afffffa 	beq	4000aad0 <_dtoa_r+0x1450>
4000aae4:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000aae8:	e59d9020 	ldr	r9, [sp, #32]
4000aaec:	e58dc018 	str	ip, [sp, #24]
4000aaf0:	e58d3020 	str	r3, [sp, #32]
4000aaf4:	eafffce8 	b	40009e9c <_dtoa_r+0x81c>
4000aaf8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000aafc:	e1a00004 	mov	r0, r4
4000ab00:	eb0002ab 	bl	4000b5b4 <__pow5mult>
4000ab04:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000ab08:	eafffc81 	b	40009d14 <_dtoa_r+0x694>
4000ab0c:	e59dc018 	ldr	ip, [sp, #24]
4000ab10:	e3a03031 	mov	r3, #49	; 0x31
4000ab14:	e28cc001 	add	ip, ip, #1
4000ab18:	e59d9020 	ldr	r9, [sp, #32]
4000ab1c:	e58dc018 	str	ip, [sp, #24]
4000ab20:	e58db020 	str	fp, [sp, #32]
4000ab24:	e5c23000 	strb	r3, [r2]
4000ab28:	eafffcd0 	b	40009e70 <_dtoa_r+0x7f0>
4000ab2c:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
4000ab30:	e35c0000 	cmp	ip, #0
4000ab34:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
4000ab38:	12833e43 	addne	r3, r3, #1072	; 0x430
4000ab3c:	12833003 	addne	r3, r3, #3
4000ab40:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
4000ab44:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
4000ab48:	02633036 	rsbeq	r3, r3, #54	; 0x36
4000ab4c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000ab50:	eafffd0f 	b	40009f94 <_dtoa_r+0x914>
4000ab54:	e59d401c 	ldr	r4, [sp, #28]
4000ab58:	e1a0500b 	mov	r5, fp
4000ab5c:	e59d9020 	ldr	r9, [sp, #32]
4000ab60:	e58d5020 	str	r5, [sp, #32]
4000ab64:	eafffccc 	b	40009e9c <_dtoa_r+0x81c>
4000ab68:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000ab6c:	e1a05009 	mov	r5, r9
4000ab70:	e59d9020 	ldr	r9, [sp, #32]
4000ab74:	eafffc12 	b	40009bc4 <_dtoa_r+0x544>
4000ab78:	e3520000 	cmp	r2, #0
4000ab7c:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000ab80:	e1a0c009 	mov	ip, r9
4000ab84:	e1a06007 	mov	r6, r7
4000ab88:	e59d701c 	ldr	r7, [sp, #28]
4000ab8c:	da00000d 	ble	4000abc8 <_dtoa_r+0x1548>
4000ab90:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000ab94:	e3a02001 	mov	r2, #1
4000ab98:	e1a00004 	mov	r0, r4
4000ab9c:	e58d900c 	str	r9, [sp, #12]
4000aba0:	eb0002c4 	bl	4000b6b8 <__lshift>
4000aba4:	e1a01006 	mov	r1, r6
4000aba8:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000abac:	eb000304 	bl	4000b7c4 <__mcmp>
4000abb0:	e3500000 	cmp	r0, #0
4000abb4:	e59dc00c 	ldr	ip, [sp, #12]
4000abb8:	da00005a 	ble	4000ad28 <_dtoa_r+0x16a8>
4000abbc:	e3570039 	cmp	r7, #57	; 0x39
4000abc0:	0a000048 	beq	4000ace8 <_dtoa_r+0x1668>
4000abc4:	e28a7031 	add	r7, sl, #49	; 0x31
4000abc8:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000abcc:	e2831001 	add	r1, r3, #1
4000abd0:	e59d9020 	ldr	r9, [sp, #32]
4000abd4:	e1a05008 	mov	r5, r8
4000abd8:	e5c37000 	strb	r7, [r3]
4000abdc:	e1a0800c 	mov	r8, ip
4000abe0:	e58d1020 	str	r1, [sp, #32]
4000abe4:	eafffca1 	b	40009e70 <_dtoa_r+0x7f0>
4000abe8:	1a000001 	bne	4000abf4 <_dtoa_r+0x1574>
4000abec:	e3170001 	tst	r7, #1
4000abf0:	1afffe29 	bne	4000a49c <_dtoa_r+0xe1c>
4000abf4:	e55b2001 	ldrb	r2, [fp, #-1]
4000abf8:	e3520030 	cmp	r2, #48	; 0x30
4000abfc:	e1a0300b 	mov	r3, fp
4000ac00:	e24bb001 	sub	fp, fp, #1
4000ac04:	0afffffa 	beq	4000abf4 <_dtoa_r+0x1574>
4000ac08:	e59d9020 	ldr	r9, [sp, #32]
4000ac0c:	e58d3020 	str	r3, [sp, #32]
4000ac10:	eafffc96 	b	40009e70 <_dtoa_r+0x7f0>
4000ac14:	e3a06000 	mov	r6, #0
4000ac18:	eafffdef 	b	4000a3dc <_dtoa_r+0xd5c>
4000ac1c:	e5981004 	ldr	r1, [r8, #4]
4000ac20:	e1a00004 	mov	r0, r4
4000ac24:	eb000108 	bl	4000b04c <_Balloc>
4000ac28:	e5982010 	ldr	r2, [r8, #16]
4000ac2c:	e2822002 	add	r2, r2, #2
4000ac30:	e1a05000 	mov	r5, r0
4000ac34:	e1a02102 	lsl	r2, r2, #2
4000ac38:	e288100c 	add	r1, r8, #12
4000ac3c:	e280000c 	add	r0, r0, #12
4000ac40:	eb0000c5 	bl	4000af5c <memcpy>
4000ac44:	e1a00004 	mov	r0, r4
4000ac48:	e1a01005 	mov	r1, r5
4000ac4c:	e3a02001 	mov	r2, #1
4000ac50:	eb000298 	bl	4000b6b8 <__lshift>
4000ac54:	e1a0c000 	mov	ip, r0
4000ac58:	eafffef5 	b	4000a834 <_dtoa_r+0x11b4>
4000ac5c:	e28d1010 	add	r1, sp, #16
4000ac60:	e8910003 	ldm	r1, {r0, r1}
4000ac64:	e1a02006 	mov	r2, r6
4000ac68:	e1a03007 	mov	r3, r7
4000ac6c:	eb000e3e 	bl	4000e56c <__aeabi_dcmpeq>
4000ac70:	e3500000 	cmp	r0, #0
4000ac74:	0affffb8 	beq	4000ab5c <_dtoa_r+0x14dc>
4000ac78:	e3180001 	tst	r8, #1
4000ac7c:	e59d9020 	ldr	r9, [sp, #32]
4000ac80:	0affffb6 	beq	4000ab60 <_dtoa_r+0x14e0>
4000ac84:	e59dc018 	ldr	ip, [sp, #24]
4000ac88:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000ac8c:	e5558001 	ldrb	r8, [r5, #-1]
4000ac90:	eafffbcb 	b	40009bc4 <_dtoa_r+0x544>
4000ac94:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000ac98:	e1a06007 	mov	r6, r7
4000ac9c:	e59d701c 	ldr	r7, [sp, #28]
4000aca0:	e3570039 	cmp	r7, #57	; 0x39
4000aca4:	e1a0c009 	mov	ip, r9
4000aca8:	0a00000e 	beq	4000ace8 <_dtoa_r+0x1668>
4000acac:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000acb0:	e2877001 	add	r7, r7, #1
4000acb4:	e2831001 	add	r1, r3, #1
4000acb8:	e59d9020 	ldr	r9, [sp, #32]
4000acbc:	e1a05008 	mov	r5, r8
4000acc0:	e5c37000 	strb	r7, [r3]
4000acc4:	e58d1020 	str	r1, [sp, #32]
4000acc8:	e1a0800c 	mov	r8, ip
4000accc:	eafffc67 	b	40009e70 <_dtoa_r+0x7f0>
4000acd0:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000acd4:	e1a05008 	mov	r5, r8
4000acd8:	e1a06007 	mov	r6, r7
4000acdc:	e1a08009 	mov	r8, r9
4000ace0:	e59d701c 	ldr	r7, [sp, #28]
4000ace4:	eafffde3 	b	4000a478 <_dtoa_r+0xdf8>
4000ace8:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
4000acec:	e3a03039 	mov	r3, #57	; 0x39
4000acf0:	e1a05008 	mov	r5, r8
4000acf4:	e5c23000 	strb	r3, [r2]
4000acf8:	e1a0800c 	mov	r8, ip
4000acfc:	e282b001 	add	fp, r2, #1
4000ad00:	eafffde9 	b	4000a4ac <_dtoa_r+0xe2c>
4000ad04:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000ad08:	e1a06007 	mov	r6, r7
4000ad0c:	e59d701c 	ldr	r7, [sp, #28]
4000ad10:	e3570039 	cmp	r7, #57	; 0x39
4000ad14:	e1a0c009 	mov	ip, r9
4000ad18:	0afffff2 	beq	4000ace8 <_dtoa_r+0x1668>
4000ad1c:	e35b0000 	cmp	fp, #0
4000ad20:	caffffa7 	bgt	4000abc4 <_dtoa_r+0x1544>
4000ad24:	eaffffa7 	b	4000abc8 <_dtoa_r+0x1548>
4000ad28:	1affffa6 	bne	4000abc8 <_dtoa_r+0x1548>
4000ad2c:	e3170001 	tst	r7, #1
4000ad30:	0affffa4 	beq	4000abc8 <_dtoa_r+0x1548>
4000ad34:	eaffffa0 	b	4000abbc <_dtoa_r+0x153c>
4000ad38:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000ad3c:	e59d9020 	ldr	r9, [sp, #32]
4000ad40:	e58dc020 	str	ip, [sp, #32]
4000ad44:	eafffc54 	b	40009e9c <_dtoa_r+0x81c>
4000ad48:	e3a08002 	mov	r8, #2
4000ad4c:	eafffce4 	b	4000a0e4 <_dtoa_r+0xa64>
4000ad50:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000ad54:	e58dc018 	str	ip, [sp, #24]
4000ad58:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000ad5c:	e59d9020 	ldr	r9, [sp, #32]
4000ad60:	e58dc020 	str	ip, [sp, #32]
4000ad64:	eafffc4c 	b	40009e9c <_dtoa_r+0x81c>
4000ad68:	1263303c 	rsbne	r3, r3, #60	; 0x3c
4000ad6c:	0afffc0b 	beq	40009da0 <_dtoa_r+0x720>
4000ad70:	eafffc03 	b	40009d84 <_dtoa_r+0x704>
4000ad74:	e1a00000 	nop			; (mov r0, r0)

4000ad78 <_setlocale_r>:
4000ad78:	e92d4010 	push	{r4, lr}
4000ad7c:	e2524000 	subs	r4, r2, #0
4000ad80:	0a000004 	beq	4000ad98 <_setlocale_r+0x20>
4000ad84:	e1a00004 	mov	r0, r4
4000ad88:	e59f104c 	ldr	r1, [pc, #76]	; 4000addc <_setlocale_r+0x64>
4000ad8c:	eb000414 	bl	4000bde4 <strcmp>
4000ad90:	e3500000 	cmp	r0, #0
4000ad94:	1a000002 	bne	4000ada4 <_setlocale_r+0x2c>
4000ad98:	e59f0040 	ldr	r0, [pc, #64]	; 4000ade0 <_setlocale_r+0x68>
4000ad9c:	e8bd4010 	pop	{r4, lr}
4000ada0:	e12fff1e 	bx	lr
4000ada4:	e1a00004 	mov	r0, r4
4000ada8:	e59f1030 	ldr	r1, [pc, #48]	; 4000ade0 <_setlocale_r+0x68>
4000adac:	eb00040c 	bl	4000bde4 <strcmp>
4000adb0:	e3500000 	cmp	r0, #0
4000adb4:	0afffff7 	beq	4000ad98 <_setlocale_r+0x20>
4000adb8:	e1a00004 	mov	r0, r4
4000adbc:	e59f1020 	ldr	r1, [pc, #32]	; 4000ade4 <_setlocale_r+0x6c>
4000adc0:	eb000407 	bl	4000bde4 <strcmp>
4000adc4:	e59f3014 	ldr	r3, [pc, #20]	; 4000ade0 <_setlocale_r+0x68>
4000adc8:	e3500000 	cmp	r0, #0
4000adcc:	01a00003 	moveq	r0, r3
4000add0:	13a00000 	movne	r0, #0
4000add4:	e8bd4010 	pop	{r4, lr}
4000add8:	e12fff1e 	bx	lr
4000addc:	40017800 	andmi	r7, r1, r0, lsl #16
4000ade0:	400177a8 	andmi	r7, r1, r8, lsr #15
4000ade4:	400175bc 			; <UNDEFINED> instruction: 0x400175bc

4000ade8 <__locale_charset>:
4000ade8:	e59f0000 	ldr	r0, [pc]	; 4000adf0 <__locale_charset+0x8>
4000adec:	e12fff1e 	bx	lr
4000adf0:	40018338 	andmi	r8, r1, r8, lsr r3

4000adf4 <__locale_mb_cur_max>:
4000adf4:	e59f3004 	ldr	r3, [pc, #4]	; 4000ae00 <__locale_mb_cur_max+0xc>
4000adf8:	e5930020 	ldr	r0, [r3, #32]
4000adfc:	e12fff1e 	bx	lr
4000ae00:	40018338 	andmi	r8, r1, r8, lsr r3

4000ae04 <__locale_msgcharset>:
4000ae04:	e59f0000 	ldr	r0, [pc]	; 4000ae0c <__locale_msgcharset+0x8>
4000ae08:	e12fff1e 	bx	lr
4000ae0c:	4001835c 	andmi	r8, r1, ip, asr r3

4000ae10 <__locale_cjk_lang>:
4000ae10:	e3a00000 	mov	r0, #0
4000ae14:	e12fff1e 	bx	lr

4000ae18 <_localeconv_r>:
4000ae18:	e59f0000 	ldr	r0, [pc]	; 4000ae20 <_localeconv_r+0x8>
4000ae1c:	e12fff1e 	bx	lr
4000ae20:	4001837c 	andmi	r8, r1, ip, ror r3

4000ae24 <setlocale>:
4000ae24:	e59f300c 	ldr	r3, [pc, #12]	; 4000ae38 <setlocale+0x14>
4000ae28:	e1a02001 	mov	r2, r1
4000ae2c:	e1a01000 	mov	r1, r0
4000ae30:	e5930000 	ldr	r0, [r3]
4000ae34:	eaffffcf 	b	4000ad78 <_setlocale_r>
4000ae38:	40017f08 	andmi	r7, r1, r8, lsl #30

4000ae3c <localeconv>:
4000ae3c:	e59f0000 	ldr	r0, [pc]	; 4000ae44 <localeconv+0x8>
4000ae40:	e12fff1e 	bx	lr
4000ae44:	4001837c 	andmi	r8, r1, ip, ror r3

4000ae48 <memchr>:
4000ae48:	e3100003 	tst	r0, #3
4000ae4c:	e92d0070 	push	{r4, r5, r6}
4000ae50:	e20110ff 	and	r1, r1, #255	; 0xff
4000ae54:	0a00003a 	beq	4000af44 <memchr+0xfc>
4000ae58:	e3520000 	cmp	r2, #0
4000ae5c:	e242c001 	sub	ip, r2, #1
4000ae60:	0a000021 	beq	4000aeec <memchr+0xa4>
4000ae64:	e5d03000 	ldrb	r3, [r0]
4000ae68:	e1530001 	cmp	r3, r1
4000ae6c:	0a00001f 	beq	4000aef0 <memchr+0xa8>
4000ae70:	e2803001 	add	r3, r0, #1
4000ae74:	ea000006 	b	4000ae94 <memchr+0x4c>
4000ae78:	e35c0000 	cmp	ip, #0
4000ae7c:	0a00001a 	beq	4000aeec <memchr+0xa4>
4000ae80:	e5d02000 	ldrb	r2, [r0]
4000ae84:	e1520001 	cmp	r2, r1
4000ae88:	e2833001 	add	r3, r3, #1
4000ae8c:	e24cc001 	sub	ip, ip, #1
4000ae90:	0a000016 	beq	4000aef0 <memchr+0xa8>
4000ae94:	e3130003 	tst	r3, #3
4000ae98:	e1a00003 	mov	r0, r3
4000ae9c:	1afffff5 	bne	4000ae78 <memchr+0x30>
4000aea0:	e35c0003 	cmp	ip, #3
4000aea4:	8a000013 	bhi	4000aef8 <memchr+0xb0>
4000aea8:	e35c0000 	cmp	ip, #0
4000aeac:	e24c4001 	sub	r4, ip, #1
4000aeb0:	0a000025 	beq	4000af4c <memchr+0x104>
4000aeb4:	e5d03000 	ldrb	r3, [r0]
4000aeb8:	e1530001 	cmp	r3, r1
4000aebc:	0a00000b 	beq	4000aef0 <memchr+0xa8>
4000aec0:	e2802001 	add	r2, r0, #1
4000aec4:	e3a03000 	mov	r3, #0
4000aec8:	ea000004 	b	4000aee0 <memchr+0x98>
4000aecc:	e5d0c000 	ldrb	ip, [r0]
4000aed0:	e15c0001 	cmp	ip, r1
4000aed4:	e2822001 	add	r2, r2, #1
4000aed8:	e2833001 	add	r3, r3, #1
4000aedc:	0a000003 	beq	4000aef0 <memchr+0xa8>
4000aee0:	e1530004 	cmp	r3, r4
4000aee4:	e1a00002 	mov	r0, r2
4000aee8:	1afffff7 	bne	4000aecc <memchr+0x84>
4000aeec:	e3a00000 	mov	r0, #0
4000aef0:	e8bd0070 	pop	{r4, r5, r6}
4000aef4:	e12fff1e 	bx	lr
4000aef8:	e1816401 	orr	r6, r1, r1, lsl #8
4000aefc:	e1a03000 	mov	r3, r0
4000af00:	e1866806 	orr	r6, r6, r6, lsl #16
4000af04:	e5935000 	ldr	r5, [r3]
4000af08:	e59f4044 	ldr	r4, [pc, #68]	; 4000af54 <memchr+0x10c>
4000af0c:	e0265005 	eor	r5, r6, r5
4000af10:	e0854004 	add	r4, r5, r4
4000af14:	e59f203c 	ldr	r2, [pc, #60]	; 4000af58 <memchr+0x110>
4000af18:	e1c44005 	bic	r4, r4, r5
4000af1c:	e0042002 	and	r2, r4, r2
4000af20:	e3520000 	cmp	r2, #0
4000af24:	e1a00003 	mov	r0, r3
4000af28:	e2833004 	add	r3, r3, #4
4000af2c:	1affffdd 	bne	4000aea8 <memchr+0x60>
4000af30:	e24cc004 	sub	ip, ip, #4
4000af34:	e35c0003 	cmp	ip, #3
4000af38:	e1a00003 	mov	r0, r3
4000af3c:	8afffff0 	bhi	4000af04 <memchr+0xbc>
4000af40:	eaffffd8 	b	4000aea8 <memchr+0x60>
4000af44:	e1a0c002 	mov	ip, r2
4000af48:	eaffffd4 	b	4000aea0 <memchr+0x58>
4000af4c:	e1a0000c 	mov	r0, ip
4000af50:	eaffffe6 	b	4000aef0 <memchr+0xa8>
4000af54:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
4000af58:	80808080 	addhi	r8, r0, r0, lsl #1

4000af5c <memcpy>:
4000af5c:	e352000f 	cmp	r2, #15
4000af60:	e92d00f0 	push	{r4, r5, r6, r7}
4000af64:	9a00002a 	bls	4000b014 <memcpy+0xb8>
4000af68:	e1803001 	orr	r3, r0, r1
4000af6c:	e3130003 	tst	r3, #3
4000af70:	1a000031 	bne	4000b03c <memcpy+0xe0>
4000af74:	e2426010 	sub	r6, r2, #16
4000af78:	e1a06226 	lsr	r6, r6, #4
4000af7c:	e0805206 	add	r5, r0, r6, lsl #4
4000af80:	e2855010 	add	r5, r5, #16
4000af84:	e1a0c001 	mov	ip, r1
4000af88:	e1a03000 	mov	r3, r0
4000af8c:	e59c4000 	ldr	r4, [ip]
4000af90:	e5834000 	str	r4, [r3]
4000af94:	e59c4004 	ldr	r4, [ip, #4]
4000af98:	e5834004 	str	r4, [r3, #4]
4000af9c:	e59c4008 	ldr	r4, [ip, #8]
4000afa0:	e5834008 	str	r4, [r3, #8]
4000afa4:	e59c400c 	ldr	r4, [ip, #12]
4000afa8:	e2833010 	add	r3, r3, #16
4000afac:	e5034004 	str	r4, [r3, #-4]
4000afb0:	e1530005 	cmp	r3, r5
4000afb4:	e28cc010 	add	ip, ip, #16
4000afb8:	1afffff3 	bne	4000af8c <memcpy+0x30>
4000afbc:	e2863001 	add	r3, r6, #1
4000afc0:	e202700f 	and	r7, r2, #15
4000afc4:	e1a03203 	lsl	r3, r3, #4
4000afc8:	e3570003 	cmp	r7, #3
4000afcc:	e0811003 	add	r1, r1, r3
4000afd0:	e0803003 	add	r3, r0, r3
4000afd4:	9a00001a 	bls	4000b044 <memcpy+0xe8>
4000afd8:	e1a05001 	mov	r5, r1
4000afdc:	e1a04003 	mov	r4, r3
4000afe0:	e1a0c007 	mov	ip, r7
4000afe4:	e24cc004 	sub	ip, ip, #4
4000afe8:	e4956004 	ldr	r6, [r5], #4
4000afec:	e35c0003 	cmp	ip, #3
4000aff0:	e4846004 	str	r6, [r4], #4
4000aff4:	8afffffa 	bhi	4000afe4 <memcpy+0x88>
4000aff8:	e247c004 	sub	ip, r7, #4
4000affc:	e3ccc003 	bic	ip, ip, #3
4000b000:	e28cc004 	add	ip, ip, #4
4000b004:	e083300c 	add	r3, r3, ip
4000b008:	e081100c 	add	r1, r1, ip
4000b00c:	e2022003 	and	r2, r2, #3
4000b010:	ea000000 	b	4000b018 <memcpy+0xbc>
4000b014:	e1a03000 	mov	r3, r0
4000b018:	e3520000 	cmp	r2, #0
4000b01c:	0a000004 	beq	4000b034 <memcpy+0xd8>
4000b020:	e0812002 	add	r2, r1, r2
4000b024:	e4d1c001 	ldrb	ip, [r1], #1
4000b028:	e1510002 	cmp	r1, r2
4000b02c:	e4c3c001 	strb	ip, [r3], #1
4000b030:	1afffffb 	bne	4000b024 <memcpy+0xc8>
4000b034:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000b038:	e12fff1e 	bx	lr
4000b03c:	e1a03000 	mov	r3, r0
4000b040:	eafffff6 	b	4000b020 <memcpy+0xc4>
4000b044:	e1a02007 	mov	r2, r7
4000b048:	eafffff2 	b	4000b018 <memcpy+0xbc>

4000b04c <_Balloc>:
4000b04c:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000b050:	e3520000 	cmp	r2, #0
4000b054:	e92d4070 	push	{r4, r5, r6, lr}
4000b058:	e1a05000 	mov	r5, r0
4000b05c:	e1a04001 	mov	r4, r1
4000b060:	0a000009 	beq	4000b08c <_Balloc+0x40>
4000b064:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000b068:	e3500000 	cmp	r0, #0
4000b06c:	0a00000f 	beq	4000b0b0 <_Balloc+0x64>
4000b070:	e5901000 	ldr	r1, [r0]
4000b074:	e7821104 	str	r1, [r2, r4, lsl #2]
4000b078:	e3a02000 	mov	r2, #0
4000b07c:	e5802010 	str	r2, [r0, #16]
4000b080:	e580200c 	str	r2, [r0, #12]
4000b084:	e8bd4070 	pop	{r4, r5, r6, lr}
4000b088:	e12fff1e 	bx	lr
4000b08c:	e3a02021 	mov	r2, #33	; 0x21
4000b090:	e3a01004 	mov	r1, #4
4000b094:	eb000881 	bl	4000d2a0 <_calloc_r>
4000b098:	e3500000 	cmp	r0, #0
4000b09c:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000b0a0:	11a02000 	movne	r2, r0
4000b0a4:	1affffee 	bne	4000b064 <_Balloc+0x18>
4000b0a8:	e3a00000 	mov	r0, #0
4000b0ac:	eafffff4 	b	4000b084 <_Balloc+0x38>
4000b0b0:	e3a01001 	mov	r1, #1
4000b0b4:	e1a06411 	lsl	r6, r1, r4
4000b0b8:	e2862005 	add	r2, r6, #5
4000b0bc:	e1a00005 	mov	r0, r5
4000b0c0:	e1a02102 	lsl	r2, r2, #2
4000b0c4:	eb000875 	bl	4000d2a0 <_calloc_r>
4000b0c8:	e3500000 	cmp	r0, #0
4000b0cc:	0afffff5 	beq	4000b0a8 <_Balloc+0x5c>
4000b0d0:	e9800050 	stmib	r0, {r4, r6}
4000b0d4:	eaffffe7 	b	4000b078 <_Balloc+0x2c>

4000b0d8 <_Bfree>:
4000b0d8:	e3510000 	cmp	r1, #0
4000b0dc:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000b0e0:	15912004 	ldrne	r2, [r1, #4]
4000b0e4:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000b0e8:	15810000 	strne	r0, [r1]
4000b0ec:	17831102 	strne	r1, [r3, r2, lsl #2]
4000b0f0:	e12fff1e 	bx	lr

4000b0f4 <__multadd>:
4000b0f4:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000b0f8:	e5917010 	ldr	r7, [r1, #16]
4000b0fc:	e24dd00c 	sub	sp, sp, #12
4000b100:	e1a08001 	mov	r8, r1
4000b104:	e1a09000 	mov	r9, r0
4000b108:	e2814014 	add	r4, r1, #20
4000b10c:	e3a0c000 	mov	ip, #0
4000b110:	e5946000 	ldr	r6, [r4]
4000b114:	e1a05806 	lsl	r5, r6, #16
4000b118:	e1a05825 	lsr	r5, r5, #16
4000b11c:	e0253592 	mla	r5, r2, r5, r3
4000b120:	e1a03826 	lsr	r3, r6, #16
4000b124:	e0030392 	mul	r3, r2, r3
4000b128:	e1a01805 	lsl	r1, r5, #16
4000b12c:	e0833825 	add	r3, r3, r5, lsr #16
4000b130:	e28cc001 	add	ip, ip, #1
4000b134:	e1a01821 	lsr	r1, r1, #16
4000b138:	e0811803 	add	r1, r1, r3, lsl #16
4000b13c:	e157000c 	cmp	r7, ip
4000b140:	e4841004 	str	r1, [r4], #4
4000b144:	e1a03823 	lsr	r3, r3, #16
4000b148:	cafffff0 	bgt	4000b110 <__multadd+0x1c>
4000b14c:	e3530000 	cmp	r3, #0
4000b150:	0a000006 	beq	4000b170 <__multadd+0x7c>
4000b154:	e5982008 	ldr	r2, [r8, #8]
4000b158:	e1570002 	cmp	r7, r2
4000b15c:	aa000007 	bge	4000b180 <__multadd+0x8c>
4000b160:	e0882107 	add	r2, r8, r7, lsl #2
4000b164:	e2877001 	add	r7, r7, #1
4000b168:	e5823014 	str	r3, [r2, #20]
4000b16c:	e5887010 	str	r7, [r8, #16]
4000b170:	e1a00008 	mov	r0, r8
4000b174:	e28dd00c 	add	sp, sp, #12
4000b178:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000b17c:	e12fff1e 	bx	lr
4000b180:	e5981004 	ldr	r1, [r8, #4]
4000b184:	e1a00009 	mov	r0, r9
4000b188:	e2811001 	add	r1, r1, #1
4000b18c:	e58d3004 	str	r3, [sp, #4]
4000b190:	ebffffad 	bl	4000b04c <_Balloc>
4000b194:	e5982010 	ldr	r2, [r8, #16]
4000b198:	e2822002 	add	r2, r2, #2
4000b19c:	e288100c 	add	r1, r8, #12
4000b1a0:	e1a04000 	mov	r4, r0
4000b1a4:	e1a02102 	lsl	r2, r2, #2
4000b1a8:	e280000c 	add	r0, r0, #12
4000b1ac:	ebffff6a 	bl	4000af5c <memcpy>
4000b1b0:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000b1b4:	e5981004 	ldr	r1, [r8, #4]
4000b1b8:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000b1bc:	e59d3004 	ldr	r3, [sp, #4]
4000b1c0:	e5880000 	str	r0, [r8]
4000b1c4:	e7828101 	str	r8, [r2, r1, lsl #2]
4000b1c8:	e1a08004 	mov	r8, r4
4000b1cc:	eaffffe3 	b	4000b160 <__multadd+0x6c>

4000b1d0 <__s2b>:
4000b1d0:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000b1d4:	e1a08003 	mov	r8, r3
4000b1d8:	e59f30d4 	ldr	r3, [pc, #212]	; 4000b2b4 <__s2b+0xe4>
4000b1dc:	e288c008 	add	ip, r8, #8
4000b1e0:	e0c3e39c 	smull	lr, r3, ip, r3
4000b1e4:	e1a0cfcc 	asr	ip, ip, #31
4000b1e8:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000b1ec:	e3530001 	cmp	r3, #1
4000b1f0:	e1a05000 	mov	r5, r0
4000b1f4:	e1a04001 	mov	r4, r1
4000b1f8:	e1a07002 	mov	r7, r2
4000b1fc:	e59d6020 	ldr	r6, [sp, #32]
4000b200:	da000029 	ble	4000b2ac <__s2b+0xdc>
4000b204:	e3a0c001 	mov	ip, #1
4000b208:	e3a01000 	mov	r1, #0
4000b20c:	e1a0c08c 	lsl	ip, ip, #1
4000b210:	e153000c 	cmp	r3, ip
4000b214:	e2811001 	add	r1, r1, #1
4000b218:	cafffffb 	bgt	4000b20c <__s2b+0x3c>
4000b21c:	e1a00005 	mov	r0, r5
4000b220:	ebffff89 	bl	4000b04c <_Balloc>
4000b224:	e3570009 	cmp	r7, #9
4000b228:	e3a03001 	mov	r3, #1
4000b22c:	e5806014 	str	r6, [r0, #20]
4000b230:	e5803010 	str	r3, [r0, #16]
4000b234:	d284400a 	addle	r4, r4, #10
4000b238:	d3a07009 	movle	r7, #9
4000b23c:	da00000c 	ble	4000b274 <__s2b+0xa4>
4000b240:	e2849009 	add	r9, r4, #9
4000b244:	e1a06009 	mov	r6, r9
4000b248:	e0844007 	add	r4, r4, r7
4000b24c:	e4d63001 	ldrb	r3, [r6], #1
4000b250:	e1a01000 	mov	r1, r0
4000b254:	e2433030 	sub	r3, r3, #48	; 0x30
4000b258:	e1a00005 	mov	r0, r5
4000b25c:	e3a0200a 	mov	r2, #10
4000b260:	ebffffa3 	bl	4000b0f4 <__multadd>
4000b264:	e1560004 	cmp	r6, r4
4000b268:	1afffff7 	bne	4000b24c <__s2b+0x7c>
4000b26c:	e0894007 	add	r4, r9, r7
4000b270:	e2444008 	sub	r4, r4, #8
4000b274:	e1580007 	cmp	r8, r7
4000b278:	da000009 	ble	4000b2a4 <__s2b+0xd4>
4000b27c:	e0677008 	rsb	r7, r7, r8
4000b280:	e0847007 	add	r7, r4, r7
4000b284:	e4d43001 	ldrb	r3, [r4], #1
4000b288:	e1a01000 	mov	r1, r0
4000b28c:	e2433030 	sub	r3, r3, #48	; 0x30
4000b290:	e1a00005 	mov	r0, r5
4000b294:	e3a0200a 	mov	r2, #10
4000b298:	ebffff95 	bl	4000b0f4 <__multadd>
4000b29c:	e1540007 	cmp	r4, r7
4000b2a0:	1afffff7 	bne	4000b284 <__s2b+0xb4>
4000b2a4:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000b2a8:	e12fff1e 	bx	lr
4000b2ac:	e3a01000 	mov	r1, #0
4000b2b0:	eaffffd9 	b	4000b21c <__s2b+0x4c>
4000b2b4:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000b2b8 <__hi0bits>:
4000b2b8:	e1b03820 	lsrs	r3, r0, #16
4000b2bc:	01a00800 	lsleq	r0, r0, #16
4000b2c0:	03a03010 	moveq	r3, #16
4000b2c4:	13a03000 	movne	r3, #0
4000b2c8:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000b2cc:	01a00400 	lsleq	r0, r0, #8
4000b2d0:	02833008 	addeq	r3, r3, #8
4000b2d4:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000b2d8:	01a00200 	lsleq	r0, r0, #4
4000b2dc:	02833004 	addeq	r3, r3, #4
4000b2e0:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000b2e4:	01a00100 	lsleq	r0, r0, #2
4000b2e8:	02833002 	addeq	r3, r3, #2
4000b2ec:	e3500000 	cmp	r0, #0
4000b2f0:	ba000005 	blt	4000b30c <__hi0bits+0x54>
4000b2f4:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000b2f8:	1a000001 	bne	4000b304 <__hi0bits+0x4c>
4000b2fc:	e3a00020 	mov	r0, #32
4000b300:	e12fff1e 	bx	lr
4000b304:	e2830001 	add	r0, r3, #1
4000b308:	e12fff1e 	bx	lr
4000b30c:	e1a00003 	mov	r0, r3
4000b310:	e12fff1e 	bx	lr

4000b314 <__lo0bits>:
4000b314:	e5903000 	ldr	r3, [r0]
4000b318:	e2132007 	ands	r2, r3, #7
4000b31c:	0a000009 	beq	4000b348 <__lo0bits+0x34>
4000b320:	e3130001 	tst	r3, #1
4000b324:	1a00001d 	bne	4000b3a0 <__lo0bits+0x8c>
4000b328:	e3130002 	tst	r3, #2
4000b32c:	11a030a3 	lsrne	r3, r3, #1
4000b330:	01a03123 	lsreq	r3, r3, #2
4000b334:	15803000 	strne	r3, [r0]
4000b338:	05803000 	streq	r3, [r0]
4000b33c:	13a00001 	movne	r0, #1
4000b340:	03a00002 	moveq	r0, #2
4000b344:	e12fff1e 	bx	lr
4000b348:	e1b01803 	lsls	r1, r3, #16
4000b34c:	01a03823 	lsreq	r3, r3, #16
4000b350:	03a02010 	moveq	r2, #16
4000b354:	e31300ff 	tst	r3, #255	; 0xff
4000b358:	01a03423 	lsreq	r3, r3, #8
4000b35c:	02822008 	addeq	r2, r2, #8
4000b360:	e313000f 	tst	r3, #15
4000b364:	01a03223 	lsreq	r3, r3, #4
4000b368:	02822004 	addeq	r2, r2, #4
4000b36c:	e3130003 	tst	r3, #3
4000b370:	01a03123 	lsreq	r3, r3, #2
4000b374:	02822002 	addeq	r2, r2, #2
4000b378:	e3130001 	tst	r3, #1
4000b37c:	1a000004 	bne	4000b394 <__lo0bits+0x80>
4000b380:	e1b030a3 	lsrs	r3, r3, #1
4000b384:	1a000001 	bne	4000b390 <__lo0bits+0x7c>
4000b388:	e3a00020 	mov	r0, #32
4000b38c:	e12fff1e 	bx	lr
4000b390:	e2822001 	add	r2, r2, #1
4000b394:	e5803000 	str	r3, [r0]
4000b398:	e1a00002 	mov	r0, r2
4000b39c:	e12fff1e 	bx	lr
4000b3a0:	e3a00000 	mov	r0, #0
4000b3a4:	e12fff1e 	bx	lr

4000b3a8 <__i2b>:
4000b3a8:	e92d4010 	push	{r4, lr}
4000b3ac:	e1a04001 	mov	r4, r1
4000b3b0:	e3a01001 	mov	r1, #1
4000b3b4:	ebffff24 	bl	4000b04c <_Balloc>
4000b3b8:	e3a02001 	mov	r2, #1
4000b3bc:	e5804014 	str	r4, [r0, #20]
4000b3c0:	e5802010 	str	r2, [r0, #16]
4000b3c4:	e8bd4010 	pop	{r4, lr}
4000b3c8:	e12fff1e 	bx	lr

4000b3cc <__multiply>:
4000b3cc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b3d0:	e5919010 	ldr	r9, [r1, #16]
4000b3d4:	e592a010 	ldr	sl, [r2, #16]
4000b3d8:	e159000a 	cmp	r9, sl
4000b3dc:	e24dd014 	sub	sp, sp, #20
4000b3e0:	e1a08001 	mov	r8, r1
4000b3e4:	e1a06002 	mov	r6, r2
4000b3e8:	aa000004 	bge	4000b400 <__multiply+0x34>
4000b3ec:	e1a02009 	mov	r2, r9
4000b3f0:	e1a08006 	mov	r8, r6
4000b3f4:	e1a0900a 	mov	r9, sl
4000b3f8:	e1a06001 	mov	r6, r1
4000b3fc:	e1a0a002 	mov	sl, r2
4000b400:	e5983008 	ldr	r3, [r8, #8]
4000b404:	e089500a 	add	r5, r9, sl
4000b408:	e5981004 	ldr	r1, [r8, #4]
4000b40c:	e1550003 	cmp	r5, r3
4000b410:	c2811001 	addgt	r1, r1, #1
4000b414:	ebffff0c 	bl	4000b04c <_Balloc>
4000b418:	e2804014 	add	r4, r0, #20
4000b41c:	e0847105 	add	r7, r4, r5, lsl #2
4000b420:	e1540007 	cmp	r4, r7
4000b424:	e58d0004 	str	r0, [sp, #4]
4000b428:	31a03004 	movcc	r3, r4
4000b42c:	33a00000 	movcc	r0, #0
4000b430:	2a000002 	bcs	4000b440 <__multiply+0x74>
4000b434:	e4830004 	str	r0, [r3], #4
4000b438:	e1570003 	cmp	r7, r3
4000b43c:	8afffffc 	bhi	4000b434 <__multiply+0x68>
4000b440:	e2866014 	add	r6, r6, #20
4000b444:	e086a10a 	add	sl, r6, sl, lsl #2
4000b448:	e156000a 	cmp	r6, sl
4000b44c:	e2888014 	add	r8, r8, #20
4000b450:	358d7008 	strcc	r7, [sp, #8]
4000b454:	358d500c 	strcc	r5, [sp, #12]
4000b458:	e088c109 	add	ip, r8, r9, lsl #2
4000b45c:	31a0700a 	movcc	r7, sl
4000b460:	31a05008 	movcc	r5, r8
4000b464:	2a000040 	bcs	4000b56c <__multiply+0x1a0>
4000b468:	e4968004 	ldr	r8, [r6], #4
4000b46c:	e1a09808 	lsl	r9, r8, #16
4000b470:	e1b09829 	lsrs	r9, r9, #16
4000b474:	0a00001b 	beq	4000b4e8 <__multiply+0x11c>
4000b478:	e3a08000 	mov	r8, #0
4000b47c:	e1a02005 	mov	r2, r5
4000b480:	e1a03004 	mov	r3, r4
4000b484:	e1a0a008 	mov	sl, r8
4000b488:	ea000000 	b	4000b490 <__multiply+0xc4>
4000b48c:	e1a03001 	mov	r3, r1
4000b490:	e4920004 	ldr	r0, [r2], #4
4000b494:	e5931000 	ldr	r1, [r3]
4000b498:	e1a0b800 	lsl	fp, r0, #16
4000b49c:	e1a08801 	lsl	r8, r1, #16
4000b4a0:	e1a0b82b 	lsr	fp, fp, #16
4000b4a4:	e1a08828 	lsr	r8, r8, #16
4000b4a8:	e0288b99 	mla	r8, r9, fp, r8
4000b4ac:	e1a00820 	lsr	r0, r0, #16
4000b4b0:	e1a01821 	lsr	r1, r1, #16
4000b4b4:	e0211099 	mla	r1, r9, r0, r1
4000b4b8:	e088800a 	add	r8, r8, sl
4000b4bc:	e1a00808 	lsl	r0, r8, #16
4000b4c0:	e1a00820 	lsr	r0, r0, #16
4000b4c4:	e0818828 	add	r8, r1, r8, lsr #16
4000b4c8:	e1800808 	orr	r0, r0, r8, lsl #16
4000b4cc:	e1a01003 	mov	r1, r3
4000b4d0:	e15c0002 	cmp	ip, r2
4000b4d4:	e1a0a828 	lsr	sl, r8, #16
4000b4d8:	e4810004 	str	r0, [r1], #4
4000b4dc:	8affffea 	bhi	4000b48c <__multiply+0xc0>
4000b4e0:	e583a004 	str	sl, [r3, #4]
4000b4e4:	e5168004 	ldr	r8, [r6, #-4]
4000b4e8:	e1b08828 	lsrs	r8, r8, #16
4000b4ec:	0a000019 	beq	4000b558 <__multiply+0x18c>
4000b4f0:	e5949000 	ldr	r9, [r4]
4000b4f4:	e3a0a000 	mov	sl, #0
4000b4f8:	e1a02004 	mov	r2, r4
4000b4fc:	e1a00009 	mov	r0, r9
4000b500:	e1a03005 	mov	r3, r5
4000b504:	e1a0100a 	mov	r1, sl
4000b508:	e1d3a0b0 	ldrh	sl, [r3]
4000b50c:	e1a00820 	lsr	r0, r0, #16
4000b510:	e02a0a98 	mla	sl, r8, sl, r0
4000b514:	e1a09809 	lsl	r9, r9, #16
4000b518:	e08aa001 	add	sl, sl, r1
4000b51c:	e1a09829 	lsr	r9, r9, #16
4000b520:	e189980a 	orr	r9, r9, sl, lsl #16
4000b524:	e5829000 	str	r9, [r2]
4000b528:	e1a0b002 	mov	fp, r2
4000b52c:	e5b20004 	ldr	r0, [r2, #4]!
4000b530:	e4939004 	ldr	r9, [r3], #4
4000b534:	e1a01800 	lsl	r1, r0, #16
4000b538:	e1a01821 	lsr	r1, r1, #16
4000b53c:	e1a09829 	lsr	r9, r9, #16
4000b540:	e0291998 	mla	r9, r8, r9, r1
4000b544:	e15c0003 	cmp	ip, r3
4000b548:	e089982a 	add	r9, r9, sl, lsr #16
4000b54c:	e1a01829 	lsr	r1, r9, #16
4000b550:	8affffec 	bhi	4000b508 <__multiply+0x13c>
4000b554:	e58b9004 	str	r9, [fp, #4]
4000b558:	e1570006 	cmp	r7, r6
4000b55c:	e2844004 	add	r4, r4, #4
4000b560:	8affffc0 	bhi	4000b468 <__multiply+0x9c>
4000b564:	e59d7008 	ldr	r7, [sp, #8]
4000b568:	e59d500c 	ldr	r5, [sp, #12]
4000b56c:	e3550000 	cmp	r5, #0
4000b570:	da000009 	ble	4000b59c <__multiply+0x1d0>
4000b574:	e5173004 	ldr	r3, [r7, #-4]
4000b578:	e3530000 	cmp	r3, #0
4000b57c:	e2477004 	sub	r7, r7, #4
4000b580:	0a000003 	beq	4000b594 <__multiply+0x1c8>
4000b584:	ea000004 	b	4000b59c <__multiply+0x1d0>
4000b588:	e5373004 	ldr	r3, [r7, #-4]!
4000b58c:	e3530000 	cmp	r3, #0
4000b590:	1a000001 	bne	4000b59c <__multiply+0x1d0>
4000b594:	e2555001 	subs	r5, r5, #1
4000b598:	1afffffa 	bne	4000b588 <__multiply+0x1bc>
4000b59c:	e59d3004 	ldr	r3, [sp, #4]
4000b5a0:	e1a00003 	mov	r0, r3
4000b5a4:	e5835010 	str	r5, [r3, #16]
4000b5a8:	e28dd014 	add	sp, sp, #20
4000b5ac:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b5b0:	e12fff1e 	bx	lr

4000b5b4 <__pow5mult>:
4000b5b4:	e2123003 	ands	r3, r2, #3
4000b5b8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000b5bc:	e1a04002 	mov	r4, r2
4000b5c0:	e1a07000 	mov	r7, r0
4000b5c4:	e1a06001 	mov	r6, r1
4000b5c8:	1a000025 	bne	4000b664 <__pow5mult+0xb0>
4000b5cc:	e1b04144 	asrs	r4, r4, #2
4000b5d0:	0a000019 	beq	4000b63c <__pow5mult+0x88>
4000b5d4:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000b5d8:	e3550000 	cmp	r5, #0
4000b5dc:	0a000027 	beq	4000b680 <__pow5mult+0xcc>
4000b5e0:	e3a08000 	mov	r8, #0
4000b5e4:	ea000005 	b	4000b600 <__pow5mult+0x4c>
4000b5e8:	e1b040c4 	asrs	r4, r4, #1
4000b5ec:	0a000012 	beq	4000b63c <__pow5mult+0x88>
4000b5f0:	e5950000 	ldr	r0, [r5]
4000b5f4:	e3500000 	cmp	r0, #0
4000b5f8:	0a000012 	beq	4000b648 <__pow5mult+0x94>
4000b5fc:	e1a05000 	mov	r5, r0
4000b600:	e3140001 	tst	r4, #1
4000b604:	0afffff7 	beq	4000b5e8 <__pow5mult+0x34>
4000b608:	e1a01006 	mov	r1, r6
4000b60c:	e1a02005 	mov	r2, r5
4000b610:	e1a00007 	mov	r0, r7
4000b614:	ebffff6c 	bl	4000b3cc <__multiply>
4000b618:	e3560000 	cmp	r6, #0
4000b61c:	15962004 	ldrne	r2, [r6, #4]
4000b620:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000b624:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000b628:	15861000 	strne	r1, [r6]
4000b62c:	17836102 	strne	r6, [r3, r2, lsl #2]
4000b630:	e1b040c4 	asrs	r4, r4, #1
4000b634:	e1a06000 	mov	r6, r0
4000b638:	1affffec 	bne	4000b5f0 <__pow5mult+0x3c>
4000b63c:	e1a00006 	mov	r0, r6
4000b640:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000b644:	e12fff1e 	bx	lr
4000b648:	e1a00007 	mov	r0, r7
4000b64c:	e1a01005 	mov	r1, r5
4000b650:	e1a02005 	mov	r2, r5
4000b654:	ebffff5c 	bl	4000b3cc <__multiply>
4000b658:	e5850000 	str	r0, [r5]
4000b65c:	e5808000 	str	r8, [r0]
4000b660:	eaffffe5 	b	4000b5fc <__pow5mult+0x48>
4000b664:	e59f2044 	ldr	r2, [pc, #68]	; 4000b6b0 <__pow5mult+0xfc>
4000b668:	e2433001 	sub	r3, r3, #1
4000b66c:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000b670:	e3a03000 	mov	r3, #0
4000b674:	ebfffe9e 	bl	4000b0f4 <__multadd>
4000b678:	e1a06000 	mov	r6, r0
4000b67c:	eaffffd2 	b	4000b5cc <__pow5mult+0x18>
4000b680:	e3a01001 	mov	r1, #1
4000b684:	e1a00007 	mov	r0, r7
4000b688:	ebfffe6f 	bl	4000b04c <_Balloc>
4000b68c:	e59f1020 	ldr	r1, [pc, #32]	; 4000b6b4 <__pow5mult+0x100>
4000b690:	e3a02001 	mov	r2, #1
4000b694:	e3a03000 	mov	r3, #0
4000b698:	e5801014 	str	r1, [r0, #20]
4000b69c:	e5802010 	str	r2, [r0, #16]
4000b6a0:	e1a05000 	mov	r5, r0
4000b6a4:	e5870048 	str	r0, [r7, #72]	; 0x48
4000b6a8:	e5803000 	str	r3, [r0]
4000b6ac:	eaffffcb 	b	4000b5e0 <__pow5mult+0x2c>
4000b6b0:	40017468 	andmi	r7, r1, r8, ror #8
4000b6b4:	00000271 	andeq	r0, r0, r1, ror r2

4000b6b8 <__lshift>:
4000b6b8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b6bc:	e5918010 	ldr	r8, [r1, #16]
4000b6c0:	e1a092c2 	asr	r9, r2, #5
4000b6c4:	e5913008 	ldr	r3, [r1, #8]
4000b6c8:	e0898008 	add	r8, r9, r8
4000b6cc:	e2885001 	add	r5, r8, #1
4000b6d0:	e1550003 	cmp	r5, r3
4000b6d4:	e1a06001 	mov	r6, r1
4000b6d8:	e1a0a002 	mov	sl, r2
4000b6dc:	e1a07000 	mov	r7, r0
4000b6e0:	e5911004 	ldr	r1, [r1, #4]
4000b6e4:	da000003 	ble	4000b6f8 <__lshift+0x40>
4000b6e8:	e1a03083 	lsl	r3, r3, #1
4000b6ec:	e1550003 	cmp	r5, r3
4000b6f0:	e2811001 	add	r1, r1, #1
4000b6f4:	cafffffb 	bgt	4000b6e8 <__lshift+0x30>
4000b6f8:	e1a00007 	mov	r0, r7
4000b6fc:	ebfffe52 	bl	4000b04c <_Balloc>
4000b700:	e3590000 	cmp	r9, #0
4000b704:	e280c014 	add	ip, r0, #20
4000b708:	da000007 	ble	4000b72c <__lshift+0x74>
4000b70c:	e3a03000 	mov	r3, #0
4000b710:	e1a02003 	mov	r2, r3
4000b714:	e1a0400c 	mov	r4, ip
4000b718:	e2833001 	add	r3, r3, #1
4000b71c:	e1530009 	cmp	r3, r9
4000b720:	e4842004 	str	r2, [r4], #4
4000b724:	1afffffb 	bne	4000b718 <__lshift+0x60>
4000b728:	e08cc103 	add	ip, ip, r3, lsl #2
4000b72c:	e5961010 	ldr	r1, [r6, #16]
4000b730:	e2863014 	add	r3, r6, #20
4000b734:	e21aa01f 	ands	sl, sl, #31
4000b738:	e0831101 	add	r1, r3, r1, lsl #2
4000b73c:	0a000017 	beq	4000b7a0 <__lshift+0xe8>
4000b740:	e26a9020 	rsb	r9, sl, #32
4000b744:	e3a02000 	mov	r2, #0
4000b748:	ea000000 	b	4000b750 <__lshift+0x98>
4000b74c:	e1a0c004 	mov	ip, r4
4000b750:	e5934000 	ldr	r4, [r3]
4000b754:	e1822a14 	orr	r2, r2, r4, lsl sl
4000b758:	e1a0400c 	mov	r4, ip
4000b75c:	e4842004 	str	r2, [r4], #4
4000b760:	e4932004 	ldr	r2, [r3], #4
4000b764:	e1530001 	cmp	r3, r1
4000b768:	e1a02932 	lsr	r2, r2, r9
4000b76c:	3afffff6 	bcc	4000b74c <__lshift+0x94>
4000b770:	e3520000 	cmp	r2, #0
4000b774:	e58c2004 	str	r2, [ip, #4]
4000b778:	12885002 	addne	r5, r8, #2
4000b77c:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000b780:	e5962004 	ldr	r2, [r6, #4]
4000b784:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000b788:	e2455001 	sub	r5, r5, #1
4000b78c:	e5805010 	str	r5, [r0, #16]
4000b790:	e5861000 	str	r1, [r6]
4000b794:	e7836102 	str	r6, [r3, r2, lsl #2]
4000b798:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b79c:	e12fff1e 	bx	lr
4000b7a0:	e4932004 	ldr	r2, [r3], #4
4000b7a4:	e1510003 	cmp	r1, r3
4000b7a8:	e48c2004 	str	r2, [ip], #4
4000b7ac:	9afffff2 	bls	4000b77c <__lshift+0xc4>
4000b7b0:	e4932004 	ldr	r2, [r3], #4
4000b7b4:	e1510003 	cmp	r1, r3
4000b7b8:	e48c2004 	str	r2, [ip], #4
4000b7bc:	8afffff7 	bhi	4000b7a0 <__lshift+0xe8>
4000b7c0:	eaffffed 	b	4000b77c <__lshift+0xc4>

4000b7c4 <__mcmp>:
4000b7c4:	e5902010 	ldr	r2, [r0, #16]
4000b7c8:	e5913010 	ldr	r3, [r1, #16]
4000b7cc:	e0522003 	subs	r2, r2, r3
4000b7d0:	1a00000f 	bne	4000b814 <__mcmp+0x50>
4000b7d4:	e1a03103 	lsl	r3, r3, #2
4000b7d8:	e2800014 	add	r0, r0, #20
4000b7dc:	e2811014 	add	r1, r1, #20
4000b7e0:	e0811003 	add	r1, r1, r3
4000b7e4:	e0803003 	add	r3, r0, r3
4000b7e8:	ea000001 	b	4000b7f4 <__mcmp+0x30>
4000b7ec:	e1500003 	cmp	r0, r3
4000b7f0:	2a000009 	bcs	4000b81c <__mcmp+0x58>
4000b7f4:	e5332004 	ldr	r2, [r3, #-4]!
4000b7f8:	e531c004 	ldr	ip, [r1, #-4]!
4000b7fc:	e152000c 	cmp	r2, ip
4000b800:	0afffff9 	beq	4000b7ec <__mcmp+0x28>
4000b804:	e15c0002 	cmp	ip, r2
4000b808:	93a00001 	movls	r0, #1
4000b80c:	83e00000 	mvnhi	r0, #0
4000b810:	e12fff1e 	bx	lr
4000b814:	e1a00002 	mov	r0, r2
4000b818:	e12fff1e 	bx	lr
4000b81c:	e3a00000 	mov	r0, #0
4000b820:	e12fff1e 	bx	lr

4000b824 <__mdiff>:
4000b824:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b828:	e1a05001 	mov	r5, r1
4000b82c:	e1a06000 	mov	r6, r0
4000b830:	e1a01002 	mov	r1, r2
4000b834:	e1a00005 	mov	r0, r5
4000b838:	e1a04002 	mov	r4, r2
4000b83c:	ebffffe0 	bl	4000b7c4 <__mcmp>
4000b840:	e2507000 	subs	r7, r0, #0
4000b844:	0a00003f 	beq	4000b948 <__mdiff+0x124>
4000b848:	b1a03005 	movlt	r3, r5
4000b84c:	b1a05004 	movlt	r5, r4
4000b850:	e1a00006 	mov	r0, r6
4000b854:	e5951004 	ldr	r1, [r5, #4]
4000b858:	b1a04003 	movlt	r4, r3
4000b85c:	a3a08000 	movge	r8, #0
4000b860:	b3a08001 	movlt	r8, #1
4000b864:	ebfffdf8 	bl	4000b04c <_Balloc>
4000b868:	e5949010 	ldr	r9, [r4, #16]
4000b86c:	e5957010 	ldr	r7, [r5, #16]
4000b870:	e285c014 	add	ip, r5, #20
4000b874:	e2844014 	add	r4, r4, #20
4000b878:	e580800c 	str	r8, [r0, #12]
4000b87c:	e2803014 	add	r3, r0, #20
4000b880:	e08c8107 	add	r8, ip, r7, lsl #2
4000b884:	e0849109 	add	r9, r4, r9, lsl #2
4000b888:	e3a02000 	mov	r2, #0
4000b88c:	e49c5004 	ldr	r5, [ip], #4
4000b890:	e4946004 	ldr	r6, [r4], #4
4000b894:	e1a01805 	lsl	r1, r5, #16
4000b898:	e0822821 	add	r2, r2, r1, lsr #16
4000b89c:	e1a0a806 	lsl	sl, r6, #16
4000b8a0:	e042182a 	sub	r1, r2, sl, lsr #16
4000b8a4:	e1a02826 	lsr	r2, r6, #16
4000b8a8:	e0622825 	rsb	r2, r2, r5, lsr #16
4000b8ac:	e1a05801 	lsl	r5, r1, #16
4000b8b0:	e0822841 	add	r2, r2, r1, asr #16
4000b8b4:	e1a05825 	lsr	r5, r5, #16
4000b8b8:	e1855802 	orr	r5, r5, r2, lsl #16
4000b8bc:	e1590004 	cmp	r9, r4
4000b8c0:	e4835004 	str	r5, [r3], #4
4000b8c4:	e1a02842 	asr	r2, r2, #16
4000b8c8:	e1a0100c 	mov	r1, ip
4000b8cc:	8affffee 	bhi	4000b88c <__mdiff+0x68>
4000b8d0:	e158000c 	cmp	r8, ip
4000b8d4:	e1a06003 	mov	r6, r3
4000b8d8:	9a000010 	bls	4000b920 <__mdiff+0xfc>
4000b8dc:	e4914004 	ldr	r4, [r1], #4
4000b8e0:	e1a05804 	lsl	r5, r4, #16
4000b8e4:	e0822825 	add	r2, r2, r5, lsr #16
4000b8e8:	e1a05802 	lsl	r5, r2, #16
4000b8ec:	e1a04824 	lsr	r4, r4, #16
4000b8f0:	e0842842 	add	r2, r4, r2, asr #16
4000b8f4:	e1a05825 	lsr	r5, r5, #16
4000b8f8:	e1855802 	orr	r5, r5, r2, lsl #16
4000b8fc:	e1580001 	cmp	r8, r1
4000b900:	e4835004 	str	r5, [r3], #4
4000b904:	e1a02842 	asr	r2, r2, #16
4000b908:	8afffff3 	bhi	4000b8dc <__mdiff+0xb8>
4000b90c:	e1e0300c 	mvn	r3, ip
4000b910:	e0833008 	add	r3, r3, r8
4000b914:	e3c33003 	bic	r3, r3, #3
4000b918:	e2833004 	add	r3, r3, #4
4000b91c:	e0863003 	add	r3, r6, r3
4000b920:	e3550000 	cmp	r5, #0
4000b924:	e2433004 	sub	r3, r3, #4
4000b928:	1a000003 	bne	4000b93c <__mdiff+0x118>
4000b92c:	e5332004 	ldr	r2, [r3, #-4]!
4000b930:	e3520000 	cmp	r2, #0
4000b934:	e2477001 	sub	r7, r7, #1
4000b938:	0afffffb 	beq	4000b92c <__mdiff+0x108>
4000b93c:	e5807010 	str	r7, [r0, #16]
4000b940:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b944:	e12fff1e 	bx	lr
4000b948:	e1a00006 	mov	r0, r6
4000b94c:	e1a01007 	mov	r1, r7
4000b950:	ebfffdbd 	bl	4000b04c <_Balloc>
4000b954:	e3a03001 	mov	r3, #1
4000b958:	e5807014 	str	r7, [r0, #20]
4000b95c:	e5803010 	str	r3, [r0, #16]
4000b960:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b964:	e12fff1e 	bx	lr

4000b968 <__ulp>:
4000b968:	e59f3058 	ldr	r3, [pc, #88]	; 4000b9c8 <__ulp+0x60>
4000b96c:	e0013003 	and	r3, r1, r3
4000b970:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000b974:	e3530000 	cmp	r3, #0
4000b978:	da000002 	ble	4000b988 <__ulp+0x20>
4000b97c:	e1a01003 	mov	r1, r3
4000b980:	e3a00000 	mov	r0, #0
4000b984:	e12fff1e 	bx	lr
4000b988:	e2633000 	rsb	r3, r3, #0
4000b98c:	e1a03a43 	asr	r3, r3, #20
4000b990:	e3530013 	cmp	r3, #19
4000b994:	da000007 	ble	4000b9b8 <__ulp+0x50>
4000b998:	e3530032 	cmp	r3, #50	; 0x32
4000b99c:	d2633033 	rsble	r3, r3, #51	; 0x33
4000b9a0:	d3a02001 	movle	r2, #1
4000b9a4:	d1a03312 	lslle	r3, r2, r3
4000b9a8:	c3a03001 	movgt	r3, #1
4000b9ac:	e3a01000 	mov	r1, #0
4000b9b0:	e1a00003 	mov	r0, r3
4000b9b4:	e12fff1e 	bx	lr
4000b9b8:	e3a02702 	mov	r2, #524288	; 0x80000
4000b9bc:	e1a01352 	asr	r1, r2, r3
4000b9c0:	e3a00000 	mov	r0, #0
4000b9c4:	e12fff1e 	bx	lr
4000b9c8:	7ff00000 	svcvc	0x00f00000	; IMB

4000b9cc <__b2d>:
4000b9cc:	e590c010 	ldr	ip, [r0, #16]
4000b9d0:	e2802014 	add	r2, r0, #20
4000b9d4:	e082c10c 	add	ip, r2, ip, lsl #2
4000b9d8:	e92d4038 	push	{r3, r4, r5, lr}
4000b9dc:	e51c4004 	ldr	r4, [ip, #-4]
4000b9e0:	e1a00004 	mov	r0, r4
4000b9e4:	ebfffe33 	bl	4000b2b8 <__hi0bits>
4000b9e8:	e2603020 	rsb	r3, r0, #32
4000b9ec:	e350000a 	cmp	r0, #10
4000b9f0:	e5813000 	str	r3, [r1]
4000b9f4:	e24c1004 	sub	r1, ip, #4
4000b9f8:	ca00000d 	bgt	4000ba34 <__b2d+0x68>
4000b9fc:	e260500b 	rsb	r5, r0, #11
4000ba00:	e1a03534 	lsr	r3, r4, r5
4000ba04:	e1520001 	cmp	r2, r1
4000ba08:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000ba0c:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000ba10:	351c1008 	ldrcc	r1, [ip, #-8]
4000ba14:	31a05531 	lsrcc	r5, r1, r5
4000ba18:	23a05000 	movcs	r5, #0
4000ba1c:	e2800015 	add	r0, r0, #21
4000ba20:	e1852014 	orr	r2, r5, r4, lsl r0
4000ba24:	e1a01003 	mov	r1, r3
4000ba28:	e1a00002 	mov	r0, r2
4000ba2c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ba30:	e12fff1e 	bx	lr
4000ba34:	e1520001 	cmp	r2, r1
4000ba38:	324c1008 	subcc	r1, ip, #8
4000ba3c:	23a0c000 	movcs	ip, #0
4000ba40:	351cc008 	ldrcc	ip, [ip, #-8]
4000ba44:	e250500b 	subs	r5, r0, #11
4000ba48:	0a00000d 	beq	4000ba84 <__b2d+0xb8>
4000ba4c:	e1a04514 	lsl	r4, r4, r5
4000ba50:	e1510002 	cmp	r1, r2
4000ba54:	85111004 	ldrhi	r1, [r1, #-4]
4000ba58:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000ba5c:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000ba60:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000ba64:	e184303c 	orr	r3, r4, ip, lsr r0
4000ba68:	81a00031 	lsrhi	r0, r1, r0
4000ba6c:	93a00000 	movls	r0, #0
4000ba70:	e180251c 	orr	r2, r0, ip, lsl r5
4000ba74:	e1a01003 	mov	r1, r3
4000ba78:	e1a00002 	mov	r0, r2
4000ba7c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ba80:	e12fff1e 	bx	lr
4000ba84:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000ba88:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000ba8c:	e1a0200c 	mov	r2, ip
4000ba90:	e1a01003 	mov	r1, r3
4000ba94:	e1a00002 	mov	r0, r2
4000ba98:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ba9c:	e12fff1e 	bx	lr

4000baa0 <__d2b>:
4000baa0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000baa4:	e3a01001 	mov	r1, #1
4000baa8:	e24dd008 	sub	sp, sp, #8
4000baac:	e1a05003 	mov	r5, r3
4000bab0:	e1a04002 	mov	r4, r2
4000bab4:	e59d7020 	ldr	r7, [sp, #32]
4000bab8:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000babc:	ebfffd62 	bl	4000b04c <_Balloc>
4000bac0:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000bac4:	e1b08a23 	lsrs	r8, r3, #20
4000bac8:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000bacc:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000bad0:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000bad4:	e3540000 	cmp	r4, #0
4000bad8:	e1a0c000 	mov	ip, r0
4000badc:	e58d3004 	str	r3, [sp, #4]
4000bae0:	0a00001e 	beq	4000bb60 <__d2b+0xc0>
4000bae4:	e28d0008 	add	r0, sp, #8
4000bae8:	e5204008 	str	r4, [r0, #-8]!
4000baec:	e1a0000d 	mov	r0, sp
4000baf0:	ebfffe07 	bl	4000b314 <__lo0bits>
4000baf4:	e89d000c 	ldm	sp, {r2, r3}
4000baf8:	e3500000 	cmp	r0, #0
4000bafc:	12601020 	rsbne	r1, r0, #32
4000bb00:	11822113 	orrne	r2, r2, r3, lsl r1
4000bb04:	11a03033 	lsrne	r3, r3, r0
4000bb08:	158c2014 	strne	r2, [ip, #20]
4000bb0c:	058c2014 	streq	r2, [ip, #20]
4000bb10:	158d3004 	strne	r3, [sp, #4]
4000bb14:	e3530000 	cmp	r3, #0
4000bb18:	03a02001 	moveq	r2, #1
4000bb1c:	13a02002 	movne	r2, #2
4000bb20:	e3580000 	cmp	r8, #0
4000bb24:	e58c3018 	str	r3, [ip, #24]
4000bb28:	e58c2010 	str	r2, [ip, #16]
4000bb2c:	1a000014 	bne	4000bb84 <__d2b+0xe4>
4000bb30:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000bb34:	e08c3102 	add	r3, ip, r2, lsl #2
4000bb38:	e2400002 	sub	r0, r0, #2
4000bb3c:	e5870000 	str	r0, [r7]
4000bb40:	e5930010 	ldr	r0, [r3, #16]
4000bb44:	ebfffddb 	bl	4000b2b8 <__hi0bits>
4000bb48:	e0600282 	rsb	r0, r0, r2, lsl #5
4000bb4c:	e5860000 	str	r0, [r6]
4000bb50:	e1a0000c 	mov	r0, ip
4000bb54:	e28dd008 	add	sp, sp, #8
4000bb58:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000bb5c:	e12fff1e 	bx	lr
4000bb60:	e28d0004 	add	r0, sp, #4
4000bb64:	ebfffdea 	bl	4000b314 <__lo0bits>
4000bb68:	e59d3004 	ldr	r3, [sp, #4]
4000bb6c:	e3a02001 	mov	r2, #1
4000bb70:	e3580000 	cmp	r8, #0
4000bb74:	e58c3014 	str	r3, [ip, #20]
4000bb78:	e58c2010 	str	r2, [ip, #16]
4000bb7c:	e2800020 	add	r0, r0, #32
4000bb80:	0affffea 	beq	4000bb30 <__d2b+0x90>
4000bb84:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000bb88:	e2488003 	sub	r8, r8, #3
4000bb8c:	e0888000 	add	r8, r8, r0
4000bb90:	e2600035 	rsb	r0, r0, #53	; 0x35
4000bb94:	e5878000 	str	r8, [r7]
4000bb98:	e5860000 	str	r0, [r6]
4000bb9c:	e1a0000c 	mov	r0, ip
4000bba0:	e28dd008 	add	sp, sp, #8
4000bba4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000bba8:	e12fff1e 	bx	lr

4000bbac <__ratio>:
4000bbac:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000bbb0:	e24dd00c 	sub	sp, sp, #12
4000bbb4:	e1a06001 	mov	r6, r1
4000bbb8:	e1a0100d 	mov	r1, sp
4000bbbc:	e1a07000 	mov	r7, r0
4000bbc0:	ebffff81 	bl	4000b9cc <__b2d>
4000bbc4:	e1a05001 	mov	r5, r1
4000bbc8:	e1a04000 	mov	r4, r0
4000bbcc:	e28d1004 	add	r1, sp, #4
4000bbd0:	e1a00006 	mov	r0, r6
4000bbd4:	ebffff7c 	bl	4000b9cc <__b2d>
4000bbd8:	e597e010 	ldr	lr, [r7, #16]
4000bbdc:	e1a03001 	mov	r3, r1
4000bbe0:	e1a02000 	mov	r2, r0
4000bbe4:	e596c010 	ldr	ip, [r6, #16]
4000bbe8:	e89d0003 	ldm	sp, {r0, r1}
4000bbec:	e06cc00e 	rsb	ip, ip, lr
4000bbf0:	e0611000 	rsb	r1, r1, r0
4000bbf4:	e081c28c 	add	ip, r1, ip, lsl #5
4000bbf8:	e35c0000 	cmp	ip, #0
4000bbfc:	e1a01005 	mov	r1, r5
4000bc00:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000bc04:	e1a07003 	mov	r7, r3
4000bc08:	c1a04004 	movgt	r4, r4
4000bc0c:	c1a05001 	movgt	r5, r1
4000bc10:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000bc14:	d1a02002 	movle	r2, r2
4000bc18:	d1a03007 	movle	r3, r7
4000bc1c:	e1a00004 	mov	r0, r4
4000bc20:	e1a01005 	mov	r1, r5
4000bc24:	eb00099a 	bl	4000e294 <__aeabi_ddiv>
4000bc28:	e28dd00c 	add	sp, sp, #12
4000bc2c:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000bc30:	e12fff1e 	bx	lr

4000bc34 <_mprec_log10>:
4000bc34:	e3500017 	cmp	r0, #23
4000bc38:	e92d4010 	push	{r4, lr}
4000bc3c:	e1a04000 	mov	r4, r0
4000bc40:	da000008 	ble	4000bc68 <_mprec_log10+0x34>
4000bc44:	e59f1034 	ldr	r1, [pc, #52]	; 4000bc80 <_mprec_log10+0x4c>
4000bc48:	e3a00000 	mov	r0, #0
4000bc4c:	e3a02000 	mov	r2, #0
4000bc50:	e59f302c 	ldr	r3, [pc, #44]	; 4000bc84 <_mprec_log10+0x50>
4000bc54:	eb0008ea 	bl	4000e004 <__aeabi_dmul>
4000bc58:	e2544001 	subs	r4, r4, #1
4000bc5c:	1afffffa 	bne	4000bc4c <_mprec_log10+0x18>
4000bc60:	e8bd4010 	pop	{r4, lr}
4000bc64:	e12fff1e 	bx	lr
4000bc68:	e59f3018 	ldr	r3, [pc, #24]	; 4000bc88 <_mprec_log10+0x54>
4000bc6c:	e0834180 	add	r4, r3, r0, lsl #3
4000bc70:	e2841010 	add	r1, r4, #16
4000bc74:	e8910003 	ldm	r1, {r0, r1}
4000bc78:	e8bd4010 	pop	{r4, lr}
4000bc7c:	e12fff1e 	bx	lr
4000bc80:	3ff00000 	svccc	0x00f00000	; IMB
4000bc84:	40240000 	eormi	r0, r4, r0
4000bc88:	40017468 	andmi	r7, r1, r8, ror #8

4000bc8c <__copybits>:
4000bc8c:	e92d0030 	push	{r4, r5}
4000bc90:	e5924010 	ldr	r4, [r2, #16]
4000bc94:	e2823014 	add	r3, r2, #20
4000bc98:	e2411001 	sub	r1, r1, #1
4000bc9c:	e1a052c1 	asr	r5, r1, #5
4000bca0:	e0834104 	add	r4, r3, r4, lsl #2
4000bca4:	e2855001 	add	r5, r5, #1
4000bca8:	e1530004 	cmp	r3, r4
4000bcac:	e0805105 	add	r5, r0, r5, lsl #2
4000bcb0:	2a000009 	bcs	4000bcdc <__copybits+0x50>
4000bcb4:	e1a01000 	mov	r1, r0
4000bcb8:	e493c004 	ldr	ip, [r3], #4
4000bcbc:	e1540003 	cmp	r4, r3
4000bcc0:	e481c004 	str	ip, [r1], #4
4000bcc4:	8afffffb 	bhi	4000bcb8 <__copybits+0x2c>
4000bcc8:	e0623004 	rsb	r3, r2, r4
4000bccc:	e2433015 	sub	r3, r3, #21
4000bcd0:	e3c33003 	bic	r3, r3, #3
4000bcd4:	e2833004 	add	r3, r3, #4
4000bcd8:	e0800003 	add	r0, r0, r3
4000bcdc:	e1550000 	cmp	r5, r0
4000bce0:	9a000003 	bls	4000bcf4 <__copybits+0x68>
4000bce4:	e3a03000 	mov	r3, #0
4000bce8:	e4803004 	str	r3, [r0], #4
4000bcec:	e1550000 	cmp	r5, r0
4000bcf0:	8afffffc 	bhi	4000bce8 <__copybits+0x5c>
4000bcf4:	e8bd0030 	pop	{r4, r5}
4000bcf8:	e12fff1e 	bx	lr

4000bcfc <__any_on>:
4000bcfc:	e5903010 	ldr	r3, [r0, #16]
4000bd00:	e1a022c1 	asr	r2, r1, #5
4000bd04:	e1530002 	cmp	r3, r2
4000bd08:	e2800014 	add	r0, r0, #20
4000bd0c:	b0803103 	addlt	r3, r0, r3, lsl #2
4000bd10:	ba00000a 	blt	4000bd40 <__any_on+0x44>
4000bd14:	da000008 	ble	4000bd3c <__any_on+0x40>
4000bd18:	e211101f 	ands	r1, r1, #31
4000bd1c:	0a000006 	beq	4000bd3c <__any_on+0x40>
4000bd20:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000bd24:	e1a0c133 	lsr	ip, r3, r1
4000bd28:	e153011c 	cmp	r3, ip, lsl r1
4000bd2c:	e0803102 	add	r3, r0, r2, lsl #2
4000bd30:	0a000002 	beq	4000bd40 <__any_on+0x44>
4000bd34:	e3a00001 	mov	r0, #1
4000bd38:	e12fff1e 	bx	lr
4000bd3c:	e0803102 	add	r3, r0, r2, lsl #2
4000bd40:	e1500003 	cmp	r0, r3
4000bd44:	2a000009 	bcs	4000bd70 <__any_on+0x74>
4000bd48:	e5132004 	ldr	r2, [r3, #-4]
4000bd4c:	e3520000 	cmp	r2, #0
4000bd50:	e2433004 	sub	r3, r3, #4
4000bd54:	0a000003 	beq	4000bd68 <__any_on+0x6c>
4000bd58:	eafffff5 	b	4000bd34 <__any_on+0x38>
4000bd5c:	e5332004 	ldr	r2, [r3, #-4]!
4000bd60:	e3520000 	cmp	r2, #0
4000bd64:	1afffff2 	bne	4000bd34 <__any_on+0x38>
4000bd68:	e1500003 	cmp	r0, r3
4000bd6c:	3afffffa 	bcc	4000bd5c <__any_on+0x60>
4000bd70:	e3a00000 	mov	r0, #0
4000bd74:	e12fff1e 	bx	lr

4000bd78 <__fpclassifyd>:
4000bd78:	e1903001 	orrs	r3, r0, r1
4000bd7c:	1a000001 	bne	4000bd88 <__fpclassifyd+0x10>
4000bd80:	e3a00002 	mov	r0, #2
4000bd84:	e12fff1e 	bx	lr
4000bd88:	e2703001 	rsbs	r3, r0, #1
4000bd8c:	33a03000 	movcc	r3, #0
4000bd90:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000bd94:	03500000 	cmpeq	r0, #0
4000bd98:	0afffff8 	beq	4000bd80 <__fpclassifyd+0x8>
4000bd9c:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000bda0:	e59f1034 	ldr	r1, [pc, #52]	; 4000bddc <__fpclassifyd+0x64>
4000bda4:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000bda8:	e1500001 	cmp	r0, r1
4000bdac:	8a000001 	bhi	4000bdb8 <__fpclassifyd+0x40>
4000bdb0:	e3a00004 	mov	r0, #4
4000bdb4:	e12fff1e 	bx	lr
4000bdb8:	e3520601 	cmp	r2, #1048576	; 0x100000
4000bdbc:	2a000001 	bcs	4000bdc8 <__fpclassifyd+0x50>
4000bdc0:	e3a00003 	mov	r0, #3
4000bdc4:	e12fff1e 	bx	lr
4000bdc8:	e59f0010 	ldr	r0, [pc, #16]	; 4000bde0 <__fpclassifyd+0x68>
4000bdcc:	e1520000 	cmp	r2, r0
4000bdd0:	13a00000 	movne	r0, #0
4000bdd4:	02030001 	andeq	r0, r3, #1
4000bdd8:	e12fff1e 	bx	lr
4000bddc:	7fdfffff 	svcvc	0x00dfffff
4000bde0:	7ff00000 	svcvc	0x00f00000	; IMB

4000bde4 <strcmp>:
4000bde4:	e0202001 	eor	r2, r0, r1
4000bde8:	e3120003 	tst	r2, #3
4000bdec:	1a000021 	bne	4000be78 <strcmp+0x94>
4000bdf0:	e2102003 	ands	r2, r0, #3
4000bdf4:	e3c00003 	bic	r0, r0, #3
4000bdf8:	e3c11003 	bic	r1, r1, #3
4000bdfc:	e490c004 	ldr	ip, [r0], #4
4000be00:	04913004 	ldreq	r3, [r1], #4
4000be04:	0a000006 	beq	4000be24 <strcmp+0x40>
4000be08:	e2222003 	eor	r2, r2, #3
4000be0c:	e1a02182 	lsl	r2, r2, #3
4000be10:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000be14:	e1a02233 	lsr	r2, r3, r2
4000be18:	e4913004 	ldr	r3, [r1], #4
4000be1c:	e18cc002 	orr	ip, ip, r2
4000be20:	e1833002 	orr	r3, r3, r2
4000be24:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000be28:	e3a04001 	mov	r4, #1
4000be2c:	e1844404 	orr	r4, r4, r4, lsl #8
4000be30:	e1844804 	orr	r4, r4, r4, lsl #16
4000be34:	e04c2004 	sub	r2, ip, r4
4000be38:	e15c0003 	cmp	ip, r3
4000be3c:	01c2200c 	biceq	r2, r2, ip
4000be40:	01120384 	tsteq	r2, r4, lsl #7
4000be44:	0490c004 	ldreq	ip, [r0], #4
4000be48:	04913004 	ldreq	r3, [r1], #4
4000be4c:	0afffff8 	beq	4000be34 <strcmp+0x50>
4000be50:	e1a00c0c 	lsl	r0, ip, #24
4000be54:	e1a0c42c 	lsr	ip, ip, #8
4000be58:	e3500001 	cmp	r0, #1
4000be5c:	21500c03 	cmpcs	r0, r3, lsl #24
4000be60:	01a03423 	lsreq	r3, r3, #8
4000be64:	0afffff9 	beq	4000be50 <strcmp+0x6c>
4000be68:	e20330ff 	and	r3, r3, #255	; 0xff
4000be6c:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000be70:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000be74:	e12fff1e 	bx	lr
4000be78:	e3100003 	tst	r0, #3
4000be7c:	0a000006 	beq	4000be9c <strcmp+0xb8>
4000be80:	e4d02001 	ldrb	r2, [r0], #1
4000be84:	e4d13001 	ldrb	r3, [r1], #1
4000be88:	e3520001 	cmp	r2, #1
4000be8c:	21520003 	cmpcs	r2, r3
4000be90:	0afffff8 	beq	4000be78 <strcmp+0x94>
4000be94:	e0420003 	sub	r0, r2, r3
4000be98:	e12fff1e 	bx	lr
4000be9c:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000bea0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000bea4:	e3a02001 	mov	r2, #1
4000bea8:	e1822402 	orr	r2, r2, r2, lsl #8
4000beac:	e1822802 	orr	r2, r2, r2, lsl #16
4000beb0:	e201c003 	and	ip, r1, #3
4000beb4:	e3c11003 	bic	r1, r1, #3
4000beb8:	e4904004 	ldr	r4, [r0], #4
4000bebc:	e4915004 	ldr	r5, [r1], #4
4000bec0:	e35c0002 	cmp	ip, #2
4000bec4:	0a000017 	beq	4000bf28 <strcmp+0x144>
4000bec8:	8a00002d 	bhi	4000bf84 <strcmp+0x1a0>
4000becc:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000bed0:	e15c0425 	cmp	ip, r5, lsr #8
4000bed4:	e0443002 	sub	r3, r4, r2
4000bed8:	e1c33004 	bic	r3, r3, r4
4000bedc:	1a000007 	bne	4000bf00 <strcmp+0x11c>
4000bee0:	e0133382 	ands	r3, r3, r2, lsl #7
4000bee4:	04915004 	ldreq	r5, [r1], #4
4000bee8:	1a000006 	bne	4000bf08 <strcmp+0x124>
4000beec:	e02cc004 	eor	ip, ip, r4
4000bef0:	e15c0c05 	cmp	ip, r5, lsl #24
4000bef4:	1a000008 	bne	4000bf1c <strcmp+0x138>
4000bef8:	e4904004 	ldr	r4, [r0], #4
4000befc:	eafffff2 	b	4000becc <strcmp+0xe8>
4000bf00:	e1a05425 	lsr	r5, r5, #8
4000bf04:	ea000037 	b	4000bfe8 <strcmp+0x204>
4000bf08:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000bf0c:	1a000031 	bne	4000bfd8 <strcmp+0x1f4>
4000bf10:	e5d15000 	ldrb	r5, [r1]
4000bf14:	e1a0cc24 	lsr	ip, r4, #24
4000bf18:	ea000032 	b	4000bfe8 <strcmp+0x204>
4000bf1c:	e1a0cc24 	lsr	ip, r4, #24
4000bf20:	e20550ff 	and	r5, r5, #255	; 0xff
4000bf24:	ea00002f 	b	4000bfe8 <strcmp+0x204>
4000bf28:	e1a0c804 	lsl	ip, r4, #16
4000bf2c:	e0443002 	sub	r3, r4, r2
4000bf30:	e1a0c82c 	lsr	ip, ip, #16
4000bf34:	e1c33004 	bic	r3, r3, r4
4000bf38:	e15c0825 	cmp	ip, r5, lsr #16
4000bf3c:	1a00000e 	bne	4000bf7c <strcmp+0x198>
4000bf40:	e0133382 	ands	r3, r3, r2, lsl #7
4000bf44:	04915004 	ldreq	r5, [r1], #4
4000bf48:	1a000004 	bne	4000bf60 <strcmp+0x17c>
4000bf4c:	e02cc004 	eor	ip, ip, r4
4000bf50:	e15c0805 	cmp	ip, r5, lsl #16
4000bf54:	1a000006 	bne	4000bf74 <strcmp+0x190>
4000bf58:	e4904004 	ldr	r4, [r0], #4
4000bf5c:	eafffff1 	b	4000bf28 <strcmp+0x144>
4000bf60:	e1b03803 	lsls	r3, r3, #16
4000bf64:	1a00001b 	bne	4000bfd8 <strcmp+0x1f4>
4000bf68:	e1d150b0 	ldrh	r5, [r1]
4000bf6c:	e1a0c824 	lsr	ip, r4, #16
4000bf70:	ea00001c 	b	4000bfe8 <strcmp+0x204>
4000bf74:	e1a05805 	lsl	r5, r5, #16
4000bf78:	e1a0c824 	lsr	ip, r4, #16
4000bf7c:	e1a05825 	lsr	r5, r5, #16
4000bf80:	ea000018 	b	4000bfe8 <strcmp+0x204>
4000bf84:	e204c0ff 	and	ip, r4, #255	; 0xff
4000bf88:	e15c0c25 	cmp	ip, r5, lsr #24
4000bf8c:	e0443002 	sub	r3, r4, r2
4000bf90:	e1c33004 	bic	r3, r3, r4
4000bf94:	1a000007 	bne	4000bfb8 <strcmp+0x1d4>
4000bf98:	e0133382 	ands	r3, r3, r2, lsl #7
4000bf9c:	04915004 	ldreq	r5, [r1], #4
4000bfa0:	1a000006 	bne	4000bfc0 <strcmp+0x1dc>
4000bfa4:	e02cc004 	eor	ip, ip, r4
4000bfa8:	e15c0405 	cmp	ip, r5, lsl #8
4000bfac:	1a000006 	bne	4000bfcc <strcmp+0x1e8>
4000bfb0:	e4904004 	ldr	r4, [r0], #4
4000bfb4:	eafffff2 	b	4000bf84 <strcmp+0x1a0>
4000bfb8:	e1a05c25 	lsr	r5, r5, #24
4000bfbc:	ea000009 	b	4000bfe8 <strcmp+0x204>
4000bfc0:	e31400ff 	tst	r4, #255	; 0xff
4000bfc4:	0a000003 	beq	4000bfd8 <strcmp+0x1f4>
4000bfc8:	e4915004 	ldr	r5, [r1], #4
4000bfcc:	e1a0c424 	lsr	ip, r4, #8
4000bfd0:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000bfd4:	ea000003 	b	4000bfe8 <strcmp+0x204>
4000bfd8:	e3a00000 	mov	r0, #0
4000bfdc:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000bfe0:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000bfe4:	e12fff1e 	bx	lr
4000bfe8:	e20c20ff 	and	r2, ip, #255	; 0xff
4000bfec:	e20500ff 	and	r0, r5, #255	; 0xff
4000bff0:	e3500001 	cmp	r0, #1
4000bff4:	21500002 	cmpcs	r0, r2
4000bff8:	01a0c42c 	lsreq	ip, ip, #8
4000bffc:	01a05425 	lsreq	r5, r5, #8
4000c000:	0afffff8 	beq	4000bfe8 <strcmp+0x204>
4000c004:	e0420000 	sub	r0, r2, r0
4000c008:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c00c:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000c010:	e12fff1e 	bx	lr

4000c014 <__ssprint_r>:
4000c014:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c018:	e5924008 	ldr	r4, [r2, #8]
4000c01c:	e3540000 	cmp	r4, #0
4000c020:	e24dd00c 	sub	sp, sp, #12
4000c024:	e1a0a002 	mov	sl, r2
4000c028:	e1a08000 	mov	r8, r0
4000c02c:	e1a05001 	mov	r5, r1
4000c030:	e5926000 	ldr	r6, [r2]
4000c034:	0a00005c 	beq	4000c1ac <__ssprint_r+0x198>
4000c038:	e3a0b000 	mov	fp, #0
4000c03c:	e1a0400b 	mov	r4, fp
4000c040:	e3540000 	cmp	r4, #0
4000c044:	e5910000 	ldr	r0, [r1]
4000c048:	e5913008 	ldr	r3, [r1, #8]
4000c04c:	0a000037 	beq	4000c130 <__ssprint_r+0x11c>
4000c050:	e1540003 	cmp	r4, r3
4000c054:	e1a07003 	mov	r7, r3
4000c058:	3a00003c 	bcc	4000c150 <__ssprint_r+0x13c>
4000c05c:	e1d530bc 	ldrh	r3, [r5, #12]
4000c060:	e3130d12 	tst	r3, #1152	; 0x480
4000c064:	01a09007 	moveq	r9, r7
4000c068:	0a000022 	beq	4000c0f8 <__ssprint_r+0xe4>
4000c06c:	e2851010 	add	r1, r5, #16
4000c070:	e8910082 	ldm	r1, {r1, r7}
4000c074:	e0877087 	add	r7, r7, r7, lsl #1
4000c078:	e0877fa7 	add	r7, r7, r7, lsr #31
4000c07c:	e0619000 	rsb	r9, r1, r0
4000c080:	e2842001 	add	r2, r4, #1
4000c084:	e1a070c7 	asr	r7, r7, #1
4000c088:	e0822009 	add	r2, r2, r9
4000c08c:	e1570002 	cmp	r7, r2
4000c090:	31a07002 	movcc	r7, r2
4000c094:	21a02007 	movcs	r2, r7
4000c098:	e3130b01 	tst	r3, #1024	; 0x400
4000c09c:	0a00002e 	beq	4000c15c <__ssprint_r+0x148>
4000c0a0:	e1a01002 	mov	r1, r2
4000c0a4:	e1a00008 	mov	r0, r8
4000c0a8:	ebffe97f 	bl	400066ac <_malloc_r>
4000c0ac:	e2503000 	subs	r3, r0, #0
4000c0b0:	0a000030 	beq	4000c178 <__ssprint_r+0x164>
4000c0b4:	e5951010 	ldr	r1, [r5, #16]
4000c0b8:	e1a02009 	mov	r2, r9
4000c0bc:	e58d3004 	str	r3, [sp, #4]
4000c0c0:	ebfffba5 	bl	4000af5c <memcpy>
4000c0c4:	e1d520bc 	ldrh	r2, [r5, #12]
4000c0c8:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000c0cc:	e3822080 	orr	r2, r2, #128	; 0x80
4000c0d0:	e1c520bc 	strh	r2, [r5, #12]
4000c0d4:	e59d3004 	ldr	r3, [sp, #4]
4000c0d8:	e0830009 	add	r0, r3, r9
4000c0dc:	e5853010 	str	r3, [r5, #16]
4000c0e0:	e0699007 	rsb	r9, r9, r7
4000c0e4:	e5850000 	str	r0, [r5]
4000c0e8:	e5859008 	str	r9, [r5, #8]
4000c0ec:	e5857014 	str	r7, [r5, #20]
4000c0f0:	e1a09004 	mov	r9, r4
4000c0f4:	e1a07004 	mov	r7, r4
4000c0f8:	e1a02009 	mov	r2, r9
4000c0fc:	e1a0100b 	mov	r1, fp
4000c100:	eb00048d 	bl	4000d33c <memmove>
4000c104:	e59a2008 	ldr	r2, [sl, #8]
4000c108:	e5953008 	ldr	r3, [r5, #8]
4000c10c:	e5950000 	ldr	r0, [r5]
4000c110:	e0644002 	rsb	r4, r4, r2
4000c114:	e0673003 	rsb	r3, r7, r3
4000c118:	e0800009 	add	r0, r0, r9
4000c11c:	e3540000 	cmp	r4, #0
4000c120:	e5853008 	str	r3, [r5, #8]
4000c124:	e5850000 	str	r0, [r5]
4000c128:	e58a4008 	str	r4, [sl, #8]
4000c12c:	0a00001e 	beq	4000c1ac <__ssprint_r+0x198>
4000c130:	e5964004 	ldr	r4, [r6, #4]
4000c134:	e3540000 	cmp	r4, #0
4000c138:	e596b000 	ldr	fp, [r6]
4000c13c:	e2866008 	add	r6, r6, #8
4000c140:	0afffffa 	beq	4000c130 <__ssprint_r+0x11c>
4000c144:	e1540003 	cmp	r4, r3
4000c148:	e1a07003 	mov	r7, r3
4000c14c:	2affffc2 	bcs	4000c05c <__ssprint_r+0x48>
4000c150:	e1a07004 	mov	r7, r4
4000c154:	e1a09004 	mov	r9, r4
4000c158:	eaffffe6 	b	4000c0f8 <__ssprint_r+0xe4>
4000c15c:	e1a00008 	mov	r0, r8
4000c160:	eb0004ff 	bl	4000d564 <_realloc_r>
4000c164:	e2503000 	subs	r3, r0, #0
4000c168:	1affffda 	bne	4000c0d8 <__ssprint_r+0xc4>
4000c16c:	e1a00008 	mov	r0, r8
4000c170:	e5951010 	ldr	r1, [r5, #16]
4000c174:	ebffec1e 	bl	400071f4 <_free_r>
4000c178:	e1d520bc 	ldrh	r2, [r5, #12]
4000c17c:	e3a0300c 	mov	r3, #12
4000c180:	e3e04000 	mvn	r4, #0
4000c184:	e5883000 	str	r3, [r8]
4000c188:	e3822040 	orr	r2, r2, #64	; 0x40
4000c18c:	e3a03000 	mov	r3, #0
4000c190:	e1a00004 	mov	r0, r4
4000c194:	e1c520bc 	strh	r2, [r5, #12]
4000c198:	e58a3008 	str	r3, [sl, #8]
4000c19c:	e58a3004 	str	r3, [sl, #4]
4000c1a0:	e28dd00c 	add	sp, sp, #12
4000c1a4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c1a8:	e12fff1e 	bx	lr
4000c1ac:	e1a00004 	mov	r0, r4
4000c1b0:	e58a4004 	str	r4, [sl, #4]
4000c1b4:	e28dd00c 	add	sp, sp, #12
4000c1b8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c1bc:	e12fff1e 	bx	lr

4000c1c0 <_svfiprintf_r>:
4000c1c0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c1c4:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000c1c8:	e58d1018 	str	r1, [sp, #24]
4000c1cc:	e1d110bc 	ldrh	r1, [r1, #12]
4000c1d0:	e3110080 	tst	r1, #128	; 0x80
4000c1d4:	e1a07002 	mov	r7, r2
4000c1d8:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c1dc:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000c1e0:	0a000003 	beq	4000c1f4 <_svfiprintf_r+0x34>
4000c1e4:	e59d4018 	ldr	r4, [sp, #24]
4000c1e8:	e5943010 	ldr	r3, [r4, #16]
4000c1ec:	e3530000 	cmp	r3, #0
4000c1f0:	0a0003fb 	beq	4000d1e4 <_svfiprintf_r+0x1024>
4000c1f4:	e28d4080 	add	r4, sp, #128	; 0x80
4000c1f8:	e28d507f 	add	r5, sp, #127	; 0x7f
4000c1fc:	e3a03000 	mov	r3, #0
4000c200:	e1a0c004 	mov	ip, r4
4000c204:	e58d4004 	str	r4, [sp, #4]
4000c208:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000d1d0 <_svfiprintf_r+0x1010>
4000c20c:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000c210:	e0654004 	rsb	r4, r5, r4
4000c214:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000c218:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c21c:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000c220:	e58d5000 	str	r5, [sp]
4000c224:	e58d3020 	str	r3, [sp, #32]
4000c228:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000c22c:	e28a8010 	add	r8, sl, #16
4000c230:	e1a0600c 	mov	r6, ip
4000c234:	e5d73000 	ldrb	r3, [r7]
4000c238:	e3530000 	cmp	r3, #0
4000c23c:	13530025 	cmpne	r3, #37	; 0x25
4000c240:	0a0002f7 	beq	4000ce24 <_svfiprintf_r+0xc64>
4000c244:	e2873001 	add	r3, r7, #1
4000c248:	e1a04003 	mov	r4, r3
4000c24c:	e5d33000 	ldrb	r3, [r3]
4000c250:	e3530025 	cmp	r3, #37	; 0x25
4000c254:	13530000 	cmpne	r3, #0
4000c258:	e2843001 	add	r3, r4, #1
4000c25c:	1afffff9 	bne	4000c248 <_svfiprintf_r+0x88>
4000c260:	e0545007 	subs	r5, r4, r7
4000c264:	0a00000d 	beq	4000c2a0 <_svfiprintf_r+0xe0>
4000c268:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000c26c:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000c270:	e2833001 	add	r3, r3, #1
4000c274:	e3530007 	cmp	r3, #7
4000c278:	e0822005 	add	r2, r2, r5
4000c27c:	e5867000 	str	r7, [r6]
4000c280:	e5865004 	str	r5, [r6, #4]
4000c284:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c288:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000c28c:	d2866008 	addle	r6, r6, #8
4000c290:	ca000350 	bgt	4000cfd8 <_svfiprintf_r+0xe18>
4000c294:	e59dc020 	ldr	ip, [sp, #32]
4000c298:	e08cc005 	add	ip, ip, r5
4000c29c:	e58dc020 	str	ip, [sp, #32]
4000c2a0:	e5d43000 	ldrb	r3, [r4]
4000c2a4:	e3530000 	cmp	r3, #0
4000c2a8:	0a0002ec 	beq	4000ce60 <_svfiprintf_r+0xca0>
4000c2ac:	e3a03000 	mov	r3, #0
4000c2b0:	e1a01003 	mov	r1, r3
4000c2b4:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000c2b8:	e58d3014 	str	r3, [sp, #20]
4000c2bc:	e58d3008 	str	r3, [sp, #8]
4000c2c0:	e2847001 	add	r7, r4, #1
4000c2c4:	e5d43001 	ldrb	r3, [r4, #1]
4000c2c8:	e3e04000 	mvn	r4, #0
4000c2cc:	e58d400c 	str	r4, [sp, #12]
4000c2d0:	e1a00001 	mov	r0, r1
4000c2d4:	e2877001 	add	r7, r7, #1
4000c2d8:	e2432020 	sub	r2, r3, #32
4000c2dc:	e3520058 	cmp	r2, #88	; 0x58
4000c2e0:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000c2e4:	ea00021b 	b	4000cb58 <_svfiprintf_r+0x998>
4000c2e8:	4000c7cc 	andmi	ip, r0, ip, asr #15
4000c2ec:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c2f0:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c2f4:	4000c7dc 	ldrdmi	ip, [r0], -ip	; <UNPREDICTABLE>
4000c2f8:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c2fc:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c300:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c304:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c308:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c30c:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c310:	4000c44c 	andmi	ip, r0, ip, asr #8
4000c314:	4000c75c 	andmi	ip, r0, ip, asr r7
4000c318:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c31c:	4000c468 	andmi	ip, r0, r8, ror #8
4000c320:	4000cafc 	strdmi	ip, [r0], -ip	; <UNPREDICTABLE>
4000c324:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c328:	4000cae8 	andmi	ip, r0, r8, ror #21
4000c32c:	4000c960 	andmi	ip, r0, r0, ror #18
4000c330:	4000c960 	andmi	ip, r0, r0, ror #18
4000c334:	4000c960 	andmi	ip, r0, r0, ror #18
4000c338:	4000c960 	andmi	ip, r0, r0, ror #18
4000c33c:	4000c960 	andmi	ip, r0, r0, ror #18
4000c340:	4000c960 	andmi	ip, r0, r0, ror #18
4000c344:	4000c960 	andmi	ip, r0, r0, ror #18
4000c348:	4000c960 	andmi	ip, r0, r0, ror #18
4000c34c:	4000c960 	andmi	ip, r0, r0, ror #18
4000c350:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c354:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c358:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c35c:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c360:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c364:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c368:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c36c:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c370:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c374:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c378:	4000c908 	andmi	ip, r0, r8, lsl #18
4000c37c:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c380:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c384:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c388:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c38c:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c390:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c394:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c398:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c39c:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3a0:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3a4:	4000c8c8 	andmi	ip, r0, r8, asr #17
4000c3a8:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3ac:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3b0:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3b4:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3b8:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3bc:	4000c878 	andmi	ip, r0, r8, ror r8
4000c3c0:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3c4:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3c8:	4000c82c 	andmi	ip, r0, ip, lsr #16
4000c3cc:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3d0:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3d4:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3d8:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3dc:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3e0:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3e4:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3e8:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3ec:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3f0:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c3f4:	4000c7f0 	strdmi	ip, [r0], -r0
4000c3f8:	4000ca00 	andmi	ip, r0, r0, lsl #20
4000c3fc:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c400:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c404:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c408:	4000c9ec 	andmi	ip, r0, ip, ror #19
4000c40c:	4000ca00 	andmi	ip, r0, r0, lsl #20
4000c410:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c414:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c418:	4000c9bc 			; <UNDEFINED> instruction: 0x4000c9bc
4000c41c:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c420:	4000c984 	andmi	ip, r0, r4, lsl #19
4000c424:	4000c6e4 	andmi	ip, r0, r4, ror #13
4000c428:	4000c714 	andmi	ip, r0, r4, lsl r7
4000c42c:	4000cad4 	ldrdmi	ip, [r0], -r4
4000c430:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c434:	4000ca70 	andmi	ip, r0, r0, ror sl
4000c438:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c43c:	4000c47c 	andmi	ip, r0, ip, ror r4
4000c440:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c444:	4000cb58 	andmi	ip, r0, r8, asr fp
4000c448:	4000c768 	andmi	ip, r0, r8, ror #14
4000c44c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c450:	e5940000 	ldr	r0, [r4]
4000c454:	e3500000 	cmp	r0, #0
4000c458:	e2843004 	add	r3, r4, #4
4000c45c:	aa000313 	bge	4000d0b0 <_svfiprintf_r+0xef0>
4000c460:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c464:	e2600000 	rsb	r0, r0, #0
4000c468:	e59d5008 	ldr	r5, [sp, #8]
4000c46c:	e3855004 	orr	r5, r5, #4
4000c470:	e58d5008 	str	r5, [sp, #8]
4000c474:	e5d73000 	ldrb	r3, [r7]
4000c478:	eaffff95 	b	4000c2d4 <_svfiprintf_r+0x114>
4000c47c:	e59d5008 	ldr	r5, [sp, #8]
4000c480:	e3150020 	tst	r5, #32
4000c484:	e58d0014 	str	r0, [sp, #20]
4000c488:	0a000101 	beq	4000c894 <_svfiprintf_r+0x6d4>
4000c48c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c490:	e28c3007 	add	r3, ip, #7
4000c494:	e3c33007 	bic	r3, r3, #7
4000c498:	e2834008 	add	r4, r3, #8
4000c49c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c4a0:	e8930030 	ldm	r3, {r4, r5}
4000c4a4:	e3a03001 	mov	r3, #1
4000c4a8:	e3a0b000 	mov	fp, #0
4000c4ac:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000c4b0:	e59dc00c 	ldr	ip, [sp, #12]
4000c4b4:	e35c0000 	cmp	ip, #0
4000c4b8:	a59dc008 	ldrge	ip, [sp, #8]
4000c4bc:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000c4c0:	a58dc008 	strge	ip, [sp, #8]
4000c4c4:	e1940005 	orrs	r0, r4, r5
4000c4c8:	e59dc00c 	ldr	ip, [sp, #12]
4000c4cc:	03a02000 	moveq	r2, #0
4000c4d0:	13a02001 	movne	r2, #1
4000c4d4:	e35c0000 	cmp	ip, #0
4000c4d8:	13822001 	orrne	r2, r2, #1
4000c4dc:	e3520000 	cmp	r2, #0
4000c4e0:	0a000251 	beq	4000ce2c <_svfiprintf_r+0xc6c>
4000c4e4:	e3530001 	cmp	r3, #1
4000c4e8:	0a0002d6 	beq	4000d048 <_svfiprintf_r+0xe88>
4000c4ec:	e3530002 	cmp	r3, #2
4000c4f0:	e28d207f 	add	r2, sp, #127	; 0x7f
4000c4f4:	1a000061 	bne	4000c680 <_svfiprintf_r+0x4c0>
4000c4f8:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000c4fc:	e1a03224 	lsr	r3, r4, #4
4000c500:	e204c00f 	and	ip, r4, #15
4000c504:	e1833e05 	orr	r3, r3, r5, lsl #28
4000c508:	e1a01225 	lsr	r1, r5, #4
4000c50c:	e1a04003 	mov	r4, r3
4000c510:	e1a05001 	mov	r5, r1
4000c514:	e7d0300c 	ldrb	r3, [r0, ip]
4000c518:	e194c005 	orrs	ip, r4, r5
4000c51c:	e1a09002 	mov	r9, r2
4000c520:	e5c23000 	strb	r3, [r2]
4000c524:	e2422001 	sub	r2, r2, #1
4000c528:	1afffff3 	bne	4000c4fc <_svfiprintf_r+0x33c>
4000c52c:	e59d5004 	ldr	r5, [sp, #4]
4000c530:	e0694005 	rsb	r4, r9, r5
4000c534:	e59d500c 	ldr	r5, [sp, #12]
4000c538:	e1550004 	cmp	r5, r4
4000c53c:	b1a05004 	movlt	r5, r4
4000c540:	e35b0000 	cmp	fp, #0
4000c544:	e58d5010 	str	r5, [sp, #16]
4000c548:	12855001 	addne	r5, r5, #1
4000c54c:	158d5010 	strne	r5, [sp, #16]
4000c550:	e59dc008 	ldr	ip, [sp, #8]
4000c554:	e21cc002 	ands	ip, ip, #2
4000c558:	159d3010 	ldrne	r3, [sp, #16]
4000c55c:	e59d5008 	ldr	r5, [sp, #8]
4000c560:	12833002 	addne	r3, r3, #2
4000c564:	158d3010 	strne	r3, [sp, #16]
4000c568:	e2155084 	ands	r5, r5, #132	; 0x84
4000c56c:	e58dc01c 	str	ip, [sp, #28]
4000c570:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000c574:	1a000182 	bne	4000cb84 <_svfiprintf_r+0x9c4>
4000c578:	e28d3010 	add	r3, sp, #16
4000c57c:	e8931008 	ldm	r3, {r3, ip}
4000c580:	e063500c 	rsb	r5, r3, ip
4000c584:	e3550000 	cmp	r5, #0
4000c588:	da00017d 	ble	4000cb84 <_svfiprintf_r+0x9c4>
4000c58c:	e3550010 	cmp	r5, #16
4000c590:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000d1d0 <_svfiprintf_r+0x1010>
4000c594:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c598:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c59c:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000c5a0:	da000022 	ble	4000c630 <_svfiprintf_r+0x470>
4000c5a4:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000d1d0 <_svfiprintf_r+0x1010>
4000c5a8:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000c5ac:	e1a00006 	mov	r0, r6
4000c5b0:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000c5b4:	e1a06005 	mov	r6, r5
4000c5b8:	e3a0b010 	mov	fp, #16
4000c5bc:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000c5c0:	e59d5018 	ldr	r5, [sp, #24]
4000c5c4:	ea000002 	b	4000c5d4 <_svfiprintf_r+0x414>
4000c5c8:	e2466010 	sub	r6, r6, #16
4000c5cc:	e3560010 	cmp	r6, #16
4000c5d0:	da000013 	ble	4000c624 <_svfiprintf_r+0x464>
4000c5d4:	e2822001 	add	r2, r2, #1
4000c5d8:	e3520007 	cmp	r2, #7
4000c5dc:	e2811010 	add	r1, r1, #16
4000c5e0:	e8800c00 	stm	r0, {sl, fp}
4000c5e4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c5e8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c5ec:	d2800008 	addle	r0, r0, #8
4000c5f0:	dafffff4 	ble	4000c5c8 <_svfiprintf_r+0x408>
4000c5f4:	e1a00004 	mov	r0, r4
4000c5f8:	e1a01005 	mov	r1, r5
4000c5fc:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c600:	ebfffe83 	bl	4000c014 <__ssprint_r>
4000c604:	e3500000 	cmp	r0, #0
4000c608:	1a00021a 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000c60c:	e2466010 	sub	r6, r6, #16
4000c610:	e3560010 	cmp	r6, #16
4000c614:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c618:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c61c:	e28d0080 	add	r0, sp, #128	; 0x80
4000c620:	caffffeb 	bgt	4000c5d4 <_svfiprintf_r+0x414>
4000c624:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000c628:	e1a05006 	mov	r5, r6
4000c62c:	e1a06000 	mov	r6, r0
4000c630:	e2822001 	add	r2, r2, #1
4000c634:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000c638:	e3520007 	cmp	r2, #7
4000c63c:	e0851001 	add	r1, r5, r1
4000c640:	e586c000 	str	ip, [r6]
4000c644:	e5865004 	str	r5, [r6, #4]
4000c648:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c64c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c650:	d2866008 	addle	r6, r6, #8
4000c654:	da00014c 	ble	4000cb8c <_svfiprintf_r+0x9cc>
4000c658:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c65c:	e59d1018 	ldr	r1, [sp, #24]
4000c660:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c664:	ebfffe6a 	bl	4000c014 <__ssprint_r>
4000c668:	e3500000 	cmp	r0, #0
4000c66c:	1a000201 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000c670:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c674:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c678:	e28d6080 	add	r6, sp, #128	; 0x80
4000c67c:	ea000142 	b	4000cb8c <_svfiprintf_r+0x9cc>
4000c680:	e1a031a4 	lsr	r3, r4, #3
4000c684:	e1833e85 	orr	r3, r3, r5, lsl #29
4000c688:	e1a001a5 	lsr	r0, r5, #3
4000c68c:	e2041007 	and	r1, r4, #7
4000c690:	e1a05000 	mov	r5, r0
4000c694:	e1a04003 	mov	r4, r3
4000c698:	e1940005 	orrs	r0, r4, r5
4000c69c:	e2813030 	add	r3, r1, #48	; 0x30
4000c6a0:	e1a09002 	mov	r9, r2
4000c6a4:	e5c23000 	strb	r3, [r2]
4000c6a8:	e2422001 	sub	r2, r2, #1
4000c6ac:	1afffff3 	bne	4000c680 <_svfiprintf_r+0x4c0>
4000c6b0:	e59d4008 	ldr	r4, [sp, #8]
4000c6b4:	e3140001 	tst	r4, #1
4000c6b8:	e1a01009 	mov	r1, r9
4000c6bc:	0affff9a 	beq	4000c52c <_svfiprintf_r+0x36c>
4000c6c0:	e3530030 	cmp	r3, #48	; 0x30
4000c6c4:	059dc004 	ldreq	ip, [sp, #4]
4000c6c8:	159d5004 	ldrne	r5, [sp, #4]
4000c6cc:	11a09002 	movne	r9, r2
4000c6d0:	13a03030 	movne	r3, #48	; 0x30
4000c6d4:	0069400c 	rsbeq	r4, r9, ip
4000c6d8:	10694005 	rsbne	r4, r9, r5
4000c6dc:	15413001 	strbne	r3, [r1, #-1]
4000c6e0:	eaffff93 	b	4000c534 <_svfiprintf_r+0x374>
4000c6e4:	e59dc008 	ldr	ip, [sp, #8]
4000c6e8:	e21c3020 	ands	r3, ip, #32
4000c6ec:	e58d0014 	str	r0, [sp, #20]
4000c6f0:	0a00007b 	beq	4000c8e4 <_svfiprintf_r+0x724>
4000c6f4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c6f8:	e2843007 	add	r3, r4, #7
4000c6fc:	e3c33007 	bic	r3, r3, #7
4000c700:	e2835008 	add	r5, r3, #8
4000c704:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c708:	e8930030 	ldm	r3, {r4, r5}
4000c70c:	e3a03000 	mov	r3, #0
4000c710:	eaffff64 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000c714:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c718:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000c71c:	e59d5008 	ldr	r5, [sp, #8]
4000c720:	e28cc004 	add	ip, ip, #4
4000c724:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c728:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000d1d4 <_svfiprintf_r+0x1014>
4000c72c:	e3855002 	orr	r5, r5, #2
4000c730:	e5934000 	ldr	r4, [r3]
4000c734:	e3a02030 	mov	r2, #48	; 0x30
4000c738:	e3a03078 	mov	r3, #120	; 0x78
4000c73c:	e58d5008 	str	r5, [sp, #8]
4000c740:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000c744:	e58d0014 	str	r0, [sp, #20]
4000c748:	e3a05000 	mov	r5, #0
4000c74c:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000c750:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000c754:	e3a03002 	mov	r3, #2
4000c758:	eaffff52 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000c75c:	e5d73000 	ldrb	r3, [r7]
4000c760:	e3a0102b 	mov	r1, #43	; 0x2b
4000c764:	eafffeda 	b	4000c2d4 <_svfiprintf_r+0x114>
4000c768:	e59d5008 	ldr	r5, [sp, #8]
4000c76c:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000d1d4 <_svfiprintf_r+0x1014>
4000c770:	e3150020 	tst	r5, #32
4000c774:	e58d0014 	str	r0, [sp, #20]
4000c778:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c77c:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000c780:	0a000030 	beq	4000c848 <_svfiprintf_r+0x688>
4000c784:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c788:	e28c2007 	add	r2, ip, #7
4000c78c:	e3c22007 	bic	r2, r2, #7
4000c790:	e2824008 	add	r4, r2, #8
4000c794:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c798:	e8920030 	ldm	r2, {r4, r5}
4000c79c:	e59dc008 	ldr	ip, [sp, #8]
4000c7a0:	e31c0001 	tst	ip, #1
4000c7a4:	0a0000e9 	beq	4000cb50 <_svfiprintf_r+0x990>
4000c7a8:	e1940005 	orrs	r0, r4, r5
4000c7ac:	0a0000e7 	beq	4000cb50 <_svfiprintf_r+0x990>
4000c7b0:	e3a02030 	mov	r2, #48	; 0x30
4000c7b4:	e38cc002 	orr	ip, ip, #2
4000c7b8:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000c7bc:	e58dc008 	str	ip, [sp, #8]
4000c7c0:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000c7c4:	e3a03002 	mov	r3, #2
4000c7c8:	eaffff36 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000c7cc:	e3510000 	cmp	r1, #0
4000c7d0:	e5d73000 	ldrb	r3, [r7]
4000c7d4:	03a01020 	moveq	r1, #32
4000c7d8:	eafffebd 	b	4000c2d4 <_svfiprintf_r+0x114>
4000c7dc:	e59dc008 	ldr	ip, [sp, #8]
4000c7e0:	e38cc001 	orr	ip, ip, #1
4000c7e4:	e58dc008 	str	ip, [sp, #8]
4000c7e8:	e5d73000 	ldrb	r3, [r7]
4000c7ec:	eafffeb8 	b	4000c2d4 <_svfiprintf_r+0x114>
4000c7f0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000c7f4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c7f8:	e5932000 	ldr	r2, [r3]
4000c7fc:	e3a04001 	mov	r4, #1
4000c800:	e3a03000 	mov	r3, #0
4000c804:	e2855004 	add	r5, r5, #4
4000c808:	e58d0014 	str	r0, [sp, #20]
4000c80c:	e58d4010 	str	r4, [sp, #16]
4000c810:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000c814:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c818:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000c81c:	e28d9058 	add	r9, sp, #88	; 0x58
4000c820:	e3a05000 	mov	r5, #0
4000c824:	e58d500c 	str	r5, [sp, #12]
4000c828:	eaffff48 	b	4000c550 <_svfiprintf_r+0x390>
4000c82c:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000d1d8 <_svfiprintf_r+0x1018>
4000c830:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000c834:	e59d5008 	ldr	r5, [sp, #8]
4000c838:	e3150020 	tst	r5, #32
4000c83c:	e58d0014 	str	r0, [sp, #20]
4000c840:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c844:	1affffce 	bne	4000c784 <_svfiprintf_r+0x5c4>
4000c848:	e59d5008 	ldr	r5, [sp, #8]
4000c84c:	e3150010 	tst	r5, #16
4000c850:	1a00022d 	bne	4000d10c <_svfiprintf_r+0xf4c>
4000c854:	e59d4008 	ldr	r4, [sp, #8]
4000c858:	e3140040 	tst	r4, #64	; 0x40
4000c85c:	0a00022a 	beq	4000d10c <_svfiprintf_r+0xf4c>
4000c860:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c864:	e1d540b0 	ldrh	r4, [r5]
4000c868:	e2855004 	add	r5, r5, #4
4000c86c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c870:	e3a05000 	mov	r5, #0
4000c874:	eaffffc8 	b	4000c79c <_svfiprintf_r+0x5dc>
4000c878:	e59d4008 	ldr	r4, [sp, #8]
4000c87c:	e3844010 	orr	r4, r4, #16
4000c880:	e58d4008 	str	r4, [sp, #8]
4000c884:	e59d5008 	ldr	r5, [sp, #8]
4000c888:	e3150020 	tst	r5, #32
4000c88c:	e58d0014 	str	r0, [sp, #20]
4000c890:	1afffefd 	bne	4000c48c <_svfiprintf_r+0x2cc>
4000c894:	e59d5008 	ldr	r5, [sp, #8]
4000c898:	e3150010 	tst	r5, #16
4000c89c:	1a000213 	bne	4000d0f0 <_svfiprintf_r+0xf30>
4000c8a0:	e59d4008 	ldr	r4, [sp, #8]
4000c8a4:	e3140040 	tst	r4, #64	; 0x40
4000c8a8:	0a000210 	beq	4000d0f0 <_svfiprintf_r+0xf30>
4000c8ac:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c8b0:	e1d540b0 	ldrh	r4, [r5]
4000c8b4:	e2855004 	add	r5, r5, #4
4000c8b8:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c8bc:	e3a03001 	mov	r3, #1
4000c8c0:	e3a05000 	mov	r5, #0
4000c8c4:	eafffef7 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000c8c8:	e59d5008 	ldr	r5, [sp, #8]
4000c8cc:	e3855010 	orr	r5, r5, #16
4000c8d0:	e58d5008 	str	r5, [sp, #8]
4000c8d4:	e59dc008 	ldr	ip, [sp, #8]
4000c8d8:	e21c3020 	ands	r3, ip, #32
4000c8dc:	e58d0014 	str	r0, [sp, #20]
4000c8e0:	1affff83 	bne	4000c6f4 <_svfiprintf_r+0x534>
4000c8e4:	e59dc008 	ldr	ip, [sp, #8]
4000c8e8:	e21c2010 	ands	r2, ip, #16
4000c8ec:	0a00020c 	beq	4000d124 <_svfiprintf_r+0xf64>
4000c8f0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c8f4:	e5954000 	ldr	r4, [r5]
4000c8f8:	e2855004 	add	r5, r5, #4
4000c8fc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c900:	e3a05000 	mov	r5, #0
4000c904:	eafffee7 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000c908:	e59dc008 	ldr	ip, [sp, #8]
4000c90c:	e38cc010 	orr	ip, ip, #16
4000c910:	e58dc008 	str	ip, [sp, #8]
4000c914:	e59d4008 	ldr	r4, [sp, #8]
4000c918:	e3140020 	tst	r4, #32
4000c91c:	e58d0014 	str	r0, [sp, #20]
4000c920:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c924:	0a00003a 	beq	4000ca14 <_svfiprintf_r+0x854>
4000c928:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c92c:	e2851007 	add	r1, r5, #7
4000c930:	e3c11007 	bic	r1, r1, #7
4000c934:	e891000c 	ldm	r1, {r2, r3}
4000c938:	e2811008 	add	r1, r1, #8
4000c93c:	e3520000 	cmp	r2, #0
4000c940:	e2d30000 	sbcs	r0, r3, #0
4000c944:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000c948:	e1a04002 	mov	r4, r2
4000c94c:	e1a05003 	mov	r5, r3
4000c950:	ba000040 	blt	4000ca58 <_svfiprintf_r+0x898>
4000c954:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c958:	e3a03001 	mov	r3, #1
4000c95c:	eafffed3 	b	4000c4b0 <_svfiprintf_r+0x2f0>
4000c960:	e2432030 	sub	r2, r3, #48	; 0x30
4000c964:	e3a00000 	mov	r0, #0
4000c968:	e4d73001 	ldrb	r3, [r7], #1
4000c96c:	e0800100 	add	r0, r0, r0, lsl #2
4000c970:	e0820080 	add	r0, r2, r0, lsl #1
4000c974:	e2432030 	sub	r2, r3, #48	; 0x30
4000c978:	e3520009 	cmp	r2, #9
4000c97c:	9afffff9 	bls	4000c968 <_svfiprintf_r+0x7a8>
4000c980:	eafffe54 	b	4000c2d8 <_svfiprintf_r+0x118>
4000c984:	e59d4008 	ldr	r4, [sp, #8]
4000c988:	e3140020 	tst	r4, #32
4000c98c:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c990:	1a0001f3 	bne	4000d164 <_svfiprintf_r+0xfa4>
4000c994:	e59dc008 	ldr	ip, [sp, #8]
4000c998:	e31c0010 	tst	ip, #16
4000c99c:	0a000201 	beq	4000d1a8 <_svfiprintf_r+0xfe8>
4000c9a0:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c9a4:	e59d5020 	ldr	r5, [sp, #32]
4000c9a8:	e5943000 	ldr	r3, [r4]
4000c9ac:	e2844004 	add	r4, r4, #4
4000c9b0:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c9b4:	e5835000 	str	r5, [r3]
4000c9b8:	eafffe1d 	b	4000c234 <_svfiprintf_r+0x74>
4000c9bc:	e5d73000 	ldrb	r3, [r7]
4000c9c0:	e353006c 	cmp	r3, #108	; 0x6c
4000c9c4:	059d4008 	ldreq	r4, [sp, #8]
4000c9c8:	159d5008 	ldrne	r5, [sp, #8]
4000c9cc:	e1a02007 	mov	r2, r7
4000c9d0:	03844020 	orreq	r4, r4, #32
4000c9d4:	13855010 	orrne	r5, r5, #16
4000c9d8:	02877001 	addeq	r7, r7, #1
4000c9dc:	058d4008 	streq	r4, [sp, #8]
4000c9e0:	05d23001 	ldrbeq	r3, [r2, #1]
4000c9e4:	158d5008 	strne	r5, [sp, #8]
4000c9e8:	eafffe39 	b	4000c2d4 <_svfiprintf_r+0x114>
4000c9ec:	e59dc008 	ldr	ip, [sp, #8]
4000c9f0:	e38cc040 	orr	ip, ip, #64	; 0x40
4000c9f4:	e58dc008 	str	ip, [sp, #8]
4000c9f8:	e5d73000 	ldrb	r3, [r7]
4000c9fc:	eafffe34 	b	4000c2d4 <_svfiprintf_r+0x114>
4000ca00:	e59d4008 	ldr	r4, [sp, #8]
4000ca04:	e3140020 	tst	r4, #32
4000ca08:	e58d0014 	str	r0, [sp, #20]
4000ca0c:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000ca10:	1affffc4 	bne	4000c928 <_svfiprintf_r+0x768>
4000ca14:	e59dc008 	ldr	ip, [sp, #8]
4000ca18:	e31c0010 	tst	ip, #16
4000ca1c:	1a0001cd 	bne	4000d158 <_svfiprintf_r+0xf98>
4000ca20:	e59d4008 	ldr	r4, [sp, #8]
4000ca24:	e3140040 	tst	r4, #64	; 0x40
4000ca28:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000ca2c:	0a0001ca 	beq	4000d15c <_svfiprintf_r+0xf9c>
4000ca30:	e1d540f0 	ldrsh	r4, [r5]
4000ca34:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000ca38:	e1a05fc4 	asr	r5, r4, #31
4000ca3c:	e1a02004 	mov	r2, r4
4000ca40:	e1a03005 	mov	r3, r5
4000ca44:	e28cc004 	add	ip, ip, #4
4000ca48:	e3520000 	cmp	r2, #0
4000ca4c:	e2d30000 	sbcs	r0, r3, #0
4000ca50:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000ca54:	aaffffbe 	bge	4000c954 <_svfiprintf_r+0x794>
4000ca58:	e3a0b02d 	mov	fp, #45	; 0x2d
4000ca5c:	e2744000 	rsbs	r4, r4, #0
4000ca60:	e2e55000 	rsc	r5, r5, #0
4000ca64:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000ca68:	e3a03001 	mov	r3, #1
4000ca6c:	eafffe8f 	b	4000c4b0 <_svfiprintf_r+0x2f0>
4000ca70:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000ca74:	e5949000 	ldr	r9, [r4]
4000ca78:	e3a0b000 	mov	fp, #0
4000ca7c:	e159000b 	cmp	r9, fp
4000ca80:	e58d0014 	str	r0, [sp, #20]
4000ca84:	e2845004 	add	r5, r4, #4
4000ca88:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000ca8c:	0a0001e5 	beq	4000d228 <_svfiprintf_r+0x1068>
4000ca90:	e59dc00c 	ldr	ip, [sp, #12]
4000ca94:	e35c0000 	cmp	ip, #0
4000ca98:	e1a00009 	mov	r0, r9
4000ca9c:	ba0001bb 	blt	4000d190 <_svfiprintf_r+0xfd0>
4000caa0:	e1a0100b 	mov	r1, fp
4000caa4:	e1a0200c 	mov	r2, ip
4000caa8:	ebfff8e6 	bl	4000ae48 <memchr>
4000caac:	e3500000 	cmp	r0, #0
4000cab0:	0a0001e4 	beq	4000d248 <_svfiprintf_r+0x1088>
4000cab4:	e59d400c 	ldr	r4, [sp, #12]
4000cab8:	e0690000 	rsb	r0, r9, r0
4000cabc:	e58db00c 	str	fp, [sp, #12]
4000cac0:	e1540000 	cmp	r4, r0
4000cac4:	a1a04000 	movge	r4, r0
4000cac8:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cacc:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000cad0:	eafffe97 	b	4000c534 <_svfiprintf_r+0x374>
4000cad4:	e59dc008 	ldr	ip, [sp, #8]
4000cad8:	e38cc020 	orr	ip, ip, #32
4000cadc:	e58dc008 	str	ip, [sp, #8]
4000cae0:	e5d73000 	ldrb	r3, [r7]
4000cae4:	eafffdfa 	b	4000c2d4 <_svfiprintf_r+0x114>
4000cae8:	e59d5008 	ldr	r5, [sp, #8]
4000caec:	e3855080 	orr	r5, r5, #128	; 0x80
4000caf0:	e58d5008 	str	r5, [sp, #8]
4000caf4:	e5d73000 	ldrb	r3, [r7]
4000caf8:	eafffdf5 	b	4000c2d4 <_svfiprintf_r+0x114>
4000cafc:	e5d73000 	ldrb	r3, [r7]
4000cb00:	e353002a 	cmp	r3, #42	; 0x2a
4000cb04:	e2874001 	add	r4, r7, #1
4000cb08:	0a0001d3 	beq	4000d25c <_svfiprintf_r+0x109c>
4000cb0c:	e2432030 	sub	r2, r3, #48	; 0x30
4000cb10:	e3520009 	cmp	r2, #9
4000cb14:	83a0c000 	movhi	ip, #0
4000cb18:	81a07004 	movhi	r7, r4
4000cb1c:	858dc00c 	strhi	ip, [sp, #12]
4000cb20:	8afffdec 	bhi	4000c2d8 <_svfiprintf_r+0x118>
4000cb24:	e3a0c000 	mov	ip, #0
4000cb28:	e4d43001 	ldrb	r3, [r4], #1
4000cb2c:	e08cc10c 	add	ip, ip, ip, lsl #2
4000cb30:	e082c08c 	add	ip, r2, ip, lsl #1
4000cb34:	e2432030 	sub	r2, r3, #48	; 0x30
4000cb38:	e3520009 	cmp	r2, #9
4000cb3c:	9afffff9 	bls	4000cb28 <_svfiprintf_r+0x968>
4000cb40:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000cb44:	e58dc00c 	str	ip, [sp, #12]
4000cb48:	e1a07004 	mov	r7, r4
4000cb4c:	eafffde1 	b	4000c2d8 <_svfiprintf_r+0x118>
4000cb50:	e3a03002 	mov	r3, #2
4000cb54:	eafffe53 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000cb58:	e3530000 	cmp	r3, #0
4000cb5c:	e58d0014 	str	r0, [sp, #20]
4000cb60:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000cb64:	0a0000bd 	beq	4000ce60 <_svfiprintf_r+0xca0>
4000cb68:	e3a02000 	mov	r2, #0
4000cb6c:	e3a04001 	mov	r4, #1
4000cb70:	e58d4010 	str	r4, [sp, #16]
4000cb74:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000cb78:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000cb7c:	e28d9058 	add	r9, sp, #88	; 0x58
4000cb80:	eaffff26 	b	4000c820 <_svfiprintf_r+0x660>
4000cb84:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cb88:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cb8c:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000cb90:	e3530000 	cmp	r3, #0
4000cb94:	0a000009 	beq	4000cbc0 <_svfiprintf_r+0xa00>
4000cb98:	e2822001 	add	r2, r2, #1
4000cb9c:	e3520007 	cmp	r2, #7
4000cba0:	e2811001 	add	r1, r1, #1
4000cba4:	e28d0047 	add	r0, sp, #71	; 0x47
4000cba8:	e3a03001 	mov	r3, #1
4000cbac:	e8860009 	stm	r6, {r0, r3}
4000cbb0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cbb4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cbb8:	d2866008 	addle	r6, r6, #8
4000cbbc:	ca00010d 	bgt	4000cff8 <_svfiprintf_r+0xe38>
4000cbc0:	e59d301c 	ldr	r3, [sp, #28]
4000cbc4:	e3530000 	cmp	r3, #0
4000cbc8:	0a000009 	beq	4000cbf4 <_svfiprintf_r+0xa34>
4000cbcc:	e2822001 	add	r2, r2, #1
4000cbd0:	e3520007 	cmp	r2, #7
4000cbd4:	e2811002 	add	r1, r1, #2
4000cbd8:	e28d0048 	add	r0, sp, #72	; 0x48
4000cbdc:	e3a03002 	mov	r3, #2
4000cbe0:	e8860009 	stm	r6, {r0, r3}
4000cbe4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cbe8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cbec:	d2866008 	addle	r6, r6, #8
4000cbf0:	ca00010a 	bgt	4000d020 <_svfiprintf_r+0xe60>
4000cbf4:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000cbf8:	e3550080 	cmp	r5, #128	; 0x80
4000cbfc:	0a0000a5 	beq	4000ce98 <_svfiprintf_r+0xcd8>
4000cc00:	e59dc00c 	ldr	ip, [sp, #12]
4000cc04:	e064500c 	rsb	r5, r4, ip
4000cc08:	e3550000 	cmp	r5, #0
4000cc0c:	da000038 	ble	4000ccf4 <_svfiprintf_r+0xb34>
4000cc10:	e3550010 	cmp	r5, #16
4000cc14:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000d1dc <_svfiprintf_r+0x101c>
4000cc18:	d58d301c 	strle	r3, [sp, #28]
4000cc1c:	da000022 	ble	4000ccac <_svfiprintf_r+0xaec>
4000cc20:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000d1dc <_svfiprintf_r+0x101c>
4000cc24:	e58d400c 	str	r4, [sp, #12]
4000cc28:	e1a00006 	mov	r0, r6
4000cc2c:	e58dc01c 	str	ip, [sp, #28]
4000cc30:	e1a06005 	mov	r6, r5
4000cc34:	e3a0b010 	mov	fp, #16
4000cc38:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000cc3c:	e59d5018 	ldr	r5, [sp, #24]
4000cc40:	ea000002 	b	4000cc50 <_svfiprintf_r+0xa90>
4000cc44:	e2466010 	sub	r6, r6, #16
4000cc48:	e3560010 	cmp	r6, #16
4000cc4c:	da000013 	ble	4000cca0 <_svfiprintf_r+0xae0>
4000cc50:	e2822001 	add	r2, r2, #1
4000cc54:	e3520007 	cmp	r2, #7
4000cc58:	e2811010 	add	r1, r1, #16
4000cc5c:	e8800900 	stm	r0, {r8, fp}
4000cc60:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cc64:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cc68:	d2800008 	addle	r0, r0, #8
4000cc6c:	dafffff4 	ble	4000cc44 <_svfiprintf_r+0xa84>
4000cc70:	e1a00004 	mov	r0, r4
4000cc74:	e1a01005 	mov	r1, r5
4000cc78:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cc7c:	ebfffce4 	bl	4000c014 <__ssprint_r>
4000cc80:	e3500000 	cmp	r0, #0
4000cc84:	1a00007b 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000cc88:	e2466010 	sub	r6, r6, #16
4000cc8c:	e3560010 	cmp	r6, #16
4000cc90:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cc94:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cc98:	e28d0080 	add	r0, sp, #128	; 0x80
4000cc9c:	caffffeb 	bgt	4000cc50 <_svfiprintf_r+0xa90>
4000cca0:	e59d400c 	ldr	r4, [sp, #12]
4000cca4:	e1a05006 	mov	r5, r6
4000cca8:	e1a06000 	mov	r6, r0
4000ccac:	e2822001 	add	r2, r2, #1
4000ccb0:	e59d301c 	ldr	r3, [sp, #28]
4000ccb4:	e3520007 	cmp	r2, #7
4000ccb8:	e0811005 	add	r1, r1, r5
4000ccbc:	e8860028 	stm	r6, {r3, r5}
4000ccc0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000ccc4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000ccc8:	d2866008 	addle	r6, r6, #8
4000cccc:	da000008 	ble	4000ccf4 <_svfiprintf_r+0xb34>
4000ccd0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000ccd4:	e59d1018 	ldr	r1, [sp, #24]
4000ccd8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000ccdc:	ebfffccc 	bl	4000c014 <__ssprint_r>
4000cce0:	e3500000 	cmp	r0, #0
4000cce4:	1a000063 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000cce8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000ccec:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000ccf0:	e28d6080 	add	r6, sp, #128	; 0x80
4000ccf4:	e2822001 	add	r2, r2, #1
4000ccf8:	e3520007 	cmp	r2, #7
4000ccfc:	e0811004 	add	r1, r1, r4
4000cd00:	e5869000 	str	r9, [r6]
4000cd04:	e5864004 	str	r4, [r6, #4]
4000cd08:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cd0c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cd10:	d2866008 	addle	r6, r6, #8
4000cd14:	ca00009f 	bgt	4000cf98 <_svfiprintf_r+0xdd8>
4000cd18:	e59d4008 	ldr	r4, [sp, #8]
4000cd1c:	e3140004 	tst	r4, #4
4000cd20:	0a00002f 	beq	4000cde4 <_svfiprintf_r+0xc24>
4000cd24:	e59d5014 	ldr	r5, [sp, #20]
4000cd28:	e59dc010 	ldr	ip, [sp, #16]
4000cd2c:	e06c4005 	rsb	r4, ip, r5
4000cd30:	e3540000 	cmp	r4, #0
4000cd34:	da00002a 	ble	4000cde4 <_svfiprintf_r+0xc24>
4000cd38:	e3540010 	cmp	r4, #16
4000cd3c:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000d1d0 <_svfiprintf_r+0x1010>
4000cd40:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000cd44:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000cd48:	da00001d 	ble	4000cdc4 <_svfiprintf_r+0xc04>
4000cd4c:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000d1d0 <_svfiprintf_r+0x1010>
4000cd50:	e3a05010 	mov	r5, #16
4000cd54:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000cd58:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000cd5c:	e59db018 	ldr	fp, [sp, #24]
4000cd60:	ea000002 	b	4000cd70 <_svfiprintf_r+0xbb0>
4000cd64:	e2444010 	sub	r4, r4, #16
4000cd68:	e3540010 	cmp	r4, #16
4000cd6c:	da000014 	ble	4000cdc4 <_svfiprintf_r+0xc04>
4000cd70:	e2833001 	add	r3, r3, #1
4000cd74:	e3530007 	cmp	r3, #7
4000cd78:	e2811010 	add	r1, r1, #16
4000cd7c:	e586a000 	str	sl, [r6]
4000cd80:	e5865004 	str	r5, [r6, #4]
4000cd84:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000cd88:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cd8c:	d2866008 	addle	r6, r6, #8
4000cd90:	dafffff3 	ble	4000cd64 <_svfiprintf_r+0xba4>
4000cd94:	e1a00009 	mov	r0, r9
4000cd98:	e1a0100b 	mov	r1, fp
4000cd9c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cda0:	ebfffc9b 	bl	4000c014 <__ssprint_r>
4000cda4:	e3500000 	cmp	r0, #0
4000cda8:	1a000032 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000cdac:	e2444010 	sub	r4, r4, #16
4000cdb0:	e3540010 	cmp	r4, #16
4000cdb4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cdb8:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000cdbc:	e28d6080 	add	r6, sp, #128	; 0x80
4000cdc0:	caffffea 	bgt	4000cd70 <_svfiprintf_r+0xbb0>
4000cdc4:	e2833001 	add	r3, r3, #1
4000cdc8:	e3530007 	cmp	r3, #7
4000cdcc:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000cdd0:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000cdd4:	e0811004 	add	r1, r1, r4
4000cdd8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cddc:	e8860018 	stm	r6, {r3, r4}
4000cde0:	ca0000b5 	bgt	4000d0bc <_svfiprintf_r+0xefc>
4000cde4:	e28d5010 	add	r5, sp, #16
4000cde8:	e59d4020 	ldr	r4, [sp, #32]
4000cdec:	e8951020 	ldm	r5, {r5, ip}
4000cdf0:	e155000c 	cmp	r5, ip
4000cdf4:	a0844005 	addge	r4, r4, r5
4000cdf8:	b084400c 	addlt	r4, r4, ip
4000cdfc:	e3510000 	cmp	r1, #0
4000ce00:	e58d4020 	str	r4, [sp, #32]
4000ce04:	1a00006c 	bne	4000cfbc <_svfiprintf_r+0xdfc>
4000ce08:	e3a03000 	mov	r3, #0
4000ce0c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000ce10:	e5d73000 	ldrb	r3, [r7]
4000ce14:	e3530000 	cmp	r3, #0
4000ce18:	13530025 	cmpne	r3, #37	; 0x25
4000ce1c:	e28d6080 	add	r6, sp, #128	; 0x80
4000ce20:	1afffd07 	bne	4000c244 <_svfiprintf_r+0x84>
4000ce24:	e1a04007 	mov	r4, r7
4000ce28:	eafffd1c 	b	4000c2a0 <_svfiprintf_r+0xe0>
4000ce2c:	e3530000 	cmp	r3, #0
4000ce30:	11a04002 	movne	r4, r2
4000ce34:	128d9080 	addne	r9, sp, #128	; 0x80
4000ce38:	1afffdbd 	bne	4000c534 <_svfiprintf_r+0x374>
4000ce3c:	e59dc008 	ldr	ip, [sp, #8]
4000ce40:	e31c0001 	tst	ip, #1
4000ce44:	13a03030 	movne	r3, #48	; 0x30
4000ce48:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000ce4c:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000ce50:	128d907f 	addne	r9, sp, #127	; 0x7f
4000ce54:	01a04003 	moveq	r4, r3
4000ce58:	028d9080 	addeq	r9, sp, #128	; 0x80
4000ce5c:	eafffdb4 	b	4000c534 <_svfiprintf_r+0x374>
4000ce60:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000ce64:	e3530000 	cmp	r3, #0
4000ce68:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000ce6c:	159d1018 	ldrne	r1, [sp, #24]
4000ce70:	128d204c 	addne	r2, sp, #76	; 0x4c
4000ce74:	1bfffc66 	blne	4000c014 <__ssprint_r>
4000ce78:	e59d4018 	ldr	r4, [sp, #24]
4000ce7c:	e1d430bc 	ldrh	r3, [r4, #12]
4000ce80:	e59d0020 	ldr	r0, [sp, #32]
4000ce84:	e3130040 	tst	r3, #64	; 0x40
4000ce88:	13e00000 	mvnne	r0, #0
4000ce8c:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000ce90:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ce94:	e12fff1e 	bx	lr
4000ce98:	e28d3010 	add	r3, sp, #16
4000ce9c:	e8931008 	ldm	r3, {r3, ip}
4000cea0:	e063500c 	rsb	r5, r3, ip
4000cea4:	e3550000 	cmp	r5, #0
4000cea8:	daffff54 	ble	4000cc00 <_svfiprintf_r+0xa40>
4000ceac:	e3550010 	cmp	r5, #16
4000ceb0:	d59fc324 	ldrle	ip, [pc, #804]	; 4000d1dc <_svfiprintf_r+0x101c>
4000ceb4:	d58dc01c 	strle	ip, [sp, #28]
4000ceb8:	da000022 	ble	4000cf48 <_svfiprintf_r+0xd88>
4000cebc:	e59f3318 	ldr	r3, [pc, #792]	; 4000d1dc <_svfiprintf_r+0x101c>
4000cec0:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000cec4:	e1a00006 	mov	r0, r6
4000cec8:	e58d301c 	str	r3, [sp, #28]
4000cecc:	e1a06005 	mov	r6, r5
4000ced0:	e3a0b010 	mov	fp, #16
4000ced4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000ced8:	e59d5018 	ldr	r5, [sp, #24]
4000cedc:	ea000002 	b	4000ceec <_svfiprintf_r+0xd2c>
4000cee0:	e2466010 	sub	r6, r6, #16
4000cee4:	e3560010 	cmp	r6, #16
4000cee8:	da000013 	ble	4000cf3c <_svfiprintf_r+0xd7c>
4000ceec:	e2822001 	add	r2, r2, #1
4000cef0:	e3520007 	cmp	r2, #7
4000cef4:	e2811010 	add	r1, r1, #16
4000cef8:	e8800900 	stm	r0, {r8, fp}
4000cefc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cf00:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cf04:	d2800008 	addle	r0, r0, #8
4000cf08:	dafffff4 	ble	4000cee0 <_svfiprintf_r+0xd20>
4000cf0c:	e1a00004 	mov	r0, r4
4000cf10:	e1a01005 	mov	r1, r5
4000cf14:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cf18:	ebfffc3d 	bl	4000c014 <__ssprint_r>
4000cf1c:	e3500000 	cmp	r0, #0
4000cf20:	1affffd4 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000cf24:	e2466010 	sub	r6, r6, #16
4000cf28:	e3560010 	cmp	r6, #16
4000cf2c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cf30:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cf34:	e28d0080 	add	r0, sp, #128	; 0x80
4000cf38:	caffffeb 	bgt	4000ceec <_svfiprintf_r+0xd2c>
4000cf3c:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000cf40:	e1a05006 	mov	r5, r6
4000cf44:	e1a06000 	mov	r6, r0
4000cf48:	e2822001 	add	r2, r2, #1
4000cf4c:	e59dc01c 	ldr	ip, [sp, #28]
4000cf50:	e3520007 	cmp	r2, #7
4000cf54:	e0811005 	add	r1, r1, r5
4000cf58:	e586c000 	str	ip, [r6]
4000cf5c:	e5865004 	str	r5, [r6, #4]
4000cf60:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cf64:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cf68:	d2866008 	addle	r6, r6, #8
4000cf6c:	daffff23 	ble	4000cc00 <_svfiprintf_r+0xa40>
4000cf70:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000cf74:	e59d1018 	ldr	r1, [sp, #24]
4000cf78:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cf7c:	ebfffc24 	bl	4000c014 <__ssprint_r>
4000cf80:	e3500000 	cmp	r0, #0
4000cf84:	1affffbb 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000cf88:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cf8c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cf90:	e28d6080 	add	r6, sp, #128	; 0x80
4000cf94:	eaffff19 	b	4000cc00 <_svfiprintf_r+0xa40>
4000cf98:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000cf9c:	e59d1018 	ldr	r1, [sp, #24]
4000cfa0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cfa4:	ebfffc1a 	bl	4000c014 <__ssprint_r>
4000cfa8:	e3500000 	cmp	r0, #0
4000cfac:	1affffb1 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000cfb0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cfb4:	e28d6080 	add	r6, sp, #128	; 0x80
4000cfb8:	eaffff56 	b	4000cd18 <_svfiprintf_r+0xb58>
4000cfbc:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000cfc0:	e59d1018 	ldr	r1, [sp, #24]
4000cfc4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cfc8:	ebfffc11 	bl	4000c014 <__ssprint_r>
4000cfcc:	e3500000 	cmp	r0, #0
4000cfd0:	0affff8c 	beq	4000ce08 <_svfiprintf_r+0xc48>
4000cfd4:	eaffffa7 	b	4000ce78 <_svfiprintf_r+0xcb8>
4000cfd8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000cfdc:	e59d1018 	ldr	r1, [sp, #24]
4000cfe0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cfe4:	ebfffc0a 	bl	4000c014 <__ssprint_r>
4000cfe8:	e3500000 	cmp	r0, #0
4000cfec:	1affffa1 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000cff0:	e28d6080 	add	r6, sp, #128	; 0x80
4000cff4:	eafffca6 	b	4000c294 <_svfiprintf_r+0xd4>
4000cff8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000cffc:	e59d1018 	ldr	r1, [sp, #24]
4000d000:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d004:	ebfffc02 	bl	4000c014 <__ssprint_r>
4000d008:	e3500000 	cmp	r0, #0
4000d00c:	1affff99 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000d010:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d014:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d018:	e28d6080 	add	r6, sp, #128	; 0x80
4000d01c:	eafffee7 	b	4000cbc0 <_svfiprintf_r+0xa00>
4000d020:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d024:	e59d1018 	ldr	r1, [sp, #24]
4000d028:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d02c:	ebfffbf8 	bl	4000c014 <__ssprint_r>
4000d030:	e3500000 	cmp	r0, #0
4000d034:	1affff8f 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000d038:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d03c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d040:	e28d6080 	add	r6, sp, #128	; 0x80
4000d044:	eafffeea 	b	4000cbf4 <_svfiprintf_r+0xa34>
4000d048:	e3550000 	cmp	r5, #0
4000d04c:	03540009 	cmpeq	r4, #9
4000d050:	9a000021 	bls	4000d0dc <_svfiprintf_r+0xf1c>
4000d054:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000d058:	e58d6010 	str	r6, [sp, #16]
4000d05c:	e1a0600c 	mov	r6, ip
4000d060:	e1a00004 	mov	r0, r4
4000d064:	e1a01005 	mov	r1, r5
4000d068:	e3a0200a 	mov	r2, #10
4000d06c:	e3a03000 	mov	r3, #0
4000d070:	eb000572 	bl	4000e640 <__aeabi_uldivmod>
4000d074:	e2822030 	add	r2, r2, #48	; 0x30
4000d078:	e5c62000 	strb	r2, [r6]
4000d07c:	e1a00004 	mov	r0, r4
4000d080:	e1a01005 	mov	r1, r5
4000d084:	e3a0200a 	mov	r2, #10
4000d088:	e3a03000 	mov	r3, #0
4000d08c:	eb00056b 	bl	4000e640 <__aeabi_uldivmod>
4000d090:	e1a04000 	mov	r4, r0
4000d094:	e1a05001 	mov	r5, r1
4000d098:	e194c005 	orrs	ip, r4, r5
4000d09c:	e1a09006 	mov	r9, r6
4000d0a0:	e2466001 	sub	r6, r6, #1
4000d0a4:	1affffed 	bne	4000d060 <_svfiprintf_r+0xea0>
4000d0a8:	e59d6010 	ldr	r6, [sp, #16]
4000d0ac:	eafffd1e 	b	4000c52c <_svfiprintf_r+0x36c>
4000d0b0:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000d0b4:	e5d73000 	ldrb	r3, [r7]
4000d0b8:	eafffc85 	b	4000c2d4 <_svfiprintf_r+0x114>
4000d0bc:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d0c0:	e59d1018 	ldr	r1, [sp, #24]
4000d0c4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d0c8:	ebfffbd1 	bl	4000c014 <__ssprint_r>
4000d0cc:	e3500000 	cmp	r0, #0
4000d0d0:	1affff68 	bne	4000ce78 <_svfiprintf_r+0xcb8>
4000d0d4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d0d8:	eaffff41 	b	4000cde4 <_svfiprintf_r+0xc24>
4000d0dc:	e2844030 	add	r4, r4, #48	; 0x30
4000d0e0:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000d0e4:	e28d907f 	add	r9, sp, #127	; 0x7f
4000d0e8:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000d0ec:	eafffd10 	b	4000c534 <_svfiprintf_r+0x374>
4000d0f0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d0f4:	e59c4000 	ldr	r4, [ip]
4000d0f8:	e28cc004 	add	ip, ip, #4
4000d0fc:	e3a03001 	mov	r3, #1
4000d100:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d104:	e3a05000 	mov	r5, #0
4000d108:	eafffce6 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000d10c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d110:	e59c4000 	ldr	r4, [ip]
4000d114:	e28cc004 	add	ip, ip, #4
4000d118:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d11c:	e3a05000 	mov	r5, #0
4000d120:	eafffd9d 	b	4000c79c <_svfiprintf_r+0x5dc>
4000d124:	e59dc008 	ldr	ip, [sp, #8]
4000d128:	e21c3040 	ands	r3, ip, #64	; 0x40
4000d12c:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000d130:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000d134:	11d540b0 	ldrhne	r4, [r5]
4000d138:	059c4000 	ldreq	r4, [ip]
4000d13c:	12855004 	addne	r5, r5, #4
4000d140:	028cc004 	addeq	ip, ip, #4
4000d144:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000d148:	11a03002 	movne	r3, r2
4000d14c:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000d150:	e3a05000 	mov	r5, #0
4000d154:	eafffcd3 	b	4000c4a8 <_svfiprintf_r+0x2e8>
4000d158:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d15c:	e5954000 	ldr	r4, [r5]
4000d160:	eafffe33 	b	4000ca34 <_svfiprintf_r+0x874>
4000d164:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d168:	e59d4020 	ldr	r4, [sp, #32]
4000d16c:	e5951000 	ldr	r1, [r5]
4000d170:	e1a05fc4 	asr	r5, r4, #31
4000d174:	e1a03005 	mov	r3, r5
4000d178:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d17c:	e1a02004 	mov	r2, r4
4000d180:	e2855004 	add	r5, r5, #4
4000d184:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d188:	e881000c 	stm	r1, {r2, r3}
4000d18c:	eafffc28 	b	4000c234 <_svfiprintf_r+0x74>
4000d190:	e58db00c 	str	fp, [sp, #12]
4000d194:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d198:	ebffe721 	bl	40006e24 <strlen>
4000d19c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d1a0:	e1a04000 	mov	r4, r0
4000d1a4:	eafffce2 	b	4000c534 <_svfiprintf_r+0x374>
4000d1a8:	e59dc008 	ldr	ip, [sp, #8]
4000d1ac:	e31c0040 	tst	ip, #64	; 0x40
4000d1b0:	0a000015 	beq	4000d20c <_svfiprintf_r+0x104c>
4000d1b4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d1b8:	e59d5020 	ldr	r5, [sp, #32]
4000d1bc:	e5943000 	ldr	r3, [r4]
4000d1c0:	e2844004 	add	r4, r4, #4
4000d1c4:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000d1c8:	e1c350b0 	strh	r5, [r3]
4000d1cc:	eafffc18 	b	4000c234 <_svfiprintf_r+0x74>
4000d1d0:	40017590 	mulmi	r1, r0, r5
4000d1d4:	400177d0 	ldrdmi	r7, [r1], -r0
4000d1d8:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
4000d1dc:	400175a0 	andmi	r7, r1, r0, lsr #11
4000d1e0:	400177e4 	andmi	r7, r1, r4, ror #15
4000d1e4:	e3a01040 	mov	r1, #64	; 0x40
4000d1e8:	ebffe52f 	bl	400066ac <_malloc_r>
4000d1ec:	e3500000 	cmp	r0, #0
4000d1f0:	e5840000 	str	r0, [r4]
4000d1f4:	e5840010 	str	r0, [r4, #16]
4000d1f8:	0a000023 	beq	4000d28c <_svfiprintf_r+0x10cc>
4000d1fc:	e59dc018 	ldr	ip, [sp, #24]
4000d200:	e3a03040 	mov	r3, #64	; 0x40
4000d204:	e58c3014 	str	r3, [ip, #20]
4000d208:	eafffbf9 	b	4000c1f4 <_svfiprintf_r+0x34>
4000d20c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d210:	e59d4020 	ldr	r4, [sp, #32]
4000d214:	e59c3000 	ldr	r3, [ip]
4000d218:	e28cc004 	add	ip, ip, #4
4000d21c:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d220:	e5834000 	str	r4, [r3]
4000d224:	eafffc02 	b	4000c234 <_svfiprintf_r+0x74>
4000d228:	e59d400c 	ldr	r4, [sp, #12]
4000d22c:	e3540006 	cmp	r4, #6
4000d230:	23a04006 	movcs	r4, #6
4000d234:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d238:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000d23c:	e58d5010 	str	r5, [sp, #16]
4000d240:	e51f9068 	ldr	r9, [pc, #-104]	; 4000d1e0 <_svfiprintf_r+0x1020>
4000d244:	eafffd75 	b	4000c820 <_svfiprintf_r+0x660>
4000d248:	e59d400c 	ldr	r4, [sp, #12]
4000d24c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d250:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d254:	e58d000c 	str	r0, [sp, #12]
4000d258:	eafffcb5 	b	4000c534 <_svfiprintf_r+0x374>
4000d25c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d260:	e5955000 	ldr	r5, [r5]
4000d264:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d268:	e3550000 	cmp	r5, #0
4000d26c:	e5d73001 	ldrb	r3, [r7, #1]
4000d270:	e28c2004 	add	r2, ip, #4
4000d274:	e1a07004 	mov	r7, r4
4000d278:	b3e04000 	mvnlt	r4, #0
4000d27c:	e58d500c 	str	r5, [sp, #12]
4000d280:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000d284:	b58d400c 	strlt	r4, [sp, #12]
4000d288:	eafffc11 	b	4000c2d4 <_svfiprintf_r+0x114>
4000d28c:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000d290:	e3a0300c 	mov	r3, #12
4000d294:	e5853000 	str	r3, [r5]
4000d298:	e3e00000 	mvn	r0, #0
4000d29c:	eafffefa 	b	4000ce8c <_svfiprintf_r+0xccc>

4000d2a0 <_calloc_r>:
4000d2a0:	e92d4010 	push	{r4, lr}
4000d2a4:	e0010192 	mul	r1, r2, r1
4000d2a8:	ebffe4ff 	bl	400066ac <_malloc_r>
4000d2ac:	e2504000 	subs	r4, r0, #0
4000d2b0:	0a00000b 	beq	4000d2e4 <_calloc_r+0x44>
4000d2b4:	e5142004 	ldr	r2, [r4, #-4]
4000d2b8:	e3c22003 	bic	r2, r2, #3
4000d2bc:	e2422004 	sub	r2, r2, #4
4000d2c0:	e3520024 	cmp	r2, #36	; 0x24
4000d2c4:	8a000017 	bhi	4000d328 <_calloc_r+0x88>
4000d2c8:	e3520013 	cmp	r2, #19
4000d2cc:	91a03004 	movls	r3, r4
4000d2d0:	8a000006 	bhi	4000d2f0 <_calloc_r+0x50>
4000d2d4:	e3a02000 	mov	r2, #0
4000d2d8:	e5832000 	str	r2, [r3]
4000d2dc:	e5832004 	str	r2, [r3, #4]
4000d2e0:	e5832008 	str	r2, [r3, #8]
4000d2e4:	e1a00004 	mov	r0, r4
4000d2e8:	e8bd4010 	pop	{r4, lr}
4000d2ec:	e12fff1e 	bx	lr
4000d2f0:	e3a03000 	mov	r3, #0
4000d2f4:	e352001b 	cmp	r2, #27
4000d2f8:	e5843000 	str	r3, [r4]
4000d2fc:	e5843004 	str	r3, [r4, #4]
4000d300:	92843008 	addls	r3, r4, #8
4000d304:	9afffff2 	bls	4000d2d4 <_calloc_r+0x34>
4000d308:	e3520024 	cmp	r2, #36	; 0x24
4000d30c:	e5843008 	str	r3, [r4, #8]
4000d310:	e584300c 	str	r3, [r4, #12]
4000d314:	05843010 	streq	r3, [r4, #16]
4000d318:	05843014 	streq	r3, [r4, #20]
4000d31c:	12843010 	addne	r3, r4, #16
4000d320:	02843018 	addeq	r3, r4, #24
4000d324:	eaffffea 	b	4000d2d4 <_calloc_r+0x34>
4000d328:	e3a01000 	mov	r1, #0
4000d32c:	eb00004f 	bl	4000d470 <memset>
4000d330:	e1a00004 	mov	r0, r4
4000d334:	e8bd4010 	pop	{r4, lr}
4000d338:	e12fff1e 	bx	lr

4000d33c <memmove>:
4000d33c:	e1500001 	cmp	r0, r1
4000d340:	e92d00f0 	push	{r4, r5, r6, r7}
4000d344:	9a00000e 	bls	4000d384 <memmove+0x48>
4000d348:	e081c002 	add	ip, r1, r2
4000d34c:	e150000c 	cmp	r0, ip
4000d350:	2a00000b 	bcs	4000d384 <memmove+0x48>
4000d354:	e3520000 	cmp	r2, #0
4000d358:	e0803002 	add	r3, r0, r2
4000d35c:	e2422001 	sub	r2, r2, #1
4000d360:	0a000005 	beq	4000d37c <memmove+0x40>
4000d364:	e1a0100c 	mov	r1, ip
4000d368:	e2422001 	sub	r2, r2, #1
4000d36c:	e571c001 	ldrb	ip, [r1, #-1]!
4000d370:	e3720001 	cmn	r2, #1
4000d374:	e563c001 	strb	ip, [r3, #-1]!
4000d378:	1afffffa 	bne	4000d368 <memmove+0x2c>
4000d37c:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000d380:	e12fff1e 	bx	lr
4000d384:	e352000f 	cmp	r2, #15
4000d388:	8a000009 	bhi	4000d3b4 <memmove+0x78>
4000d38c:	e1a03000 	mov	r3, r0
4000d390:	e3520000 	cmp	r2, #0
4000d394:	0afffff8 	beq	4000d37c <memmove+0x40>
4000d398:	e0832002 	add	r2, r3, r2
4000d39c:	e4d1c001 	ldrb	ip, [r1], #1
4000d3a0:	e4c3c001 	strb	ip, [r3], #1
4000d3a4:	e1530002 	cmp	r3, r2
4000d3a8:	1afffffb 	bne	4000d39c <memmove+0x60>
4000d3ac:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000d3b0:	e12fff1e 	bx	lr
4000d3b4:	e1803001 	orr	r3, r0, r1
4000d3b8:	e3130003 	tst	r3, #3
4000d3bc:	1a000027 	bne	4000d460 <memmove+0x124>
4000d3c0:	e2426010 	sub	r6, r2, #16
4000d3c4:	e1a06226 	lsr	r6, r6, #4
4000d3c8:	e0805206 	add	r5, r0, r6, lsl #4
4000d3cc:	e2855010 	add	r5, r5, #16
4000d3d0:	e1a0c001 	mov	ip, r1
4000d3d4:	e1a03000 	mov	r3, r0
4000d3d8:	e59c4000 	ldr	r4, [ip]
4000d3dc:	e5834000 	str	r4, [r3]
4000d3e0:	e59c4004 	ldr	r4, [ip, #4]
4000d3e4:	e5834004 	str	r4, [r3, #4]
4000d3e8:	e59c4008 	ldr	r4, [ip, #8]
4000d3ec:	e5834008 	str	r4, [r3, #8]
4000d3f0:	e59c400c 	ldr	r4, [ip, #12]
4000d3f4:	e2833010 	add	r3, r3, #16
4000d3f8:	e5034004 	str	r4, [r3, #-4]
4000d3fc:	e1530005 	cmp	r3, r5
4000d400:	e28cc010 	add	ip, ip, #16
4000d404:	1afffff3 	bne	4000d3d8 <memmove+0x9c>
4000d408:	e2863001 	add	r3, r6, #1
4000d40c:	e202700f 	and	r7, r2, #15
4000d410:	e1a03203 	lsl	r3, r3, #4
4000d414:	e3570003 	cmp	r7, #3
4000d418:	e0811003 	add	r1, r1, r3
4000d41c:	e0803003 	add	r3, r0, r3
4000d420:	9a000010 	bls	4000d468 <memmove+0x12c>
4000d424:	e1a05001 	mov	r5, r1
4000d428:	e1a04003 	mov	r4, r3
4000d42c:	e1a0c007 	mov	ip, r7
4000d430:	e24cc004 	sub	ip, ip, #4
4000d434:	e4956004 	ldr	r6, [r5], #4
4000d438:	e35c0003 	cmp	ip, #3
4000d43c:	e4846004 	str	r6, [r4], #4
4000d440:	8afffffa 	bhi	4000d430 <memmove+0xf4>
4000d444:	e247c004 	sub	ip, r7, #4
4000d448:	e3ccc003 	bic	ip, ip, #3
4000d44c:	e28cc004 	add	ip, ip, #4
4000d450:	e083300c 	add	r3, r3, ip
4000d454:	e081100c 	add	r1, r1, ip
4000d458:	e2022003 	and	r2, r2, #3
4000d45c:	eaffffcb 	b	4000d390 <memmove+0x54>
4000d460:	e1a03000 	mov	r3, r0
4000d464:	eaffffcb 	b	4000d398 <memmove+0x5c>
4000d468:	e1a02007 	mov	r2, r7
4000d46c:	eaffffc7 	b	4000d390 <memmove+0x54>

4000d470 <memset>:
4000d470:	e3100003 	tst	r0, #3
4000d474:	e92d0070 	push	{r4, r5, r6}
4000d478:	0a000037 	beq	4000d55c <memset+0xec>
4000d47c:	e3520000 	cmp	r2, #0
4000d480:	e2422001 	sub	r2, r2, #1
4000d484:	0a000032 	beq	4000d554 <memset+0xe4>
4000d488:	e201c0ff 	and	ip, r1, #255	; 0xff
4000d48c:	e1a03000 	mov	r3, r0
4000d490:	ea000002 	b	4000d4a0 <memset+0x30>
4000d494:	e3520000 	cmp	r2, #0
4000d498:	e2422001 	sub	r2, r2, #1
4000d49c:	0a00002c 	beq	4000d554 <memset+0xe4>
4000d4a0:	e4c3c001 	strb	ip, [r3], #1
4000d4a4:	e3130003 	tst	r3, #3
4000d4a8:	1afffff9 	bne	4000d494 <memset+0x24>
4000d4ac:	e3520003 	cmp	r2, #3
4000d4b0:	9a000020 	bls	4000d538 <memset+0xc8>
4000d4b4:	e20140ff 	and	r4, r1, #255	; 0xff
4000d4b8:	e1844404 	orr	r4, r4, r4, lsl #8
4000d4bc:	e352000f 	cmp	r2, #15
4000d4c0:	e1844804 	orr	r4, r4, r4, lsl #16
4000d4c4:	9a000010 	bls	4000d50c <memset+0x9c>
4000d4c8:	e2426010 	sub	r6, r2, #16
4000d4cc:	e1a06226 	lsr	r6, r6, #4
4000d4d0:	e2835010 	add	r5, r3, #16
4000d4d4:	e0855206 	add	r5, r5, r6, lsl #4
4000d4d8:	e1a0c003 	mov	ip, r3
4000d4dc:	e58c4000 	str	r4, [ip]
4000d4e0:	e58c4004 	str	r4, [ip, #4]
4000d4e4:	e58c4008 	str	r4, [ip, #8]
4000d4e8:	e58c400c 	str	r4, [ip, #12]
4000d4ec:	e28cc010 	add	ip, ip, #16
4000d4f0:	e15c0005 	cmp	ip, r5
4000d4f4:	1afffff8 	bne	4000d4dc <memset+0x6c>
4000d4f8:	e202200f 	and	r2, r2, #15
4000d4fc:	e2866001 	add	r6, r6, #1
4000d500:	e3520003 	cmp	r2, #3
4000d504:	e0833206 	add	r3, r3, r6, lsl #4
4000d508:	9a00000a 	bls	4000d538 <memset+0xc8>
4000d50c:	e1a05003 	mov	r5, r3
4000d510:	e1a0c002 	mov	ip, r2
4000d514:	e24cc004 	sub	ip, ip, #4
4000d518:	e35c0003 	cmp	ip, #3
4000d51c:	e4854004 	str	r4, [r5], #4
4000d520:	8afffffb 	bhi	4000d514 <memset+0xa4>
4000d524:	e242c004 	sub	ip, r2, #4
4000d528:	e3ccc003 	bic	ip, ip, #3
4000d52c:	e28cc004 	add	ip, ip, #4
4000d530:	e083300c 	add	r3, r3, ip
4000d534:	e2022003 	and	r2, r2, #3
4000d538:	e3520000 	cmp	r2, #0
4000d53c:	120110ff 	andne	r1, r1, #255	; 0xff
4000d540:	10832002 	addne	r2, r3, r2
4000d544:	0a000002 	beq	4000d554 <memset+0xe4>
4000d548:	e4c31001 	strb	r1, [r3], #1
4000d54c:	e1530002 	cmp	r3, r2
4000d550:	1afffffc 	bne	4000d548 <memset+0xd8>
4000d554:	e8bd0070 	pop	{r4, r5, r6}
4000d558:	e12fff1e 	bx	lr
4000d55c:	e1a03000 	mov	r3, r0
4000d560:	eaffffd1 	b	4000d4ac <memset+0x3c>

4000d564 <_realloc_r>:
4000d564:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d568:	e2514000 	subs	r4, r1, #0
4000d56c:	e24dd00c 	sub	sp, sp, #12
4000d570:	e1a08002 	mov	r8, r2
4000d574:	e1a09000 	mov	r9, r0
4000d578:	0a0000d1 	beq	4000d8c4 <_realloc_r+0x360>
4000d57c:	ebffe615 	bl	40006dd8 <__malloc_lock>
4000d580:	e288600b 	add	r6, r8, #11
4000d584:	e3560016 	cmp	r6, #22
4000d588:	83c66007 	bichi	r6, r6, #7
4000d58c:	93a02010 	movls	r2, #16
4000d590:	81a00fa6 	lsrhi	r0, r6, #31
4000d594:	91a06002 	movls	r6, r2
4000d598:	93a00000 	movls	r0, #0
4000d59c:	e5143004 	ldr	r3, [r4, #-4]
4000d5a0:	81a02006 	movhi	r2, r6
4000d5a4:	e1560008 	cmp	r6, r8
4000d5a8:	33800001 	orrcc	r0, r0, #1
4000d5ac:	e3500000 	cmp	r0, #0
4000d5b0:	e3c35003 	bic	r5, r3, #3
4000d5b4:	13a0300c 	movne	r3, #12
4000d5b8:	e2447008 	sub	r7, r4, #8
4000d5bc:	15893000 	strne	r3, [r9]
4000d5c0:	13a00000 	movne	r0, #0
4000d5c4:	1a000056 	bne	4000d724 <_realloc_r+0x1c0>
4000d5c8:	e1550002 	cmp	r5, r2
4000d5cc:	aa000047 	bge	4000d6f0 <_realloc_r+0x18c>
4000d5d0:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000dacc <_realloc_r+0x568>
4000d5d4:	e59ac008 	ldr	ip, [sl, #8]
4000d5d8:	e0871005 	add	r1, r7, r5
4000d5dc:	e15c0001 	cmp	ip, r1
4000d5e0:	0a0000bc 	beq	4000d8d8 <_realloc_r+0x374>
4000d5e4:	e591e004 	ldr	lr, [r1, #4]
4000d5e8:	e3ceb001 	bic	fp, lr, #1
4000d5ec:	e081b00b 	add	fp, r1, fp
4000d5f0:	e59bb004 	ldr	fp, [fp, #4]
4000d5f4:	e31b0001 	tst	fp, #1
4000d5f8:	11a01000 	movne	r1, r0
4000d5fc:	0a000058 	beq	4000d764 <_realloc_r+0x200>
4000d600:	e3130001 	tst	r3, #1
4000d604:	1a00008d 	bne	4000d840 <_realloc_r+0x2dc>
4000d608:	e514b008 	ldr	fp, [r4, #-8]
4000d60c:	e06bb007 	rsb	fp, fp, r7
4000d610:	e59b3004 	ldr	r3, [fp, #4]
4000d614:	e3510000 	cmp	r1, #0
4000d618:	e3c33003 	bic	r3, r3, #3
4000d61c:	e0833005 	add	r3, r3, r5
4000d620:	0a000059 	beq	4000d78c <_realloc_r+0x228>
4000d624:	e151000c 	cmp	r1, ip
4000d628:	e080c003 	add	ip, r0, r3
4000d62c:	0a0000de 	beq	4000d9ac <_realloc_r+0x448>
4000d630:	e15c0002 	cmp	ip, r2
4000d634:	ba000054 	blt	4000d78c <_realloc_r+0x228>
4000d638:	e2812008 	add	r2, r1, #8
4000d63c:	e892000c 	ldm	r2, {r2, r3}
4000d640:	e582300c 	str	r3, [r2, #12]
4000d644:	e5832008 	str	r2, [r3, #8]
4000d648:	e1a0700b 	mov	r7, fp
4000d64c:	e59b300c 	ldr	r3, [fp, #12]
4000d650:	e5b71008 	ldr	r1, [r7, #8]!
4000d654:	e2452004 	sub	r2, r5, #4
4000d658:	e3520024 	cmp	r2, #36	; 0x24
4000d65c:	e581300c 	str	r3, [r1, #12]
4000d660:	e5831008 	str	r1, [r3, #8]
4000d664:	8a00010a 	bhi	4000da94 <_realloc_r+0x530>
4000d668:	e3520013 	cmp	r2, #19
4000d66c:	91a03007 	movls	r3, r7
4000d670:	9a000014 	bls	4000d6c8 <_realloc_r+0x164>
4000d674:	e5943000 	ldr	r3, [r4]
4000d678:	e58b3008 	str	r3, [fp, #8]
4000d67c:	e5943004 	ldr	r3, [r4, #4]
4000d680:	e352001b 	cmp	r2, #27
4000d684:	e58b300c 	str	r3, [fp, #12]
4000d688:	92844008 	addls	r4, r4, #8
4000d68c:	928b3010 	addls	r3, fp, #16
4000d690:	9a00000c 	bls	4000d6c8 <_realloc_r+0x164>
4000d694:	e5943008 	ldr	r3, [r4, #8]
4000d698:	e58b3010 	str	r3, [fp, #16]
4000d69c:	e594300c 	ldr	r3, [r4, #12]
4000d6a0:	e58b3014 	str	r3, [fp, #20]
4000d6a4:	e3520024 	cmp	r2, #36	; 0x24
4000d6a8:	05943010 	ldreq	r3, [r4, #16]
4000d6ac:	058b3018 	streq	r3, [fp, #24]
4000d6b0:	05942014 	ldreq	r2, [r4, #20]
4000d6b4:	058b201c 	streq	r2, [fp, #28]
4000d6b8:	12844010 	addne	r4, r4, #16
4000d6bc:	128b3018 	addne	r3, fp, #24
4000d6c0:	028b3020 	addeq	r3, fp, #32
4000d6c4:	02844018 	addeq	r4, r4, #24
4000d6c8:	e5942000 	ldr	r2, [r4]
4000d6cc:	e5832000 	str	r2, [r3]
4000d6d0:	e5942004 	ldr	r2, [r4, #4]
4000d6d4:	e5832004 	str	r2, [r3, #4]
4000d6d8:	e5942008 	ldr	r2, [r4, #8]
4000d6dc:	e5832008 	str	r2, [r3, #8]
4000d6e0:	e59b3004 	ldr	r3, [fp, #4]
4000d6e4:	e1a04007 	mov	r4, r7
4000d6e8:	e1a0500c 	mov	r5, ip
4000d6ec:	e1a0700b 	mov	r7, fp
4000d6f0:	e0662005 	rsb	r2, r6, r5
4000d6f4:	e352000f 	cmp	r2, #15
4000d6f8:	e2033001 	and	r3, r3, #1
4000d6fc:	8a00000b 	bhi	4000d730 <_realloc_r+0x1cc>
4000d700:	e1833005 	orr	r3, r3, r5
4000d704:	e5873004 	str	r3, [r7, #4]
4000d708:	e0875005 	add	r5, r7, r5
4000d70c:	e5953004 	ldr	r3, [r5, #4]
4000d710:	e3833001 	orr	r3, r3, #1
4000d714:	e5853004 	str	r3, [r5, #4]
4000d718:	e1a00009 	mov	r0, r9
4000d71c:	ebffe5ae 	bl	40006ddc <__malloc_unlock>
4000d720:	e1a00004 	mov	r0, r4
4000d724:	e28dd00c 	add	sp, sp, #12
4000d728:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d72c:	e12fff1e 	bx	lr
4000d730:	e0871006 	add	r1, r7, r6
4000d734:	e1833006 	orr	r3, r3, r6
4000d738:	e3820001 	orr	r0, r2, #1
4000d73c:	e5873004 	str	r3, [r7, #4]
4000d740:	e5810004 	str	r0, [r1, #4]
4000d744:	e0812002 	add	r2, r1, r2
4000d748:	e5923004 	ldr	r3, [r2, #4]
4000d74c:	e3833001 	orr	r3, r3, #1
4000d750:	e2811008 	add	r1, r1, #8
4000d754:	e5823004 	str	r3, [r2, #4]
4000d758:	e1a00009 	mov	r0, r9
4000d75c:	ebffe6a4 	bl	400071f4 <_free_r>
4000d760:	eaffffec 	b	4000d718 <_realloc_r+0x1b4>
4000d764:	e3ce0003 	bic	r0, lr, #3
4000d768:	e080e005 	add	lr, r0, r5
4000d76c:	e15e0002 	cmp	lr, r2
4000d770:	baffffa2 	blt	4000d600 <_realloc_r+0x9c>
4000d774:	e2811008 	add	r1, r1, #8
4000d778:	e8910006 	ldm	r1, {r1, r2}
4000d77c:	e1a0500e 	mov	r5, lr
4000d780:	e581200c 	str	r2, [r1, #12]
4000d784:	e5821008 	str	r1, [r2, #8]
4000d788:	eaffffd8 	b	4000d6f0 <_realloc_r+0x18c>
4000d78c:	e1530002 	cmp	r3, r2
4000d790:	ba00002a 	blt	4000d840 <_realloc_r+0x2dc>
4000d794:	e1a0700b 	mov	r7, fp
4000d798:	e5b70008 	ldr	r0, [r7, #8]!
4000d79c:	e59b100c 	ldr	r1, [fp, #12]
4000d7a0:	e2452004 	sub	r2, r5, #4
4000d7a4:	e3520024 	cmp	r2, #36	; 0x24
4000d7a8:	e580100c 	str	r1, [r0, #12]
4000d7ac:	e5810008 	str	r0, [r1, #8]
4000d7b0:	8a000072 	bhi	4000d980 <_realloc_r+0x41c>
4000d7b4:	e3520013 	cmp	r2, #19
4000d7b8:	91a02007 	movls	r2, r7
4000d7bc:	9a000014 	bls	4000d814 <_realloc_r+0x2b0>
4000d7c0:	e5941000 	ldr	r1, [r4]
4000d7c4:	e58b1008 	str	r1, [fp, #8]
4000d7c8:	e5941004 	ldr	r1, [r4, #4]
4000d7cc:	e352001b 	cmp	r2, #27
4000d7d0:	e58b100c 	str	r1, [fp, #12]
4000d7d4:	92844008 	addls	r4, r4, #8
4000d7d8:	928b2010 	addls	r2, fp, #16
4000d7dc:	9a00000c 	bls	4000d814 <_realloc_r+0x2b0>
4000d7e0:	e5941008 	ldr	r1, [r4, #8]
4000d7e4:	e58b1010 	str	r1, [fp, #16]
4000d7e8:	e594100c 	ldr	r1, [r4, #12]
4000d7ec:	e58b1014 	str	r1, [fp, #20]
4000d7f0:	e3520024 	cmp	r2, #36	; 0x24
4000d7f4:	05942010 	ldreq	r2, [r4, #16]
4000d7f8:	058b2018 	streq	r2, [fp, #24]
4000d7fc:	05941014 	ldreq	r1, [r4, #20]
4000d800:	058b101c 	streq	r1, [fp, #28]
4000d804:	12844010 	addne	r4, r4, #16
4000d808:	128b2018 	addne	r2, fp, #24
4000d80c:	028b2020 	addeq	r2, fp, #32
4000d810:	02844018 	addeq	r4, r4, #24
4000d814:	e5941000 	ldr	r1, [r4]
4000d818:	e5821000 	str	r1, [r2]
4000d81c:	e5941004 	ldr	r1, [r4, #4]
4000d820:	e5821004 	str	r1, [r2, #4]
4000d824:	e5941008 	ldr	r1, [r4, #8]
4000d828:	e5821008 	str	r1, [r2, #8]
4000d82c:	e1a04007 	mov	r4, r7
4000d830:	e1a05003 	mov	r5, r3
4000d834:	e1a0700b 	mov	r7, fp
4000d838:	e59b3004 	ldr	r3, [fp, #4]
4000d83c:	eaffffab 	b	4000d6f0 <_realloc_r+0x18c>
4000d840:	e1a01008 	mov	r1, r8
4000d844:	e1a00009 	mov	r0, r9
4000d848:	ebffe397 	bl	400066ac <_malloc_r>
4000d84c:	e2508000 	subs	r8, r0, #0
4000d850:	0a000015 	beq	4000d8ac <_realloc_r+0x348>
4000d854:	e5143004 	ldr	r3, [r4, #-4]
4000d858:	e3c32001 	bic	r2, r3, #1
4000d85c:	e0872002 	add	r2, r7, r2
4000d860:	e2481008 	sub	r1, r8, #8
4000d864:	e1510002 	cmp	r1, r2
4000d868:	0a000085 	beq	4000da84 <_realloc_r+0x520>
4000d86c:	e2452004 	sub	r2, r5, #4
4000d870:	e3520024 	cmp	r2, #36	; 0x24
4000d874:	8a000049 	bhi	4000d9a0 <_realloc_r+0x43c>
4000d878:	e3520013 	cmp	r2, #19
4000d87c:	91a03008 	movls	r3, r8
4000d880:	91a02004 	movls	r2, r4
4000d884:	8a000027 	bhi	4000d928 <_realloc_r+0x3c4>
4000d888:	e5921000 	ldr	r1, [r2]
4000d88c:	e5831000 	str	r1, [r3]
4000d890:	e5921004 	ldr	r1, [r2, #4]
4000d894:	e5831004 	str	r1, [r3, #4]
4000d898:	e5922008 	ldr	r2, [r2, #8]
4000d89c:	e5832008 	str	r2, [r3, #8]
4000d8a0:	e1a01004 	mov	r1, r4
4000d8a4:	e1a00009 	mov	r0, r9
4000d8a8:	ebffe651 	bl	400071f4 <_free_r>
4000d8ac:	e1a00009 	mov	r0, r9
4000d8b0:	ebffe549 	bl	40006ddc <__malloc_unlock>
4000d8b4:	e1a00008 	mov	r0, r8
4000d8b8:	e28dd00c 	add	sp, sp, #12
4000d8bc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d8c0:	e12fff1e 	bx	lr
4000d8c4:	e1a01002 	mov	r1, r2
4000d8c8:	ebffe377 	bl	400066ac <_malloc_r>
4000d8cc:	e28dd00c 	add	sp, sp, #12
4000d8d0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d8d4:	e12fff1e 	bx	lr
4000d8d8:	e59c0004 	ldr	r0, [ip, #4]
4000d8dc:	e3c00003 	bic	r0, r0, #3
4000d8e0:	e0801005 	add	r1, r0, r5
4000d8e4:	e286e010 	add	lr, r6, #16
4000d8e8:	e151000e 	cmp	r1, lr
4000d8ec:	b1a0100c 	movlt	r1, ip
4000d8f0:	baffff42 	blt	4000d600 <_realloc_r+0x9c>
4000d8f4:	e0663001 	rsb	r3, r6, r1
4000d8f8:	e0877006 	add	r7, r7, r6
4000d8fc:	e3833001 	orr	r3, r3, #1
4000d900:	e58a7008 	str	r7, [sl, #8]
4000d904:	e5873004 	str	r3, [r7, #4]
4000d908:	e5143004 	ldr	r3, [r4, #-4]
4000d90c:	e2033001 	and	r3, r3, #1
4000d910:	e1866003 	orr	r6, r6, r3
4000d914:	e1a00009 	mov	r0, r9
4000d918:	e5046004 	str	r6, [r4, #-4]
4000d91c:	ebffe52e 	bl	40006ddc <__malloc_unlock>
4000d920:	e1a00004 	mov	r0, r4
4000d924:	eaffff7e 	b	4000d724 <_realloc_r+0x1c0>
4000d928:	e5943000 	ldr	r3, [r4]
4000d92c:	e5883000 	str	r3, [r8]
4000d930:	e5943004 	ldr	r3, [r4, #4]
4000d934:	e352001b 	cmp	r2, #27
4000d938:	e5883004 	str	r3, [r8, #4]
4000d93c:	92842008 	addls	r2, r4, #8
4000d940:	92883008 	addls	r3, r8, #8
4000d944:	9affffcf 	bls	4000d888 <_realloc_r+0x324>
4000d948:	e5943008 	ldr	r3, [r4, #8]
4000d94c:	e5883008 	str	r3, [r8, #8]
4000d950:	e594300c 	ldr	r3, [r4, #12]
4000d954:	e588300c 	str	r3, [r8, #12]
4000d958:	e3520024 	cmp	r2, #36	; 0x24
4000d95c:	05943010 	ldreq	r3, [r4, #16]
4000d960:	05883010 	streq	r3, [r8, #16]
4000d964:	05942014 	ldreq	r2, [r4, #20]
4000d968:	12883010 	addne	r3, r8, #16
4000d96c:	05882014 	streq	r2, [r8, #20]
4000d970:	12842010 	addne	r2, r4, #16
4000d974:	02883018 	addeq	r3, r8, #24
4000d978:	02842018 	addeq	r2, r4, #24
4000d97c:	eaffffc1 	b	4000d888 <_realloc_r+0x324>
4000d980:	e1a01004 	mov	r1, r4
4000d984:	e1a00007 	mov	r0, r7
4000d988:	e1a05003 	mov	r5, r3
4000d98c:	e1a04007 	mov	r4, r7
4000d990:	ebfffe69 	bl	4000d33c <memmove>
4000d994:	e1a0700b 	mov	r7, fp
4000d998:	e59b3004 	ldr	r3, [fp, #4]
4000d99c:	eaffff53 	b	4000d6f0 <_realloc_r+0x18c>
4000d9a0:	e1a01004 	mov	r1, r4
4000d9a4:	ebfffe64 	bl	4000d33c <memmove>
4000d9a8:	eaffffbc 	b	4000d8a0 <_realloc_r+0x33c>
4000d9ac:	e2861010 	add	r1, r6, #16
4000d9b0:	e15c0001 	cmp	ip, r1
4000d9b4:	baffff74 	blt	4000d78c <_realloc_r+0x228>
4000d9b8:	e1a0700b 	mov	r7, fp
4000d9bc:	e5b71008 	ldr	r1, [r7, #8]!
4000d9c0:	e59b300c 	ldr	r3, [fp, #12]
4000d9c4:	e2452004 	sub	r2, r5, #4
4000d9c8:	e3520024 	cmp	r2, #36	; 0x24
4000d9cc:	e581300c 	str	r3, [r1, #12]
4000d9d0:	e5831008 	str	r1, [r3, #8]
4000d9d4:	8a000036 	bhi	4000dab4 <_realloc_r+0x550>
4000d9d8:	e3520013 	cmp	r2, #19
4000d9dc:	91a03007 	movls	r3, r7
4000d9e0:	9a000014 	bls	4000da38 <_realloc_r+0x4d4>
4000d9e4:	e5943000 	ldr	r3, [r4]
4000d9e8:	e58b3008 	str	r3, [fp, #8]
4000d9ec:	e5943004 	ldr	r3, [r4, #4]
4000d9f0:	e352001b 	cmp	r2, #27
4000d9f4:	e58b300c 	str	r3, [fp, #12]
4000d9f8:	92844008 	addls	r4, r4, #8
4000d9fc:	928b3010 	addls	r3, fp, #16
4000da00:	9a00000c 	bls	4000da38 <_realloc_r+0x4d4>
4000da04:	e5943008 	ldr	r3, [r4, #8]
4000da08:	e58b3010 	str	r3, [fp, #16]
4000da0c:	e594300c 	ldr	r3, [r4, #12]
4000da10:	e58b3014 	str	r3, [fp, #20]
4000da14:	e3520024 	cmp	r2, #36	; 0x24
4000da18:	05943010 	ldreq	r3, [r4, #16]
4000da1c:	058b3018 	streq	r3, [fp, #24]
4000da20:	05942014 	ldreq	r2, [r4, #20]
4000da24:	058b201c 	streq	r2, [fp, #28]
4000da28:	12844010 	addne	r4, r4, #16
4000da2c:	128b3018 	addne	r3, fp, #24
4000da30:	028b3020 	addeq	r3, fp, #32
4000da34:	02844018 	addeq	r4, r4, #24
4000da38:	e5942000 	ldr	r2, [r4]
4000da3c:	e5832000 	str	r2, [r3]
4000da40:	e5942004 	ldr	r2, [r4, #4]
4000da44:	e5832004 	str	r2, [r3, #4]
4000da48:	e5942008 	ldr	r2, [r4, #8]
4000da4c:	e5832008 	str	r2, [r3, #8]
4000da50:	e066200c 	rsb	r2, r6, ip
4000da54:	e08b3006 	add	r3, fp, r6
4000da58:	e3822001 	orr	r2, r2, #1
4000da5c:	e58a3008 	str	r3, [sl, #8]
4000da60:	e5832004 	str	r2, [r3, #4]
4000da64:	e59b3004 	ldr	r3, [fp, #4]
4000da68:	e2033001 	and	r3, r3, #1
4000da6c:	e1866003 	orr	r6, r6, r3
4000da70:	e1a00009 	mov	r0, r9
4000da74:	e58b6004 	str	r6, [fp, #4]
4000da78:	ebffe4d7 	bl	40006ddc <__malloc_unlock>
4000da7c:	e1a00007 	mov	r0, r7
4000da80:	eaffff27 	b	4000d724 <_realloc_r+0x1c0>
4000da84:	e5182004 	ldr	r2, [r8, #-4]
4000da88:	e3c22003 	bic	r2, r2, #3
4000da8c:	e0855002 	add	r5, r5, r2
4000da90:	eaffff16 	b	4000d6f0 <_realloc_r+0x18c>
4000da94:	e1a01004 	mov	r1, r4
4000da98:	e1a00007 	mov	r0, r7
4000da9c:	e1a0500c 	mov	r5, ip
4000daa0:	e1a04007 	mov	r4, r7
4000daa4:	ebfffe24 	bl	4000d33c <memmove>
4000daa8:	e1a0700b 	mov	r7, fp
4000daac:	e59b3004 	ldr	r3, [fp, #4]
4000dab0:	eaffff0e 	b	4000d6f0 <_realloc_r+0x18c>
4000dab4:	e1a01004 	mov	r1, r4
4000dab8:	e1a00007 	mov	r0, r7
4000dabc:	e58dc004 	str	ip, [sp, #4]
4000dac0:	ebfffe1d 	bl	4000d33c <memmove>
4000dac4:	e59dc004 	ldr	ip, [sp, #4]
4000dac8:	eaffffe0 	b	4000da50 <_realloc_r+0x4ec>
4000dacc:	40017af4 	strdmi	r7, [r1], -r4

4000dad0 <__aeabi_uidiv>:
4000dad0:	e2512001 	subs	r2, r1, #1
4000dad4:	012fff1e 	bxeq	lr
4000dad8:	3a000036 	bcc	4000dbb8 <__aeabi_uidiv+0xe8>
4000dadc:	e1500001 	cmp	r0, r1
4000dae0:	9a000022 	bls	4000db70 <__aeabi_uidiv+0xa0>
4000dae4:	e1110002 	tst	r1, r2
4000dae8:	0a000023 	beq	4000db7c <__aeabi_uidiv+0xac>
4000daec:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000daf0:	01a01181 	lsleq	r1, r1, #3
4000daf4:	03a03008 	moveq	r3, #8
4000daf8:	13a03001 	movne	r3, #1
4000dafc:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000db00:	31510000 	cmpcc	r1, r0
4000db04:	31a01201 	lslcc	r1, r1, #4
4000db08:	31a03203 	lslcc	r3, r3, #4
4000db0c:	3afffffa 	bcc	4000dafc <__aeabi_uidiv+0x2c>
4000db10:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000db14:	31510000 	cmpcc	r1, r0
4000db18:	31a01081 	lslcc	r1, r1, #1
4000db1c:	31a03083 	lslcc	r3, r3, #1
4000db20:	3afffffa 	bcc	4000db10 <__aeabi_uidiv+0x40>
4000db24:	e3a02000 	mov	r2, #0
4000db28:	e1500001 	cmp	r0, r1
4000db2c:	20400001 	subcs	r0, r0, r1
4000db30:	21822003 	orrcs	r2, r2, r3
4000db34:	e15000a1 	cmp	r0, r1, lsr #1
4000db38:	204000a1 	subcs	r0, r0, r1, lsr #1
4000db3c:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000db40:	e1500121 	cmp	r0, r1, lsr #2
4000db44:	20400121 	subcs	r0, r0, r1, lsr #2
4000db48:	21822123 	orrcs	r2, r2, r3, lsr #2
4000db4c:	e15001a1 	cmp	r0, r1, lsr #3
4000db50:	204001a1 	subcs	r0, r0, r1, lsr #3
4000db54:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000db58:	e3500000 	cmp	r0, #0
4000db5c:	11b03223 	lsrsne	r3, r3, #4
4000db60:	11a01221 	lsrne	r1, r1, #4
4000db64:	1affffef 	bne	4000db28 <__aeabi_uidiv+0x58>
4000db68:	e1a00002 	mov	r0, r2
4000db6c:	e12fff1e 	bx	lr
4000db70:	03a00001 	moveq	r0, #1
4000db74:	13a00000 	movne	r0, #0
4000db78:	e12fff1e 	bx	lr
4000db7c:	e3510801 	cmp	r1, #65536	; 0x10000
4000db80:	21a01821 	lsrcs	r1, r1, #16
4000db84:	23a02010 	movcs	r2, #16
4000db88:	33a02000 	movcc	r2, #0
4000db8c:	e3510c01 	cmp	r1, #256	; 0x100
4000db90:	21a01421 	lsrcs	r1, r1, #8
4000db94:	22822008 	addcs	r2, r2, #8
4000db98:	e3510010 	cmp	r1, #16
4000db9c:	21a01221 	lsrcs	r1, r1, #4
4000dba0:	22822004 	addcs	r2, r2, #4
4000dba4:	e3510004 	cmp	r1, #4
4000dba8:	82822003 	addhi	r2, r2, #3
4000dbac:	908220a1 	addls	r2, r2, r1, lsr #1
4000dbb0:	e1a00230 	lsr	r0, r0, r2
4000dbb4:	e12fff1e 	bx	lr
4000dbb8:	e3500000 	cmp	r0, #0
4000dbbc:	13e00000 	mvnne	r0, #0
4000dbc0:	ea000007 	b	4000dbe4 <__aeabi_idiv0>

4000dbc4 <__aeabi_uidivmod>:
4000dbc4:	e3510000 	cmp	r1, #0
4000dbc8:	0afffffa 	beq	4000dbb8 <__aeabi_uidiv+0xe8>
4000dbcc:	e92d4003 	push	{r0, r1, lr}
4000dbd0:	ebffffbe 	bl	4000dad0 <__aeabi_uidiv>
4000dbd4:	e8bd4006 	pop	{r1, r2, lr}
4000dbd8:	e0030092 	mul	r3, r2, r0
4000dbdc:	e0411003 	sub	r1, r1, r3
4000dbe0:	e12fff1e 	bx	lr

4000dbe4 <__aeabi_idiv0>:
4000dbe4:	e12fff1e 	bx	lr

4000dbe8 <__aeabi_drsub>:
4000dbe8:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000dbec:	ea000000 	b	4000dbf4 <__adddf3>

4000dbf0 <__aeabi_dsub>:
4000dbf0:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000dbf4 <__adddf3>:
4000dbf4:	e92d4030 	push	{r4, r5, lr}
4000dbf8:	e1a04081 	lsl	r4, r1, #1
4000dbfc:	e1a05083 	lsl	r5, r3, #1
4000dc00:	e1340005 	teq	r4, r5
4000dc04:	01300002 	teqeq	r0, r2
4000dc08:	1194c000 	orrsne	ip, r4, r0
4000dc0c:	1195c002 	orrsne	ip, r5, r2
4000dc10:	11f0cac4 	mvnsne	ip, r4, asr #21
4000dc14:	11f0cac5 	mvnsne	ip, r5, asr #21
4000dc18:	0a00008c 	beq	4000de50 <__adddf3+0x25c>
4000dc1c:	e1a04aa4 	lsr	r4, r4, #21
4000dc20:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000dc24:	b2655000 	rsblt	r5, r5, #0
4000dc28:	da000006 	ble	4000dc48 <__adddf3+0x54>
4000dc2c:	e0844005 	add	r4, r4, r5
4000dc30:	e0202002 	eor	r2, r0, r2
4000dc34:	e0213003 	eor	r3, r1, r3
4000dc38:	e0220000 	eor	r0, r2, r0
4000dc3c:	e0231001 	eor	r1, r3, r1
4000dc40:	e0202002 	eor	r2, r0, r2
4000dc44:	e0213003 	eor	r3, r1, r3
4000dc48:	e3550036 	cmp	r5, #54	; 0x36
4000dc4c:	88bd4030 	pophi	{r4, r5, lr}
4000dc50:	812fff1e 	bxhi	lr
4000dc54:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000dc58:	e1a01601 	lsl	r1, r1, #12
4000dc5c:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000dc60:	e18c1621 	orr	r1, ip, r1, lsr #12
4000dc64:	0a000001 	beq	4000dc70 <__adddf3+0x7c>
4000dc68:	e2700000 	rsbs	r0, r0, #0
4000dc6c:	e2e11000 	rsc	r1, r1, #0
4000dc70:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000dc74:	e1a03603 	lsl	r3, r3, #12
4000dc78:	e18c3623 	orr	r3, ip, r3, lsr #12
4000dc7c:	0a000001 	beq	4000dc88 <__adddf3+0x94>
4000dc80:	e2722000 	rsbs	r2, r2, #0
4000dc84:	e2e33000 	rsc	r3, r3, #0
4000dc88:	e1340005 	teq	r4, r5
4000dc8c:	0a000069 	beq	4000de38 <__adddf3+0x244>
4000dc90:	e2444001 	sub	r4, r4, #1
4000dc94:	e275e020 	rsbs	lr, r5, #32
4000dc98:	ba000005 	blt	4000dcb4 <__adddf3+0xc0>
4000dc9c:	e1a0ce12 	lsl	ip, r2, lr
4000dca0:	e0900532 	adds	r0, r0, r2, lsr r5
4000dca4:	e2a11000 	adc	r1, r1, #0
4000dca8:	e0900e13 	adds	r0, r0, r3, lsl lr
4000dcac:	e0b11553 	adcs	r1, r1, r3, asr r5
4000dcb0:	ea000006 	b	4000dcd0 <__adddf3+0xdc>
4000dcb4:	e2455020 	sub	r5, r5, #32
4000dcb8:	e28ee020 	add	lr, lr, #32
4000dcbc:	e3520001 	cmp	r2, #1
4000dcc0:	e1a0ce13 	lsl	ip, r3, lr
4000dcc4:	238cc002 	orrcs	ip, ip, #2
4000dcc8:	e0900553 	adds	r0, r0, r3, asr r5
4000dccc:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000dcd0:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000dcd4:	5a000002 	bpl	4000dce4 <__adddf3+0xf0>
4000dcd8:	e27cc000 	rsbs	ip, ip, #0
4000dcdc:	e2f00000 	rscs	r0, r0, #0
4000dce0:	e2e11000 	rsc	r1, r1, #0
4000dce4:	e3510601 	cmp	r1, #1048576	; 0x100000
4000dce8:	3a00000f 	bcc	4000dd2c <__adddf3+0x138>
4000dcec:	e3510602 	cmp	r1, #2097152	; 0x200000
4000dcf0:	3a000006 	bcc	4000dd10 <__adddf3+0x11c>
4000dcf4:	e1b010a1 	lsrs	r1, r1, #1
4000dcf8:	e1b00060 	rrxs	r0, r0
4000dcfc:	e1a0c06c 	rrx	ip, ip
4000dd00:	e2844001 	add	r4, r4, #1
4000dd04:	e1a02a84 	lsl	r2, r4, #21
4000dd08:	e3720501 	cmn	r2, #4194304	; 0x400000
4000dd0c:	2a00006b 	bcs	4000dec0 <__adddf3+0x2cc>
4000dd10:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000dd14:	01b0c0a0 	lsrseq	ip, r0, #1
4000dd18:	e2b00000 	adcs	r0, r0, #0
4000dd1c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000dd20:	e1811005 	orr	r1, r1, r5
4000dd24:	e8bd4030 	pop	{r4, r5, lr}
4000dd28:	e12fff1e 	bx	lr
4000dd2c:	e1b0c08c 	lsls	ip, ip, #1
4000dd30:	e0b00000 	adcs	r0, r0, r0
4000dd34:	e0a11001 	adc	r1, r1, r1
4000dd38:	e3110601 	tst	r1, #1048576	; 0x100000
4000dd3c:	e2444001 	sub	r4, r4, #1
4000dd40:	1afffff2 	bne	4000dd10 <__adddf3+0x11c>
4000dd44:	e3310000 	teq	r1, #0
4000dd48:	13a03014 	movne	r3, #20
4000dd4c:	03a03034 	moveq	r3, #52	; 0x34
4000dd50:	01a01000 	moveq	r1, r0
4000dd54:	03a00000 	moveq	r0, #0
4000dd58:	e1a02001 	mov	r2, r1
4000dd5c:	e3520801 	cmp	r2, #65536	; 0x10000
4000dd60:	21a02822 	lsrcs	r2, r2, #16
4000dd64:	22433010 	subcs	r3, r3, #16
4000dd68:	e3520c01 	cmp	r2, #256	; 0x100
4000dd6c:	21a02422 	lsrcs	r2, r2, #8
4000dd70:	22433008 	subcs	r3, r3, #8
4000dd74:	e3520010 	cmp	r2, #16
4000dd78:	21a02222 	lsrcs	r2, r2, #4
4000dd7c:	22433004 	subcs	r3, r3, #4
4000dd80:	e3520004 	cmp	r2, #4
4000dd84:	22433002 	subcs	r3, r3, #2
4000dd88:	304330a2 	subcc	r3, r3, r2, lsr #1
4000dd8c:	e04331a2 	sub	r3, r3, r2, lsr #3
4000dd90:	e2532020 	subs	r2, r3, #32
4000dd94:	aa000007 	bge	4000ddb8 <__adddf3+0x1c4>
4000dd98:	e292200c 	adds	r2, r2, #12
4000dd9c:	da000004 	ble	4000ddb4 <__adddf3+0x1c0>
4000dda0:	e282c014 	add	ip, r2, #20
4000dda4:	e262200c 	rsb	r2, r2, #12
4000dda8:	e1a00c11 	lsl	r0, r1, ip
4000ddac:	e1a01231 	lsr	r1, r1, r2
4000ddb0:	ea000004 	b	4000ddc8 <__adddf3+0x1d4>
4000ddb4:	e2822014 	add	r2, r2, #20
4000ddb8:	d262c020 	rsble	ip, r2, #32
4000ddbc:	e1a01211 	lsl	r1, r1, r2
4000ddc0:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000ddc4:	d1a00210 	lslle	r0, r0, r2
4000ddc8:	e0544003 	subs	r4, r4, r3
4000ddcc:	a0811a04 	addge	r1, r1, r4, lsl #20
4000ddd0:	a1811005 	orrge	r1, r1, r5
4000ddd4:	a8bd4030 	popge	{r4, r5, lr}
4000ddd8:	a12fff1e 	bxge	lr
4000dddc:	e1e04004 	mvn	r4, r4
4000dde0:	e254401f 	subs	r4, r4, #31
4000dde4:	aa00000f 	bge	4000de28 <__adddf3+0x234>
4000dde8:	e294400c 	adds	r4, r4, #12
4000ddec:	ca000006 	bgt	4000de0c <__adddf3+0x218>
4000ddf0:	e2844014 	add	r4, r4, #20
4000ddf4:	e2642020 	rsb	r2, r4, #32
4000ddf8:	e1a00430 	lsr	r0, r0, r4
4000ddfc:	e1800211 	orr	r0, r0, r1, lsl r2
4000de00:	e1851431 	orr	r1, r5, r1, lsr r4
4000de04:	e8bd4030 	pop	{r4, r5, lr}
4000de08:	e12fff1e 	bx	lr
4000de0c:	e264400c 	rsb	r4, r4, #12
4000de10:	e2642020 	rsb	r2, r4, #32
4000de14:	e1a00230 	lsr	r0, r0, r2
4000de18:	e1800411 	orr	r0, r0, r1, lsl r4
4000de1c:	e1a01005 	mov	r1, r5
4000de20:	e8bd4030 	pop	{r4, r5, lr}
4000de24:	e12fff1e 	bx	lr
4000de28:	e1a00431 	lsr	r0, r1, r4
4000de2c:	e1a01005 	mov	r1, r5
4000de30:	e8bd4030 	pop	{r4, r5, lr}
4000de34:	e12fff1e 	bx	lr
4000de38:	e3340000 	teq	r4, #0
4000de3c:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000de40:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000de44:	02844001 	addeq	r4, r4, #1
4000de48:	12455001 	subne	r5, r5, #1
4000de4c:	eaffff8f 	b	4000dc90 <__adddf3+0x9c>
4000de50:	e1f0cac4 	mvns	ip, r4, asr #21
4000de54:	11f0cac5 	mvnsne	ip, r5, asr #21
4000de58:	0a00001d 	beq	4000ded4 <__adddf3+0x2e0>
4000de5c:	e1340005 	teq	r4, r5
4000de60:	01300002 	teqeq	r0, r2
4000de64:	0a000004 	beq	4000de7c <__adddf3+0x288>
4000de68:	e194c000 	orrs	ip, r4, r0
4000de6c:	01a01003 	moveq	r1, r3
4000de70:	01a00002 	moveq	r0, r2
4000de74:	e8bd4030 	pop	{r4, r5, lr}
4000de78:	e12fff1e 	bx	lr
4000de7c:	e1310003 	teq	r1, r3
4000de80:	13a01000 	movne	r1, #0
4000de84:	13a00000 	movne	r0, #0
4000de88:	18bd4030 	popne	{r4, r5, lr}
4000de8c:	112fff1e 	bxne	lr
4000de90:	e1b0caa4 	lsrs	ip, r4, #21
4000de94:	1a000004 	bne	4000deac <__adddf3+0x2b8>
4000de98:	e1b00080 	lsls	r0, r0, #1
4000de9c:	e0b11001 	adcs	r1, r1, r1
4000dea0:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000dea4:	e8bd4030 	pop	{r4, r5, lr}
4000dea8:	e12fff1e 	bx	lr
4000deac:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000deb0:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000deb4:	38bd4030 	popcc	{r4, r5, lr}
4000deb8:	312fff1e 	bxcc	lr
4000debc:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000dec0:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000dec4:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000dec8:	e3a00000 	mov	r0, #0
4000decc:	e8bd4030 	pop	{r4, r5, lr}
4000ded0:	e12fff1e 	bx	lr
4000ded4:	e1f0cac4 	mvns	ip, r4, asr #21
4000ded8:	11a01003 	movne	r1, r3
4000dedc:	11a00002 	movne	r0, r2
4000dee0:	01f0cac5 	mvnseq	ip, r5, asr #21
4000dee4:	11a03001 	movne	r3, r1
4000dee8:	11a02000 	movne	r2, r0
4000deec:	e1904601 	orrs	r4, r0, r1, lsl #12
4000def0:	01925603 	orrseq	r5, r2, r3, lsl #12
4000def4:	01310003 	teqeq	r1, r3
4000def8:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000defc:	e8bd4030 	pop	{r4, r5, lr}
4000df00:	e12fff1e 	bx	lr

4000df04 <__aeabi_ui2d>:
4000df04:	e3300000 	teq	r0, #0
4000df08:	03a01000 	moveq	r1, #0
4000df0c:	012fff1e 	bxeq	lr
4000df10:	e92d4030 	push	{r4, r5, lr}
4000df14:	e3a04b01 	mov	r4, #1024	; 0x400
4000df18:	e2844032 	add	r4, r4, #50	; 0x32
4000df1c:	e3a05000 	mov	r5, #0
4000df20:	e3a01000 	mov	r1, #0
4000df24:	eaffff86 	b	4000dd44 <__adddf3+0x150>

4000df28 <__aeabi_i2d>:
4000df28:	e3300000 	teq	r0, #0
4000df2c:	03a01000 	moveq	r1, #0
4000df30:	012fff1e 	bxeq	lr
4000df34:	e92d4030 	push	{r4, r5, lr}
4000df38:	e3a04b01 	mov	r4, #1024	; 0x400
4000df3c:	e2844032 	add	r4, r4, #50	; 0x32
4000df40:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000df44:	42600000 	rsbmi	r0, r0, #0
4000df48:	e3a01000 	mov	r1, #0
4000df4c:	eaffff7c 	b	4000dd44 <__adddf3+0x150>

4000df50 <__aeabi_f2d>:
4000df50:	e1b02080 	lsls	r2, r0, #1
4000df54:	e1a011c2 	asr	r1, r2, #3
4000df58:	e1a01061 	rrx	r1, r1
4000df5c:	e1a00e02 	lsl	r0, r2, #28
4000df60:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000df64:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000df68:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000df6c:	112fff1e 	bxne	lr
4000df70:	e3320000 	teq	r2, #0
4000df74:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000df78:	012fff1e 	bxeq	lr
4000df7c:	e92d4030 	push	{r4, r5, lr}
4000df80:	e3a04d0e 	mov	r4, #896	; 0x380
4000df84:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000df88:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000df8c:	eaffff6c 	b	4000dd44 <__adddf3+0x150>

4000df90 <__aeabi_ul2d>:
4000df90:	e1902001 	orrs	r2, r0, r1
4000df94:	012fff1e 	bxeq	lr
4000df98:	e92d4030 	push	{r4, r5, lr}
4000df9c:	e3a05000 	mov	r5, #0
4000dfa0:	ea000006 	b	4000dfc0 <__aeabi_l2d+0x1c>

4000dfa4 <__aeabi_l2d>:
4000dfa4:	e1902001 	orrs	r2, r0, r1
4000dfa8:	012fff1e 	bxeq	lr
4000dfac:	e92d4030 	push	{r4, r5, lr}
4000dfb0:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000dfb4:	5a000001 	bpl	4000dfc0 <__aeabi_l2d+0x1c>
4000dfb8:	e2700000 	rsbs	r0, r0, #0
4000dfbc:	e2e11000 	rsc	r1, r1, #0
4000dfc0:	e3a04b01 	mov	r4, #1024	; 0x400
4000dfc4:	e2844032 	add	r4, r4, #50	; 0x32
4000dfc8:	e1b0cb21 	lsrs	ip, r1, #22
4000dfcc:	0affff44 	beq	4000dce4 <__adddf3+0xf0>
4000dfd0:	e3a02003 	mov	r2, #3
4000dfd4:	e1b0c1ac 	lsrs	ip, ip, #3
4000dfd8:	12822003 	addne	r2, r2, #3
4000dfdc:	e1b0c1ac 	lsrs	ip, ip, #3
4000dfe0:	12822003 	addne	r2, r2, #3
4000dfe4:	e08221ac 	add	r2, r2, ip, lsr #3
4000dfe8:	e2623020 	rsb	r3, r2, #32
4000dfec:	e1a0c310 	lsl	ip, r0, r3
4000dff0:	e1a00230 	lsr	r0, r0, r2
4000dff4:	e1800311 	orr	r0, r0, r1, lsl r3
4000dff8:	e1a01231 	lsr	r1, r1, r2
4000dffc:	e0844002 	add	r4, r4, r2
4000e000:	eaffff37 	b	4000dce4 <__adddf3+0xf0>

4000e004 <__aeabi_dmul>:
4000e004:	e92d4070 	push	{r4, r5, r6, lr}
4000e008:	e3a0c0ff 	mov	ip, #255	; 0xff
4000e00c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000e010:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000e014:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000e018:	1134000c 	teqne	r4, ip
4000e01c:	1135000c 	teqne	r5, ip
4000e020:	0b000075 	bleq	4000e1fc <__aeabi_dmul+0x1f8>
4000e024:	e0844005 	add	r4, r4, r5
4000e028:	e0216003 	eor	r6, r1, r3
4000e02c:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000e030:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000e034:	e1905601 	orrs	r5, r0, r1, lsl #12
4000e038:	11925603 	orrsne	r5, r2, r3, lsl #12
4000e03c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e040:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000e044:	0a00001d 	beq	4000e0c0 <__aeabi_dmul+0xbc>
4000e048:	e08ec290 	umull	ip, lr, r0, r2
4000e04c:	e3a05000 	mov	r5, #0
4000e050:	e0a5e291 	umlal	lr, r5, r1, r2
4000e054:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000e058:	e0a5e390 	umlal	lr, r5, r0, r3
4000e05c:	e3a06000 	mov	r6, #0
4000e060:	e0a65391 	umlal	r5, r6, r1, r3
4000e064:	e33c0000 	teq	ip, #0
4000e068:	138ee001 	orrne	lr, lr, #1
4000e06c:	e24440ff 	sub	r4, r4, #255	; 0xff
4000e070:	e3560c02 	cmp	r6, #512	; 0x200
4000e074:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000e078:	2a000002 	bcs	4000e088 <__aeabi_dmul+0x84>
4000e07c:	e1b0e08e 	lsls	lr, lr, #1
4000e080:	e0b55005 	adcs	r5, r5, r5
4000e084:	e0a66006 	adc	r6, r6, r6
4000e088:	e1821586 	orr	r1, r2, r6, lsl #11
4000e08c:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000e090:	e1a00585 	lsl	r0, r5, #11
4000e094:	e1800aae 	orr	r0, r0, lr, lsr #21
4000e098:	e1a0e58e 	lsl	lr, lr, #11
4000e09c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000e0a0:	835c0c07 	cmphi	ip, #1792	; 0x700
4000e0a4:	8a000011 	bhi	4000e0f0 <__aeabi_dmul+0xec>
4000e0a8:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000e0ac:	01b0e0a0 	lsrseq	lr, r0, #1
4000e0b0:	e2b00000 	adcs	r0, r0, #0
4000e0b4:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e0b8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e0bc:	e12fff1e 	bx	lr
4000e0c0:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000e0c4:	e1861001 	orr	r1, r6, r1
4000e0c8:	e1800002 	orr	r0, r0, r2
4000e0cc:	e0211003 	eor	r1, r1, r3
4000e0d0:	e05440ac 	subs	r4, r4, ip, lsr #1
4000e0d4:	c074500c 	rsbsgt	r5, r4, ip
4000e0d8:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000e0dc:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000e0e0:	c12fff1e 	bxgt	lr
4000e0e4:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e0e8:	e3a0e000 	mov	lr, #0
4000e0ec:	e2544001 	subs	r4, r4, #1
4000e0f0:	ca00005d 	bgt	4000e26c <__aeabi_dmul+0x268>
4000e0f4:	e3740036 	cmn	r4, #54	; 0x36
4000e0f8:	d3a00000 	movle	r0, #0
4000e0fc:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000e100:	d8bd4070 	pople	{r4, r5, r6, lr}
4000e104:	d12fff1e 	bxle	lr
4000e108:	e2644000 	rsb	r4, r4, #0
4000e10c:	e2544020 	subs	r4, r4, #32
4000e110:	aa00001a 	bge	4000e180 <__aeabi_dmul+0x17c>
4000e114:	e294400c 	adds	r4, r4, #12
4000e118:	ca00000c 	bgt	4000e150 <__aeabi_dmul+0x14c>
4000e11c:	e2844014 	add	r4, r4, #20
4000e120:	e2645020 	rsb	r5, r4, #32
4000e124:	e1a03510 	lsl	r3, r0, r5
4000e128:	e1a00430 	lsr	r0, r0, r4
4000e12c:	e1800511 	orr	r0, r0, r1, lsl r5
4000e130:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000e134:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000e138:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000e13c:	e0a21431 	adc	r1, r2, r1, lsr r4
4000e140:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e144:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e148:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e14c:	e12fff1e 	bx	lr
4000e150:	e264400c 	rsb	r4, r4, #12
4000e154:	e2645020 	rsb	r5, r4, #32
4000e158:	e1a03410 	lsl	r3, r0, r4
4000e15c:	e1a00530 	lsr	r0, r0, r5
4000e160:	e1800411 	orr	r0, r0, r1, lsl r4
4000e164:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e168:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000e16c:	e2a11000 	adc	r1, r1, #0
4000e170:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e174:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e178:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e17c:	e12fff1e 	bx	lr
4000e180:	e2645020 	rsb	r5, r4, #32
4000e184:	e18ee510 	orr	lr, lr, r0, lsl r5
4000e188:	e1a03430 	lsr	r3, r0, r4
4000e18c:	e1833511 	orr	r3, r3, r1, lsl r5
4000e190:	e1a00431 	lsr	r0, r1, r4
4000e194:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e198:	e1c00431 	bic	r0, r0, r1, lsr r4
4000e19c:	e0800fa3 	add	r0, r0, r3, lsr #31
4000e1a0:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e1a4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e1a8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e1ac:	e12fff1e 	bx	lr
4000e1b0:	e3340000 	teq	r4, #0
4000e1b4:	1a000008 	bne	4000e1dc <__aeabi_dmul+0x1d8>
4000e1b8:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000e1bc:	e1b00080 	lsls	r0, r0, #1
4000e1c0:	e0a11001 	adc	r1, r1, r1
4000e1c4:	e3110601 	tst	r1, #1048576	; 0x100000
4000e1c8:	02444001 	subeq	r4, r4, #1
4000e1cc:	0afffffa 	beq	4000e1bc <__aeabi_dmul+0x1b8>
4000e1d0:	e1811006 	orr	r1, r1, r6
4000e1d4:	e3350000 	teq	r5, #0
4000e1d8:	112fff1e 	bxne	lr
4000e1dc:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000e1e0:	e1b02082 	lsls	r2, r2, #1
4000e1e4:	e0a33003 	adc	r3, r3, r3
4000e1e8:	e3130601 	tst	r3, #1048576	; 0x100000
4000e1ec:	02455001 	subeq	r5, r5, #1
4000e1f0:	0afffffa 	beq	4000e1e0 <__aeabi_dmul+0x1dc>
4000e1f4:	e1833006 	orr	r3, r3, r6
4000e1f8:	e12fff1e 	bx	lr
4000e1fc:	e134000c 	teq	r4, ip
4000e200:	e00c5a23 	and	r5, ip, r3, lsr #20
4000e204:	1135000c 	teqne	r5, ip
4000e208:	0a000007 	beq	4000e22c <__aeabi_dmul+0x228>
4000e20c:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e210:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e214:	1affffe5 	bne	4000e1b0 <__aeabi_dmul+0x1ac>
4000e218:	e0211003 	eor	r1, r1, r3
4000e21c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e220:	e3a00000 	mov	r0, #0
4000e224:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e228:	e12fff1e 	bx	lr
4000e22c:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e230:	01a00002 	moveq	r0, r2
4000e234:	01a01003 	moveq	r1, r3
4000e238:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e23c:	0a000010 	beq	4000e284 <__aeabi_dmul+0x280>
4000e240:	e134000c 	teq	r4, ip
4000e244:	1a000001 	bne	4000e250 <__aeabi_dmul+0x24c>
4000e248:	e1906601 	orrs	r6, r0, r1, lsl #12
4000e24c:	1a00000c 	bne	4000e284 <__aeabi_dmul+0x280>
4000e250:	e135000c 	teq	r5, ip
4000e254:	1a000003 	bne	4000e268 <__aeabi_dmul+0x264>
4000e258:	e1926603 	orrs	r6, r2, r3, lsl #12
4000e25c:	11a00002 	movne	r0, r2
4000e260:	11a01003 	movne	r1, r3
4000e264:	1a000006 	bne	4000e284 <__aeabi_dmul+0x280>
4000e268:	e0211003 	eor	r1, r1, r3
4000e26c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e270:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e274:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000e278:	e3a00000 	mov	r0, #0
4000e27c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e280:	e12fff1e 	bx	lr
4000e284:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e288:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000e28c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e290:	e12fff1e 	bx	lr

4000e294 <__aeabi_ddiv>:
4000e294:	e92d4070 	push	{r4, r5, r6, lr}
4000e298:	e3a0c0ff 	mov	ip, #255	; 0xff
4000e29c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000e2a0:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000e2a4:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000e2a8:	1134000c 	teqne	r4, ip
4000e2ac:	1135000c 	teqne	r5, ip
4000e2b0:	0b00005e 	bleq	4000e430 <__aeabi_ddiv+0x19c>
4000e2b4:	e0444005 	sub	r4, r4, r5
4000e2b8:	e021e003 	eor	lr, r1, r3
4000e2bc:	e1925603 	orrs	r5, r2, r3, lsl #12
4000e2c0:	e1a01601 	lsl	r1, r1, #12
4000e2c4:	0a00004c 	beq	4000e3fc <__aeabi_ddiv+0x168>
4000e2c8:	e1a03603 	lsl	r3, r3, #12
4000e2cc:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000e2d0:	e1853223 	orr	r3, r5, r3, lsr #4
4000e2d4:	e1833c22 	orr	r3, r3, r2, lsr #24
4000e2d8:	e1a02402 	lsl	r2, r2, #8
4000e2dc:	e1855221 	orr	r5, r5, r1, lsr #4
4000e2e0:	e1855c20 	orr	r5, r5, r0, lsr #24
4000e2e4:	e1a06400 	lsl	r6, r0, #8
4000e2e8:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000e2ec:	e1550003 	cmp	r5, r3
4000e2f0:	01560002 	cmpeq	r6, r2
4000e2f4:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000e2f8:	e2844c03 	add	r4, r4, #768	; 0x300
4000e2fc:	2a000001 	bcs	4000e308 <__aeabi_ddiv+0x74>
4000e300:	e1b030a3 	lsrs	r3, r3, #1
4000e304:	e1a02062 	rrx	r2, r2
4000e308:	e0566002 	subs	r6, r6, r2
4000e30c:	e0c55003 	sbc	r5, r5, r3
4000e310:	e1b030a3 	lsrs	r3, r3, #1
4000e314:	e1a02062 	rrx	r2, r2
4000e318:	e3a00601 	mov	r0, #1048576	; 0x100000
4000e31c:	e3a0c702 	mov	ip, #524288	; 0x80000
4000e320:	e056e002 	subs	lr, r6, r2
4000e324:	e0d5e003 	sbcs	lr, r5, r3
4000e328:	20466002 	subcs	r6, r6, r2
4000e32c:	21a0500e 	movcs	r5, lr
4000e330:	2180000c 	orrcs	r0, r0, ip
4000e334:	e1b030a3 	lsrs	r3, r3, #1
4000e338:	e1a02062 	rrx	r2, r2
4000e33c:	e056e002 	subs	lr, r6, r2
4000e340:	e0d5e003 	sbcs	lr, r5, r3
4000e344:	20466002 	subcs	r6, r6, r2
4000e348:	21a0500e 	movcs	r5, lr
4000e34c:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000e350:	e1b030a3 	lsrs	r3, r3, #1
4000e354:	e1a02062 	rrx	r2, r2
4000e358:	e056e002 	subs	lr, r6, r2
4000e35c:	e0d5e003 	sbcs	lr, r5, r3
4000e360:	20466002 	subcs	r6, r6, r2
4000e364:	21a0500e 	movcs	r5, lr
4000e368:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000e36c:	e1b030a3 	lsrs	r3, r3, #1
4000e370:	e1a02062 	rrx	r2, r2
4000e374:	e056e002 	subs	lr, r6, r2
4000e378:	e0d5e003 	sbcs	lr, r5, r3
4000e37c:	20466002 	subcs	r6, r6, r2
4000e380:	21a0500e 	movcs	r5, lr
4000e384:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000e388:	e195e006 	orrs	lr, r5, r6
4000e38c:	0a00000d 	beq	4000e3c8 <__aeabi_ddiv+0x134>
4000e390:	e1a05205 	lsl	r5, r5, #4
4000e394:	e1855e26 	orr	r5, r5, r6, lsr #28
4000e398:	e1a06206 	lsl	r6, r6, #4
4000e39c:	e1a03183 	lsl	r3, r3, #3
4000e3a0:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000e3a4:	e1a02182 	lsl	r2, r2, #3
4000e3a8:	e1b0c22c 	lsrs	ip, ip, #4
4000e3ac:	1affffdb 	bne	4000e320 <__aeabi_ddiv+0x8c>
4000e3b0:	e3110601 	tst	r1, #1048576	; 0x100000
4000e3b4:	1a000006 	bne	4000e3d4 <__aeabi_ddiv+0x140>
4000e3b8:	e1811000 	orr	r1, r1, r0
4000e3bc:	e3a00000 	mov	r0, #0
4000e3c0:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000e3c4:	eaffffd5 	b	4000e320 <__aeabi_ddiv+0x8c>
4000e3c8:	e3110601 	tst	r1, #1048576	; 0x100000
4000e3cc:	01811000 	orreq	r1, r1, r0
4000e3d0:	03a00000 	moveq	r0, #0
4000e3d4:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000e3d8:	835c0c07 	cmphi	ip, #1792	; 0x700
4000e3dc:	8affff43 	bhi	4000e0f0 <__aeabi_dmul+0xec>
4000e3e0:	e055c003 	subs	ip, r5, r3
4000e3e4:	0056c002 	subseq	ip, r6, r2
4000e3e8:	01b0c0a0 	lsrseq	ip, r0, #1
4000e3ec:	e2b00000 	adcs	r0, r0, #0
4000e3f0:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e3f4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e3f8:	e12fff1e 	bx	lr
4000e3fc:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000e400:	e18e1621 	orr	r1, lr, r1, lsr #12
4000e404:	e09440ac 	adds	r4, r4, ip, lsr #1
4000e408:	c074500c 	rsbsgt	r5, r4, ip
4000e40c:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000e410:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000e414:	c12fff1e 	bxgt	lr
4000e418:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e41c:	e3a0e000 	mov	lr, #0
4000e420:	e2544001 	subs	r4, r4, #1
4000e424:	eaffff31 	b	4000e0f0 <__aeabi_dmul+0xec>
4000e428:	e185e006 	orr	lr, r5, r6
4000e42c:	eaffff2f 	b	4000e0f0 <__aeabi_dmul+0xec>
4000e430:	e00c5a23 	and	r5, ip, r3, lsr #20
4000e434:	e134000c 	teq	r4, ip
4000e438:	0135000c 	teqeq	r5, ip
4000e43c:	0affff90 	beq	4000e284 <__aeabi_dmul+0x280>
4000e440:	e134000c 	teq	r4, ip
4000e444:	1a000006 	bne	4000e464 <__aeabi_ddiv+0x1d0>
4000e448:	e1904601 	orrs	r4, r0, r1, lsl #12
4000e44c:	1affff8c 	bne	4000e284 <__aeabi_dmul+0x280>
4000e450:	e135000c 	teq	r5, ip
4000e454:	1affff83 	bne	4000e268 <__aeabi_dmul+0x264>
4000e458:	e1a00002 	mov	r0, r2
4000e45c:	e1a01003 	mov	r1, r3
4000e460:	eaffff87 	b	4000e284 <__aeabi_dmul+0x280>
4000e464:	e135000c 	teq	r5, ip
4000e468:	1a000004 	bne	4000e480 <__aeabi_ddiv+0x1ec>
4000e46c:	e1925603 	orrs	r5, r2, r3, lsl #12
4000e470:	0affff68 	beq	4000e218 <__aeabi_dmul+0x214>
4000e474:	e1a00002 	mov	r0, r2
4000e478:	e1a01003 	mov	r1, r3
4000e47c:	eaffff80 	b	4000e284 <__aeabi_dmul+0x280>
4000e480:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e484:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e488:	1affff48 	bne	4000e1b0 <__aeabi_dmul+0x1ac>
4000e48c:	e1904081 	orrs	r4, r0, r1, lsl #1
4000e490:	1affff74 	bne	4000e268 <__aeabi_dmul+0x264>
4000e494:	e1925083 	orrs	r5, r2, r3, lsl #1
4000e498:	1affff5e 	bne	4000e218 <__aeabi_dmul+0x214>
4000e49c:	eaffff78 	b	4000e284 <__aeabi_dmul+0x280>

4000e4a0 <__gedf2>:
4000e4a0:	e3e0c000 	mvn	ip, #0
4000e4a4:	ea000002 	b	4000e4b4 <__cmpdf2+0x4>

4000e4a8 <__ledf2>:
4000e4a8:	e3a0c001 	mov	ip, #1
4000e4ac:	ea000000 	b	4000e4b4 <__cmpdf2+0x4>

4000e4b0 <__cmpdf2>:
4000e4b0:	e3a0c001 	mov	ip, #1
4000e4b4:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000e4b8:	e1a0c081 	lsl	ip, r1, #1
4000e4bc:	e1f0cacc 	mvns	ip, ip, asr #21
4000e4c0:	e1a0c083 	lsl	ip, r3, #1
4000e4c4:	11f0cacc 	mvnsne	ip, ip, asr #21
4000e4c8:	0a00000e 	beq	4000e508 <__cmpdf2+0x58>
4000e4cc:	e28dd004 	add	sp, sp, #4
4000e4d0:	e190c081 	orrs	ip, r0, r1, lsl #1
4000e4d4:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000e4d8:	11310003 	teqne	r1, r3
4000e4dc:	01300002 	teqeq	r0, r2
4000e4e0:	03a00000 	moveq	r0, #0
4000e4e4:	012fff1e 	bxeq	lr
4000e4e8:	e3700000 	cmn	r0, #0
4000e4ec:	e1310003 	teq	r1, r3
4000e4f0:	51510003 	cmppl	r1, r3
4000e4f4:	01500002 	cmpeq	r0, r2
4000e4f8:	21a00fc3 	asrcs	r0, r3, #31
4000e4fc:	31e00fc3 	mvncc	r0, r3, asr #31
4000e500:	e3800001 	orr	r0, r0, #1
4000e504:	e12fff1e 	bx	lr
4000e508:	e1a0c081 	lsl	ip, r1, #1
4000e50c:	e1f0cacc 	mvns	ip, ip, asr #21
4000e510:	1a000001 	bne	4000e51c <__cmpdf2+0x6c>
4000e514:	e190c601 	orrs	ip, r0, r1, lsl #12
4000e518:	1a000004 	bne	4000e530 <__cmpdf2+0x80>
4000e51c:	e1a0c083 	lsl	ip, r3, #1
4000e520:	e1f0cacc 	mvns	ip, ip, asr #21
4000e524:	1affffe8 	bne	4000e4cc <__cmpdf2+0x1c>
4000e528:	e192c603 	orrs	ip, r2, r3, lsl #12
4000e52c:	0affffe6 	beq	4000e4cc <__cmpdf2+0x1c>
4000e530:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000e534:	e12fff1e 	bx	lr

4000e538 <__aeabi_cdrcmple>:
4000e538:	e1a0c000 	mov	ip, r0
4000e53c:	e1a00002 	mov	r0, r2
4000e540:	e1a0200c 	mov	r2, ip
4000e544:	e1a0c001 	mov	ip, r1
4000e548:	e1a01003 	mov	r1, r3
4000e54c:	e1a0300c 	mov	r3, ip
4000e550:	eaffffff 	b	4000e554 <__aeabi_cdcmpeq>

4000e554 <__aeabi_cdcmpeq>:
4000e554:	e92d4001 	push	{r0, lr}
4000e558:	ebffffd4 	bl	4000e4b0 <__cmpdf2>
4000e55c:	e3500000 	cmp	r0, #0
4000e560:	43700000 	cmnmi	r0, #0
4000e564:	e8bd4001 	pop	{r0, lr}
4000e568:	e12fff1e 	bx	lr

4000e56c <__aeabi_dcmpeq>:
4000e56c:	e52de008 	str	lr, [sp, #-8]!
4000e570:	ebfffff7 	bl	4000e554 <__aeabi_cdcmpeq>
4000e574:	03a00001 	moveq	r0, #1
4000e578:	13a00000 	movne	r0, #0
4000e57c:	e49de008 	ldr	lr, [sp], #8
4000e580:	e12fff1e 	bx	lr

4000e584 <__aeabi_dcmplt>:
4000e584:	e52de008 	str	lr, [sp, #-8]!
4000e588:	ebfffff1 	bl	4000e554 <__aeabi_cdcmpeq>
4000e58c:	33a00001 	movcc	r0, #1
4000e590:	23a00000 	movcs	r0, #0
4000e594:	e49de008 	ldr	lr, [sp], #8
4000e598:	e12fff1e 	bx	lr

4000e59c <__aeabi_dcmple>:
4000e59c:	e52de008 	str	lr, [sp, #-8]!
4000e5a0:	ebffffeb 	bl	4000e554 <__aeabi_cdcmpeq>
4000e5a4:	93a00001 	movls	r0, #1
4000e5a8:	83a00000 	movhi	r0, #0
4000e5ac:	e49de008 	ldr	lr, [sp], #8
4000e5b0:	e12fff1e 	bx	lr

4000e5b4 <__aeabi_dcmpge>:
4000e5b4:	e52de008 	str	lr, [sp, #-8]!
4000e5b8:	ebffffde 	bl	4000e538 <__aeabi_cdrcmple>
4000e5bc:	93a00001 	movls	r0, #1
4000e5c0:	83a00000 	movhi	r0, #0
4000e5c4:	e49de008 	ldr	lr, [sp], #8
4000e5c8:	e12fff1e 	bx	lr

4000e5cc <__aeabi_dcmpgt>:
4000e5cc:	e52de008 	str	lr, [sp, #-8]!
4000e5d0:	ebffffd8 	bl	4000e538 <__aeabi_cdrcmple>
4000e5d4:	33a00001 	movcc	r0, #1
4000e5d8:	23a00000 	movcs	r0, #0
4000e5dc:	e49de008 	ldr	lr, [sp], #8
4000e5e0:	e12fff1e 	bx	lr

4000e5e4 <__aeabi_d2iz>:
4000e5e4:	e1a02081 	lsl	r2, r1, #1
4000e5e8:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000e5ec:	2a00000c 	bcs	4000e624 <__aeabi_d2iz+0x40>
4000e5f0:	5a000009 	bpl	4000e61c <__aeabi_d2iz+0x38>
4000e5f4:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000e5f8:	e0532ac2 	subs	r2, r3, r2, asr #21
4000e5fc:	9a00000a 	bls	4000e62c <__aeabi_d2iz+0x48>
4000e600:	e1a03581 	lsl	r3, r1, #11
4000e604:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000e608:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000e60c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000e610:	e1a00233 	lsr	r0, r3, r2
4000e614:	12600000 	rsbne	r0, r0, #0
4000e618:	e12fff1e 	bx	lr
4000e61c:	e3a00000 	mov	r0, #0
4000e620:	e12fff1e 	bx	lr
4000e624:	e1900601 	orrs	r0, r0, r1, lsl #12
4000e628:	1a000002 	bne	4000e638 <__aeabi_d2iz+0x54>
4000e62c:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000e630:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000e634:	e12fff1e 	bx	lr
4000e638:	e3a00000 	mov	r0, #0
4000e63c:	e12fff1e 	bx	lr

4000e640 <__aeabi_uldivmod>:
4000e640:	e3530000 	cmp	r3, #0
4000e644:	03520000 	cmpeq	r2, #0
4000e648:	1a000004 	bne	4000e660 <__aeabi_uldivmod+0x20>
4000e64c:	e3510000 	cmp	r1, #0
4000e650:	03500000 	cmpeq	r0, #0
4000e654:	13e01000 	mvnne	r1, #0
4000e658:	13e00000 	mvnne	r0, #0
4000e65c:	eafffd60 	b	4000dbe4 <__aeabi_idiv0>
4000e660:	e24dd008 	sub	sp, sp, #8
4000e664:	e92d6000 	push	{sp, lr}
4000e668:	eb000014 	bl	4000e6c0 <__gnu_uldivmod_helper>
4000e66c:	e59de004 	ldr	lr, [sp, #4]
4000e670:	e28dd008 	add	sp, sp, #8
4000e674:	e8bd000c 	pop	{r2, r3}
4000e678:	e12fff1e 	bx	lr

4000e67c <__gnu_ldivmod_helper>:
4000e67c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000e680:	e59d9020 	ldr	r9, [sp, #32]
4000e684:	e1a08002 	mov	r8, r2
4000e688:	e1a0a003 	mov	sl, r3
4000e68c:	e1a06000 	mov	r6, r0
4000e690:	e1a07001 	mov	r7, r1
4000e694:	eb000019 	bl	4000e700 <__divdi3>
4000e698:	e0030198 	mul	r3, r8, r1
4000e69c:	e1a02000 	mov	r2, r0
4000e6a0:	e0854098 	umull	r4, r5, r8, r0
4000e6a4:	e022329a 	mla	r2, sl, r2, r3
4000e6a8:	e0825005 	add	r5, r2, r5
4000e6ac:	e0564004 	subs	r4, r6, r4
4000e6b0:	e0c75005 	sbc	r5, r7, r5
4000e6b4:	e8890030 	stm	r9, {r4, r5}
4000e6b8:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000e6bc:	e12fff1e 	bx	lr

4000e6c0 <__gnu_uldivmod_helper>:
4000e6c0:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000e6c4:	e59d9020 	ldr	r9, [sp, #32]
4000e6c8:	e1a06000 	mov	r6, r0
4000e6cc:	e1a07001 	mov	r7, r1
4000e6d0:	e1a08002 	mov	r8, r2
4000e6d4:	e1a04003 	mov	r4, r3
4000e6d8:	eb00013c 	bl	4000ebd0 <__udivdi3>
4000e6dc:	e0030490 	mul	r3, r0, r4
4000e6e0:	e0854890 	umull	r4, r5, r0, r8
4000e6e4:	e0283891 	mla	r8, r1, r8, r3
4000e6e8:	e0885005 	add	r5, r8, r5
4000e6ec:	e0564004 	subs	r4, r6, r4
4000e6f0:	e0c75005 	sbc	r5, r7, r5
4000e6f4:	e8890030 	stm	r9, {r4, r5}
4000e6f8:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000e6fc:	e12fff1e 	bx	lr

4000e700 <__divdi3>:
4000e700:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e704:	e2704000 	rsbs	r4, r0, #0
4000e708:	e2e15000 	rsc	r5, r1, #0
4000e70c:	e3510000 	cmp	r1, #0
4000e710:	e3e06000 	mvn	r6, #0
4000e714:	a1a04000 	movge	r4, r0
4000e718:	a1a05001 	movge	r5, r1
4000e71c:	a3a06000 	movge	r6, #0
4000e720:	e3530000 	cmp	r3, #0
4000e724:	e24dd014 	sub	sp, sp, #20
4000e728:	ba000098 	blt	4000e990 <__divdi3+0x290>
4000e72c:	e3530000 	cmp	r3, #0
4000e730:	e1a0c004 	mov	ip, r4
4000e734:	e1a0b005 	mov	fp, r5
4000e738:	e1a0a002 	mov	sl, r2
4000e73c:	e1a01003 	mov	r1, r3
4000e740:	e1a08002 	mov	r8, r2
4000e744:	e1a07004 	mov	r7, r4
4000e748:	e1a09005 	mov	r9, r5
4000e74c:	1a000040 	bne	4000e854 <__divdi3+0x154>
4000e750:	e1520005 	cmp	r2, r5
4000e754:	9a000052 	bls	4000e8a4 <__divdi3+0x1a4>
4000e758:	e1a00002 	mov	r0, r2
4000e75c:	eb000237 	bl	4000f040 <__clzsi2>
4000e760:	e3500000 	cmp	r0, #0
4000e764:	12603020 	rsbne	r3, r0, #32
4000e768:	11a03334 	lsrne	r3, r4, r3
4000e76c:	11a0801a 	lslne	r8, sl, r0
4000e770:	11839015 	orrne	r9, r3, r5, lsl r0
4000e774:	11a07014 	lslne	r7, r4, r0
4000e778:	e1a04828 	lsr	r4, r8, #16
4000e77c:	e1a01004 	mov	r1, r4
4000e780:	e1a00009 	mov	r0, r9
4000e784:	ebfffcd1 	bl	4000dad0 <__aeabi_uidiv>
4000e788:	e1a01004 	mov	r1, r4
4000e78c:	e1a0b000 	mov	fp, r0
4000e790:	e1a00009 	mov	r0, r9
4000e794:	ebfffd0a 	bl	4000dbc4 <__aeabi_uidivmod>
4000e798:	e1a0a808 	lsl	sl, r8, #16
4000e79c:	e1a0a82a 	lsr	sl, sl, #16
4000e7a0:	e0000b9a 	mul	r0, sl, fp
4000e7a4:	e1a02827 	lsr	r2, r7, #16
4000e7a8:	e1821801 	orr	r1, r2, r1, lsl #16
4000e7ac:	e1500001 	cmp	r0, r1
4000e7b0:	9a000007 	bls	4000e7d4 <__divdi3+0xd4>
4000e7b4:	e0911008 	adds	r1, r1, r8
4000e7b8:	e24b3001 	sub	r3, fp, #1
4000e7bc:	2a000003 	bcs	4000e7d0 <__divdi3+0xd0>
4000e7c0:	e1500001 	cmp	r0, r1
4000e7c4:	824bb002 	subhi	fp, fp, #2
4000e7c8:	80811008 	addhi	r1, r1, r8
4000e7cc:	8a000000 	bhi	4000e7d4 <__divdi3+0xd4>
4000e7d0:	e1a0b003 	mov	fp, r3
4000e7d4:	e0609001 	rsb	r9, r0, r1
4000e7d8:	e1a00009 	mov	r0, r9
4000e7dc:	e1a01004 	mov	r1, r4
4000e7e0:	ebfffcba 	bl	4000dad0 <__aeabi_uidiv>
4000e7e4:	e1a01004 	mov	r1, r4
4000e7e8:	e1a05000 	mov	r5, r0
4000e7ec:	e1a00009 	mov	r0, r9
4000e7f0:	ebfffcf3 	bl	4000dbc4 <__aeabi_uidivmod>
4000e7f4:	e00a0a95 	mul	sl, r5, sl
4000e7f8:	e1a07807 	lsl	r7, r7, #16
4000e7fc:	e1a07827 	lsr	r7, r7, #16
4000e800:	e1871801 	orr	r1, r7, r1, lsl #16
4000e804:	e15a0001 	cmp	sl, r1
4000e808:	9a000006 	bls	4000e828 <__divdi3+0x128>
4000e80c:	e0918008 	adds	r8, r1, r8
4000e810:	e2453001 	sub	r3, r5, #1
4000e814:	2a000002 	bcs	4000e824 <__divdi3+0x124>
4000e818:	e15a0008 	cmp	sl, r8
4000e81c:	82455002 	subhi	r5, r5, #2
4000e820:	8a000000 	bhi	4000e828 <__divdi3+0x128>
4000e824:	e1a05003 	mov	r5, r3
4000e828:	e185380b 	orr	r3, r5, fp, lsl #16
4000e82c:	e3a04000 	mov	r4, #0
4000e830:	e3560000 	cmp	r6, #0
4000e834:	e1a00003 	mov	r0, r3
4000e838:	e1a01004 	mov	r1, r4
4000e83c:	0a000001 	beq	4000e848 <__divdi3+0x148>
4000e840:	e2700000 	rsbs	r0, r0, #0
4000e844:	e2e11000 	rsc	r1, r1, #0
4000e848:	e28dd014 	add	sp, sp, #20
4000e84c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e850:	e12fff1e 	bx	lr
4000e854:	e1530005 	cmp	r3, r5
4000e858:	83a04000 	movhi	r4, #0
4000e85c:	81a03004 	movhi	r3, r4
4000e860:	8afffff2 	bhi	4000e830 <__divdi3+0x130>
4000e864:	e1a00003 	mov	r0, r3
4000e868:	e58d100c 	str	r1, [sp, #12]
4000e86c:	e58dc008 	str	ip, [sp, #8]
4000e870:	eb0001f2 	bl	4000f040 <__clzsi2>
4000e874:	e2505000 	subs	r5, r0, #0
4000e878:	e59d100c 	ldr	r1, [sp, #12]
4000e87c:	e59dc008 	ldr	ip, [sp, #8]
4000e880:	1a00007f 	bne	4000ea84 <__divdi3+0x384>
4000e884:	e151000b 	cmp	r1, fp
4000e888:	215a000c 	cmpcs	sl, ip
4000e88c:	83a04000 	movhi	r4, #0
4000e890:	93a04001 	movls	r4, #1
4000e894:	93a03001 	movls	r3, #1
4000e898:	91a04005 	movls	r4, r5
4000e89c:	81a03004 	movhi	r3, r4
4000e8a0:	eaffffe2 	b	4000e830 <__divdi3+0x130>
4000e8a4:	e3520000 	cmp	r2, #0
4000e8a8:	1a000003 	bne	4000e8bc <__divdi3+0x1bc>
4000e8ac:	e1a01002 	mov	r1, r2
4000e8b0:	e3a00001 	mov	r0, #1
4000e8b4:	ebfffc85 	bl	4000dad0 <__aeabi_uidiv>
4000e8b8:	e1a08000 	mov	r8, r0
4000e8bc:	e1a00008 	mov	r0, r8
4000e8c0:	eb0001de 	bl	4000f040 <__clzsi2>
4000e8c4:	e2503000 	subs	r3, r0, #0
4000e8c8:	1a000034 	bne	4000e9a0 <__divdi3+0x2a0>
4000e8cc:	e1a0a808 	lsl	sl, r8, #16
4000e8d0:	e0689009 	rsb	r9, r8, r9
4000e8d4:	e1a0a82a 	lsr	sl, sl, #16
4000e8d8:	e1a05828 	lsr	r5, r8, #16
4000e8dc:	e3a04001 	mov	r4, #1
4000e8e0:	e1a01005 	mov	r1, r5
4000e8e4:	e1a00009 	mov	r0, r9
4000e8e8:	ebfffc78 	bl	4000dad0 <__aeabi_uidiv>
4000e8ec:	e1a01005 	mov	r1, r5
4000e8f0:	e1a0b000 	mov	fp, r0
4000e8f4:	e1a00009 	mov	r0, r9
4000e8f8:	ebfffcb1 	bl	4000dbc4 <__aeabi_uidivmod>
4000e8fc:	e0000b9a 	mul	r0, sl, fp
4000e900:	e1a02827 	lsr	r2, r7, #16
4000e904:	e1821801 	orr	r1, r2, r1, lsl #16
4000e908:	e1500001 	cmp	r0, r1
4000e90c:	9a000006 	bls	4000e92c <__divdi3+0x22c>
4000e910:	e0911008 	adds	r1, r1, r8
4000e914:	e24b3001 	sub	r3, fp, #1
4000e918:	2a0000a4 	bcs	4000ebb0 <__divdi3+0x4b0>
4000e91c:	e1500001 	cmp	r0, r1
4000e920:	824bb002 	subhi	fp, fp, #2
4000e924:	80811008 	addhi	r1, r1, r8
4000e928:	9a0000a0 	bls	4000ebb0 <__divdi3+0x4b0>
4000e92c:	e0602001 	rsb	r2, r0, r1
4000e930:	e1a00002 	mov	r0, r2
4000e934:	e1a01005 	mov	r1, r5
4000e938:	e58d200c 	str	r2, [sp, #12]
4000e93c:	ebfffc63 	bl	4000dad0 <__aeabi_uidiv>
4000e940:	e59d200c 	ldr	r2, [sp, #12]
4000e944:	e1a09000 	mov	r9, r0
4000e948:	e1a01005 	mov	r1, r5
4000e94c:	e1a00002 	mov	r0, r2
4000e950:	ebfffc9b 	bl	4000dbc4 <__aeabi_uidivmod>
4000e954:	e00a0a99 	mul	sl, r9, sl
4000e958:	e1a07807 	lsl	r7, r7, #16
4000e95c:	e1a07827 	lsr	r7, r7, #16
4000e960:	e1871801 	orr	r1, r7, r1, lsl #16
4000e964:	e15a0001 	cmp	sl, r1
4000e968:	9a000006 	bls	4000e988 <__divdi3+0x288>
4000e96c:	e0918008 	adds	r8, r1, r8
4000e970:	e2493001 	sub	r3, r9, #1
4000e974:	2a000002 	bcs	4000e984 <__divdi3+0x284>
4000e978:	e15a0008 	cmp	sl, r8
4000e97c:	82499002 	subhi	r9, r9, #2
4000e980:	8a000000 	bhi	4000e988 <__divdi3+0x288>
4000e984:	e1a09003 	mov	r9, r3
4000e988:	e189380b 	orr	r3, r9, fp, lsl #16
4000e98c:	eaffffa7 	b	4000e830 <__divdi3+0x130>
4000e990:	e1e06006 	mvn	r6, r6
4000e994:	e2722000 	rsbs	r2, r2, #0
4000e998:	e2e33000 	rsc	r3, r3, #0
4000e99c:	eaffff62 	b	4000e72c <__divdi3+0x2c>
4000e9a0:	e1a08318 	lsl	r8, r8, r3
4000e9a4:	e263b020 	rsb	fp, r3, #32
4000e9a8:	e1a04b39 	lsr	r4, r9, fp
4000e9ac:	e1a0bb37 	lsr	fp, r7, fp
4000e9b0:	e1a05828 	lsr	r5, r8, #16
4000e9b4:	e1a01005 	mov	r1, r5
4000e9b8:	e1a00004 	mov	r0, r4
4000e9bc:	e18bb319 	orr	fp, fp, r9, lsl r3
4000e9c0:	e1a07317 	lsl	r7, r7, r3
4000e9c4:	ebfffc41 	bl	4000dad0 <__aeabi_uidiv>
4000e9c8:	e1a01005 	mov	r1, r5
4000e9cc:	e1a03000 	mov	r3, r0
4000e9d0:	e1a00004 	mov	r0, r4
4000e9d4:	e58d3004 	str	r3, [sp, #4]
4000e9d8:	ebfffc79 	bl	4000dbc4 <__aeabi_uidivmod>
4000e9dc:	e1a0a808 	lsl	sl, r8, #16
4000e9e0:	e59d3004 	ldr	r3, [sp, #4]
4000e9e4:	e1a0a82a 	lsr	sl, sl, #16
4000e9e8:	e000039a 	mul	r0, sl, r3
4000e9ec:	e1a0282b 	lsr	r2, fp, #16
4000e9f0:	e1821801 	orr	r1, r2, r1, lsl #16
4000e9f4:	e1500001 	cmp	r0, r1
4000e9f8:	9a000006 	bls	4000ea18 <__divdi3+0x318>
4000e9fc:	e0911008 	adds	r1, r1, r8
4000ea00:	e2432001 	sub	r2, r3, #1
4000ea04:	2a00006f 	bcs	4000ebc8 <__divdi3+0x4c8>
4000ea08:	e1500001 	cmp	r0, r1
4000ea0c:	82433002 	subhi	r3, r3, #2
4000ea10:	80811008 	addhi	r1, r1, r8
4000ea14:	9a00006b 	bls	4000ebc8 <__divdi3+0x4c8>
4000ea18:	e0609001 	rsb	r9, r0, r1
4000ea1c:	e1a00009 	mov	r0, r9
4000ea20:	e1a01005 	mov	r1, r5
4000ea24:	e58d3004 	str	r3, [sp, #4]
4000ea28:	ebfffc28 	bl	4000dad0 <__aeabi_uidiv>
4000ea2c:	e1a01005 	mov	r1, r5
4000ea30:	e1a04000 	mov	r4, r0
4000ea34:	e1a00009 	mov	r0, r9
4000ea38:	ebfffc61 	bl	4000dbc4 <__aeabi_uidivmod>
4000ea3c:	e009049a 	mul	r9, sl, r4
4000ea40:	e1a0b80b 	lsl	fp, fp, #16
4000ea44:	e1a0b82b 	lsr	fp, fp, #16
4000ea48:	e18b1801 	orr	r1, fp, r1, lsl #16
4000ea4c:	e1590001 	cmp	r9, r1
4000ea50:	e59d3004 	ldr	r3, [sp, #4]
4000ea54:	9a000007 	bls	4000ea78 <__divdi3+0x378>
4000ea58:	e0911008 	adds	r1, r1, r8
4000ea5c:	e2442001 	sub	r2, r4, #1
4000ea60:	2a000003 	bcs	4000ea74 <__divdi3+0x374>
4000ea64:	e1590001 	cmp	r9, r1
4000ea68:	82444002 	subhi	r4, r4, #2
4000ea6c:	80811008 	addhi	r1, r1, r8
4000ea70:	8a000000 	bhi	4000ea78 <__divdi3+0x378>
4000ea74:	e1a04002 	mov	r4, r2
4000ea78:	e0699001 	rsb	r9, r9, r1
4000ea7c:	e1844803 	orr	r4, r4, r3, lsl #16
4000ea80:	eaffff96 	b	4000e8e0 <__divdi3+0x1e0>
4000ea84:	e2653020 	rsb	r3, r5, #32
4000ea88:	e1a0833a 	lsr	r8, sl, r3
4000ea8c:	e1888511 	orr	r8, r8, r1, lsl r5
4000ea90:	e1a0233b 	lsr	r2, fp, r3
4000ea94:	e1a03337 	lsr	r3, r7, r3
4000ea98:	e1a09828 	lsr	r9, r8, #16
4000ea9c:	e1a01009 	mov	r1, r9
4000eaa0:	e1a00002 	mov	r0, r2
4000eaa4:	e183b51b 	orr	fp, r3, fp, lsl r5
4000eaa8:	e58d200c 	str	r2, [sp, #12]
4000eaac:	ebfffc07 	bl	4000dad0 <__aeabi_uidiv>
4000eab0:	e59d200c 	ldr	r2, [sp, #12]
4000eab4:	e1a03000 	mov	r3, r0
4000eab8:	e1a01009 	mov	r1, r9
4000eabc:	e1a00002 	mov	r0, r2
4000eac0:	e58d3004 	str	r3, [sp, #4]
4000eac4:	ebfffc3e 	bl	4000dbc4 <__aeabi_uidivmod>
4000eac8:	e1a04808 	lsl	r4, r8, #16
4000eacc:	e59d3004 	ldr	r3, [sp, #4]
4000ead0:	e1a04824 	lsr	r4, r4, #16
4000ead4:	e0000394 	mul	r0, r4, r3
4000ead8:	e1a0282b 	lsr	r2, fp, #16
4000eadc:	e1821801 	orr	r1, r2, r1, lsl #16
4000eae0:	e1500001 	cmp	r0, r1
4000eae4:	e1a0a51a 	lsl	sl, sl, r5
4000eae8:	9a000006 	bls	4000eb08 <__divdi3+0x408>
4000eaec:	e0911008 	adds	r1, r1, r8
4000eaf0:	e2432001 	sub	r2, r3, #1
4000eaf4:	2a000031 	bcs	4000ebc0 <__divdi3+0x4c0>
4000eaf8:	e1500001 	cmp	r0, r1
4000eafc:	82433002 	subhi	r3, r3, #2
4000eb00:	80811008 	addhi	r1, r1, r8
4000eb04:	9a00002d 	bls	4000ebc0 <__divdi3+0x4c0>
4000eb08:	e060c001 	rsb	ip, r0, r1
4000eb0c:	e1a0000c 	mov	r0, ip
4000eb10:	e1a01009 	mov	r1, r9
4000eb14:	e98d1008 	stmib	sp, {r3, ip}
4000eb18:	ebfffbec 	bl	4000dad0 <__aeabi_uidiv>
4000eb1c:	e59dc008 	ldr	ip, [sp, #8]
4000eb20:	e1a02000 	mov	r2, r0
4000eb24:	e1a01009 	mov	r1, r9
4000eb28:	e1a0000c 	mov	r0, ip
4000eb2c:	e58d200c 	str	r2, [sp, #12]
4000eb30:	ebfffc23 	bl	4000dbc4 <__aeabi_uidivmod>
4000eb34:	e59d200c 	ldr	r2, [sp, #12]
4000eb38:	e0040492 	mul	r4, r2, r4
4000eb3c:	e1a0b80b 	lsl	fp, fp, #16
4000eb40:	e1a0c82b 	lsr	ip, fp, #16
4000eb44:	e18cc801 	orr	ip, ip, r1, lsl #16
4000eb48:	e154000c 	cmp	r4, ip
4000eb4c:	e59d3004 	ldr	r3, [sp, #4]
4000eb50:	9a000006 	bls	4000eb70 <__divdi3+0x470>
4000eb54:	e09cc008 	adds	ip, ip, r8
4000eb58:	e2421001 	sub	r1, r2, #1
4000eb5c:	2a000015 	bcs	4000ebb8 <__divdi3+0x4b8>
4000eb60:	e154000c 	cmp	r4, ip
4000eb64:	82422002 	subhi	r2, r2, #2
4000eb68:	808cc008 	addhi	ip, ip, r8
4000eb6c:	9a000011 	bls	4000ebb8 <__divdi3+0x4b8>
4000eb70:	e1821803 	orr	r1, r2, r3, lsl #16
4000eb74:	e0832a91 	umull	r2, r3, r1, sl
4000eb78:	e064400c 	rsb	r4, r4, ip
4000eb7c:	e1540003 	cmp	r4, r3
4000eb80:	3a000007 	bcc	4000eba4 <__divdi3+0x4a4>
4000eb84:	13a04000 	movne	r4, #0
4000eb88:	03a04001 	moveq	r4, #1
4000eb8c:	e1520517 	cmp	r2, r7, lsl r5
4000eb90:	93a04000 	movls	r4, #0
4000eb94:	82044001 	andhi	r4, r4, #1
4000eb98:	e3540000 	cmp	r4, #0
4000eb9c:	01a03001 	moveq	r3, r1
4000eba0:	0affff22 	beq	4000e830 <__divdi3+0x130>
4000eba4:	e2413001 	sub	r3, r1, #1
4000eba8:	e3a04000 	mov	r4, #0
4000ebac:	eaffff1f 	b	4000e830 <__divdi3+0x130>
4000ebb0:	e1a0b003 	mov	fp, r3
4000ebb4:	eaffff5c 	b	4000e92c <__divdi3+0x22c>
4000ebb8:	e1a02001 	mov	r2, r1
4000ebbc:	eaffffeb 	b	4000eb70 <__divdi3+0x470>
4000ebc0:	e1a03002 	mov	r3, r2
4000ebc4:	eaffffcf 	b	4000eb08 <__divdi3+0x408>
4000ebc8:	e1a03002 	mov	r3, r2
4000ebcc:	eaffff91 	b	4000ea18 <__divdi3+0x318>

4000ebd0 <__udivdi3>:
4000ebd0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ebd4:	e3530000 	cmp	r3, #0
4000ebd8:	e24dd00c 	sub	sp, sp, #12
4000ebdc:	e1a07003 	mov	r7, r3
4000ebe0:	e1a08000 	mov	r8, r0
4000ebe4:	e1a05001 	mov	r5, r1
4000ebe8:	e1a06002 	mov	r6, r2
4000ebec:	e1a04002 	mov	r4, r2
4000ebf0:	e1a09000 	mov	r9, r0
4000ebf4:	e1a0a001 	mov	sl, r1
4000ebf8:	1a00003a 	bne	4000ece8 <__udivdi3+0x118>
4000ebfc:	e1520001 	cmp	r2, r1
4000ec00:	9a000048 	bls	4000ed28 <__udivdi3+0x158>
4000ec04:	e1a00002 	mov	r0, r2
4000ec08:	eb00010c 	bl	4000f040 <__clzsi2>
4000ec0c:	e3500000 	cmp	r0, #0
4000ec10:	1260a020 	rsbne	sl, r0, #32
4000ec14:	11a0aa38 	lsrne	sl, r8, sl
4000ec18:	11a04016 	lslne	r4, r6, r0
4000ec1c:	118aa015 	orrne	sl, sl, r5, lsl r0
4000ec20:	e1a05824 	lsr	r5, r4, #16
4000ec24:	11a09018 	lslne	r9, r8, r0
4000ec28:	e1a01005 	mov	r1, r5
4000ec2c:	e1a0000a 	mov	r0, sl
4000ec30:	ebfffba6 	bl	4000dad0 <__aeabi_uidiv>
4000ec34:	e1a01005 	mov	r1, r5
4000ec38:	e1a07000 	mov	r7, r0
4000ec3c:	e1a0000a 	mov	r0, sl
4000ec40:	ebfffbdf 	bl	4000dbc4 <__aeabi_uidivmod>
4000ec44:	e1a08804 	lsl	r8, r4, #16
4000ec48:	e1a08828 	lsr	r8, r8, #16
4000ec4c:	e0000798 	mul	r0, r8, r7
4000ec50:	e1a03829 	lsr	r3, r9, #16
4000ec54:	e1831801 	orr	r1, r3, r1, lsl #16
4000ec58:	e1500001 	cmp	r0, r1
4000ec5c:	9a000007 	bls	4000ec80 <__udivdi3+0xb0>
4000ec60:	e0911004 	adds	r1, r1, r4
4000ec64:	e2472001 	sub	r2, r7, #1
4000ec68:	2a000003 	bcs	4000ec7c <__udivdi3+0xac>
4000ec6c:	e1500001 	cmp	r0, r1
4000ec70:	82477002 	subhi	r7, r7, #2
4000ec74:	80811004 	addhi	r1, r1, r4
4000ec78:	8a000000 	bhi	4000ec80 <__udivdi3+0xb0>
4000ec7c:	e1a07002 	mov	r7, r2
4000ec80:	e060a001 	rsb	sl, r0, r1
4000ec84:	e1a0000a 	mov	r0, sl
4000ec88:	e1a01005 	mov	r1, r5
4000ec8c:	ebfffb8f 	bl	4000dad0 <__aeabi_uidiv>
4000ec90:	e1a01005 	mov	r1, r5
4000ec94:	e1a06000 	mov	r6, r0
4000ec98:	e1a0000a 	mov	r0, sl
4000ec9c:	ebfffbc8 	bl	4000dbc4 <__aeabi_uidivmod>
4000eca0:	e0080896 	mul	r8, r6, r8
4000eca4:	e1a09809 	lsl	r9, r9, #16
4000eca8:	e1a09829 	lsr	r9, r9, #16
4000ecac:	e1891801 	orr	r1, r9, r1, lsl #16
4000ecb0:	e1580001 	cmp	r8, r1
4000ecb4:	9a000005 	bls	4000ecd0 <__udivdi3+0x100>
4000ecb8:	e0914004 	adds	r4, r1, r4
4000ecbc:	e2463001 	sub	r3, r6, #1
4000ecc0:	2a0000cc 	bcs	4000eff8 <__udivdi3+0x428>
4000ecc4:	e1580004 	cmp	r8, r4
4000ecc8:	82466002 	subhi	r6, r6, #2
4000eccc:	9a0000c9 	bls	4000eff8 <__udivdi3+0x428>
4000ecd0:	e1860807 	orr	r0, r6, r7, lsl #16
4000ecd4:	e3a06000 	mov	r6, #0
4000ecd8:	e1a01006 	mov	r1, r6
4000ecdc:	e28dd00c 	add	sp, sp, #12
4000ece0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ece4:	e12fff1e 	bx	lr
4000ece8:	e1530001 	cmp	r3, r1
4000ecec:	83a06000 	movhi	r6, #0
4000ecf0:	81a00006 	movhi	r0, r6
4000ecf4:	8afffff7 	bhi	4000ecd8 <__udivdi3+0x108>
4000ecf8:	e1a00003 	mov	r0, r3
4000ecfc:	eb0000cf 	bl	4000f040 <__clzsi2>
4000ed00:	e2509000 	subs	r9, r0, #0
4000ed04:	1a000042 	bne	4000ee14 <__udivdi3+0x244>
4000ed08:	e1570005 	cmp	r7, r5
4000ed0c:	21560008 	cmpcs	r6, r8
4000ed10:	83a06000 	movhi	r6, #0
4000ed14:	93a06001 	movls	r6, #1
4000ed18:	93a00001 	movls	r0, #1
4000ed1c:	91a06009 	movls	r6, r9
4000ed20:	81a00006 	movhi	r0, r6
4000ed24:	eaffffeb 	b	4000ecd8 <__udivdi3+0x108>
4000ed28:	e3520000 	cmp	r2, #0
4000ed2c:	1a000003 	bne	4000ed40 <__udivdi3+0x170>
4000ed30:	e1a01002 	mov	r1, r2
4000ed34:	e3a00001 	mov	r0, #1
4000ed38:	ebfffb64 	bl	4000dad0 <__aeabi_uidiv>
4000ed3c:	e1a04000 	mov	r4, r0
4000ed40:	e1a00004 	mov	r0, r4
4000ed44:	eb0000bd 	bl	4000f040 <__clzsi2>
4000ed48:	e2503000 	subs	r3, r0, #0
4000ed4c:	1a000074 	bne	4000ef24 <__udivdi3+0x354>
4000ed50:	e1a0a804 	lsl	sl, r4, #16
4000ed54:	e0645005 	rsb	r5, r4, r5
4000ed58:	e1a0a82a 	lsr	sl, sl, #16
4000ed5c:	e1a07824 	lsr	r7, r4, #16
4000ed60:	e3a06001 	mov	r6, #1
4000ed64:	e1a01007 	mov	r1, r7
4000ed68:	e1a00005 	mov	r0, r5
4000ed6c:	ebfffb57 	bl	4000dad0 <__aeabi_uidiv>
4000ed70:	e1a01007 	mov	r1, r7
4000ed74:	e1a08000 	mov	r8, r0
4000ed78:	e1a00005 	mov	r0, r5
4000ed7c:	ebfffb90 	bl	4000dbc4 <__aeabi_uidivmod>
4000ed80:	e000089a 	mul	r0, sl, r8
4000ed84:	e1a03829 	lsr	r3, r9, #16
4000ed88:	e1831801 	orr	r1, r3, r1, lsl #16
4000ed8c:	e1500001 	cmp	r0, r1
4000ed90:	9a000006 	bls	4000edb0 <__udivdi3+0x1e0>
4000ed94:	e0911004 	adds	r1, r1, r4
4000ed98:	e2482001 	sub	r2, r8, #1
4000ed9c:	2a000097 	bcs	4000f000 <__udivdi3+0x430>
4000eda0:	e1500001 	cmp	r0, r1
4000eda4:	82488002 	subhi	r8, r8, #2
4000eda8:	80811004 	addhi	r1, r1, r4
4000edac:	9a000093 	bls	4000f000 <__udivdi3+0x430>
4000edb0:	e060b001 	rsb	fp, r0, r1
4000edb4:	e1a0000b 	mov	r0, fp
4000edb8:	e1a01007 	mov	r1, r7
4000edbc:	ebfffb43 	bl	4000dad0 <__aeabi_uidiv>
4000edc0:	e1a01007 	mov	r1, r7
4000edc4:	e1a05000 	mov	r5, r0
4000edc8:	e1a0000b 	mov	r0, fp
4000edcc:	ebfffb7c 	bl	4000dbc4 <__aeabi_uidivmod>
4000edd0:	e00a0a95 	mul	sl, r5, sl
4000edd4:	e1a09809 	lsl	r9, r9, #16
4000edd8:	e1a09829 	lsr	r9, r9, #16
4000eddc:	e1891801 	orr	r1, r9, r1, lsl #16
4000ede0:	e15a0001 	cmp	sl, r1
4000ede4:	9a000005 	bls	4000ee00 <__udivdi3+0x230>
4000ede8:	e0914004 	adds	r4, r1, r4
4000edec:	e2453001 	sub	r3, r5, #1
4000edf0:	2a000084 	bcs	4000f008 <__udivdi3+0x438>
4000edf4:	e15a0004 	cmp	sl, r4
4000edf8:	82455002 	subhi	r5, r5, #2
4000edfc:	9a000081 	bls	4000f008 <__udivdi3+0x438>
4000ee00:	e1850808 	orr	r0, r5, r8, lsl #16
4000ee04:	e1a01006 	mov	r1, r6
4000ee08:	e28dd00c 	add	sp, sp, #12
4000ee0c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ee10:	e12fff1e 	bx	lr
4000ee14:	e2693020 	rsb	r3, r9, #32
4000ee18:	e1a02336 	lsr	r2, r6, r3
4000ee1c:	e1827917 	orr	r7, r2, r7, lsl r9
4000ee20:	e1a02335 	lsr	r2, r5, r3
4000ee24:	e1a03338 	lsr	r3, r8, r3
4000ee28:	e1a04827 	lsr	r4, r7, #16
4000ee2c:	e1a01004 	mov	r1, r4
4000ee30:	e1a00002 	mov	r0, r2
4000ee34:	e1835915 	orr	r5, r3, r5, lsl r9
4000ee38:	e58d2004 	str	r2, [sp, #4]
4000ee3c:	ebfffb23 	bl	4000dad0 <__aeabi_uidiv>
4000ee40:	e59d2004 	ldr	r2, [sp, #4]
4000ee44:	e1a0b000 	mov	fp, r0
4000ee48:	e1a01004 	mov	r1, r4
4000ee4c:	e1a00002 	mov	r0, r2
4000ee50:	ebfffb5b 	bl	4000dbc4 <__aeabi_uidivmod>
4000ee54:	e1a0a807 	lsl	sl, r7, #16
4000ee58:	e1a0a82a 	lsr	sl, sl, #16
4000ee5c:	e0000b9a 	mul	r0, sl, fp
4000ee60:	e1a03825 	lsr	r3, r5, #16
4000ee64:	e1831801 	orr	r1, r3, r1, lsl #16
4000ee68:	e1500001 	cmp	r0, r1
4000ee6c:	e1a06916 	lsl	r6, r6, r9
4000ee70:	9a000003 	bls	4000ee84 <__udivdi3+0x2b4>
4000ee74:	e0911007 	adds	r1, r1, r7
4000ee78:	e24b2001 	sub	r2, fp, #1
4000ee7c:	3a000068 	bcc	4000f024 <__udivdi3+0x454>
4000ee80:	e1a0b002 	mov	fp, r2
4000ee84:	e0603001 	rsb	r3, r0, r1
4000ee88:	e1a00003 	mov	r0, r3
4000ee8c:	e1a01004 	mov	r1, r4
4000ee90:	e58d3004 	str	r3, [sp, #4]
4000ee94:	ebfffb0d 	bl	4000dad0 <__aeabi_uidiv>
4000ee98:	e59d3004 	ldr	r3, [sp, #4]
4000ee9c:	e1a02000 	mov	r2, r0
4000eea0:	e1a01004 	mov	r1, r4
4000eea4:	e1a00003 	mov	r0, r3
4000eea8:	e58d2004 	str	r2, [sp, #4]
4000eeac:	ebfffb44 	bl	4000dbc4 <__aeabi_uidivmod>
4000eeb0:	e59d2004 	ldr	r2, [sp, #4]
4000eeb4:	e00a0a92 	mul	sl, r2, sl
4000eeb8:	e1a05805 	lsl	r5, r5, #16
4000eebc:	e1a05825 	lsr	r5, r5, #16
4000eec0:	e1851801 	orr	r1, r5, r1, lsl #16
4000eec4:	e15a0001 	cmp	sl, r1
4000eec8:	9a000003 	bls	4000eedc <__udivdi3+0x30c>
4000eecc:	e0911007 	adds	r1, r1, r7
4000eed0:	e2423001 	sub	r3, r2, #1
4000eed4:	3a00004d 	bcc	4000f010 <__udivdi3+0x440>
4000eed8:	e1a02003 	mov	r2, r3
4000eedc:	e182080b 	orr	r0, r2, fp, lsl #16
4000eee0:	e0854690 	umull	r4, r5, r0, r6
4000eee4:	e06aa001 	rsb	sl, sl, r1
4000eee8:	e15a0005 	cmp	sl, r5
4000eeec:	3a000006 	bcc	4000ef0c <__udivdi3+0x33c>
4000eef0:	13a06000 	movne	r6, #0
4000eef4:	03a06001 	moveq	r6, #1
4000eef8:	e1540918 	cmp	r4, r8, lsl r9
4000eefc:	93a06000 	movls	r6, #0
4000ef00:	82066001 	andhi	r6, r6, #1
4000ef04:	e3560000 	cmp	r6, #0
4000ef08:	0affff72 	beq	4000ecd8 <__udivdi3+0x108>
4000ef0c:	e3a06000 	mov	r6, #0
4000ef10:	e2400001 	sub	r0, r0, #1
4000ef14:	e1a01006 	mov	r1, r6
4000ef18:	e28dd00c 	add	sp, sp, #12
4000ef1c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ef20:	e12fff1e 	bx	lr
4000ef24:	e1a04314 	lsl	r4, r4, r3
4000ef28:	e263b020 	rsb	fp, r3, #32
4000ef2c:	e1a06b35 	lsr	r6, r5, fp
4000ef30:	e1a0bb38 	lsr	fp, r8, fp
4000ef34:	e1a07824 	lsr	r7, r4, #16
4000ef38:	e1a01007 	mov	r1, r7
4000ef3c:	e1a00006 	mov	r0, r6
4000ef40:	e1a09318 	lsl	r9, r8, r3
4000ef44:	e18bb315 	orr	fp, fp, r5, lsl r3
4000ef48:	ebfffae0 	bl	4000dad0 <__aeabi_uidiv>
4000ef4c:	e1a01007 	mov	r1, r7
4000ef50:	e1a08000 	mov	r8, r0
4000ef54:	e1a00006 	mov	r0, r6
4000ef58:	ebfffb19 	bl	4000dbc4 <__aeabi_uidivmod>
4000ef5c:	e1a0a804 	lsl	sl, r4, #16
4000ef60:	e1a0a82a 	lsr	sl, sl, #16
4000ef64:	e000089a 	mul	r0, sl, r8
4000ef68:	e1a0382b 	lsr	r3, fp, #16
4000ef6c:	e1831801 	orr	r1, r3, r1, lsl #16
4000ef70:	e1500001 	cmp	r0, r1
4000ef74:	9a000006 	bls	4000ef94 <__udivdi3+0x3c4>
4000ef78:	e0911004 	adds	r1, r1, r4
4000ef7c:	e2483001 	sub	r3, r8, #1
4000ef80:	2a00002c 	bcs	4000f038 <__udivdi3+0x468>
4000ef84:	e1500001 	cmp	r0, r1
4000ef88:	82488002 	subhi	r8, r8, #2
4000ef8c:	80811004 	addhi	r1, r1, r4
4000ef90:	9a000028 	bls	4000f038 <__udivdi3+0x468>
4000ef94:	e0605001 	rsb	r5, r0, r1
4000ef98:	e1a00005 	mov	r0, r5
4000ef9c:	e1a01007 	mov	r1, r7
4000efa0:	ebfffaca 	bl	4000dad0 <__aeabi_uidiv>
4000efa4:	e1a01007 	mov	r1, r7
4000efa8:	e1a06000 	mov	r6, r0
4000efac:	e1a00005 	mov	r0, r5
4000efb0:	ebfffb03 	bl	4000dbc4 <__aeabi_uidivmod>
4000efb4:	e005069a 	mul	r5, sl, r6
4000efb8:	e1a0b80b 	lsl	fp, fp, #16
4000efbc:	e1a0b82b 	lsr	fp, fp, #16
4000efc0:	e18b1801 	orr	r1, fp, r1, lsl #16
4000efc4:	e1550001 	cmp	r5, r1
4000efc8:	9a000007 	bls	4000efec <__udivdi3+0x41c>
4000efcc:	e0911004 	adds	r1, r1, r4
4000efd0:	e2463001 	sub	r3, r6, #1
4000efd4:	2a000003 	bcs	4000efe8 <__udivdi3+0x418>
4000efd8:	e1550001 	cmp	r5, r1
4000efdc:	82466002 	subhi	r6, r6, #2
4000efe0:	80811004 	addhi	r1, r1, r4
4000efe4:	8a000000 	bhi	4000efec <__udivdi3+0x41c>
4000efe8:	e1a06003 	mov	r6, r3
4000efec:	e0655001 	rsb	r5, r5, r1
4000eff0:	e1866808 	orr	r6, r6, r8, lsl #16
4000eff4:	eaffff5a 	b	4000ed64 <__udivdi3+0x194>
4000eff8:	e1a06003 	mov	r6, r3
4000effc:	eaffff33 	b	4000ecd0 <__udivdi3+0x100>
4000f000:	e1a08002 	mov	r8, r2
4000f004:	eaffff69 	b	4000edb0 <__udivdi3+0x1e0>
4000f008:	e1a05003 	mov	r5, r3
4000f00c:	eaffff7b 	b	4000ee00 <__udivdi3+0x230>
4000f010:	e15a0001 	cmp	sl, r1
4000f014:	82422002 	subhi	r2, r2, #2
4000f018:	80811007 	addhi	r1, r1, r7
4000f01c:	8affffae 	bhi	4000eedc <__udivdi3+0x30c>
4000f020:	eaffffac 	b	4000eed8 <__udivdi3+0x308>
4000f024:	e1500001 	cmp	r0, r1
4000f028:	824bb002 	subhi	fp, fp, #2
4000f02c:	80811007 	addhi	r1, r1, r7
4000f030:	8affff93 	bhi	4000ee84 <__udivdi3+0x2b4>
4000f034:	eaffff91 	b	4000ee80 <__udivdi3+0x2b0>
4000f038:	e1a08003 	mov	r8, r3
4000f03c:	eaffffd4 	b	4000ef94 <__udivdi3+0x3c4>

4000f040 <__clzsi2>:
4000f040:	e3a0101c 	mov	r1, #28
4000f044:	e3500801 	cmp	r0, #65536	; 0x10000
4000f048:	21a00820 	lsrcs	r0, r0, #16
4000f04c:	22411010 	subcs	r1, r1, #16
4000f050:	e3500c01 	cmp	r0, #256	; 0x100
4000f054:	21a00420 	lsrcs	r0, r0, #8
4000f058:	22411008 	subcs	r1, r1, #8
4000f05c:	e3500010 	cmp	r0, #16
4000f060:	21a00220 	lsrcs	r0, r0, #4
4000f064:	22411004 	subcs	r1, r1, #4
4000f068:	e28f2008 	add	r2, pc, #8
4000f06c:	e7d20000 	ldrb	r0, [r2, r0]
4000f070:	e0800001 	add	r0, r0, r1
4000f074:	e12fff1e 	bx	lr
4000f078:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000f07c:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000f088 <__RO_BASE__>:
4000f088:	10204080 	eorne	r4, r0, r0, lsl #1
4000f08c:	01020408 	tsteq	r2, r8, lsl #8

4000f090 <HanTable>:
4000f090:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000f094:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000f098:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000f09c:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f0a0:	3ad939d9 	bcc	3f65d80c <GPM4DAT+0x2e65d528>
4000f0a4:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000f0a8:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000f0ac:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000f0b0:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000f0b4:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000f0b8:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000f0bc:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f0c0:	4ad949d9 	bmi	3f66182c <GPM4DAT+0x2e661548>
4000f0c4:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000f0c8:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000f0cc:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000f0d0:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000f0d4:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000f0d8:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000f0dc:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f0e0:	5ad959d9 	bpl	3f66584c <GPM4DAT+0x2e665568>
4000f0e4:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000f0e8:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000f0ec:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000f0f0:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000f0f4:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000f0f8:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000f0fc:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f100:	6ad969d9 	bvs	3f66986c <GPM4DAT+0x2e669588>
4000f104:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000f108:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000f10c:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000f110:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000f114:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000f118:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000f11c:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f120:	7ad979d9 	bvc	3f66d88c <GPM4DAT+0x2e66d5a8>
4000f124:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000f128:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000f12c:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000f130:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000f134:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000f138:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f13c:	9ad999d9 	bls	3f6758a8 <GPM4DAT+0x2e6755c4>
4000f140:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000f144:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000f148:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000f14c:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000f150:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000f154:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000f158:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f15c:	aad9a9d9 	bge	3f6798c8 <GPM4DAT+0x2e6795e4>
4000f160:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000f164:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000f168:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000f16c:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000f170:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000f174:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000f178:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f17c:	bad9b9d9 	blt	3f67d8e8 <GPM4DAT+0x2e67d604>
4000f180:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000f184:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000f188:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000f18c:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000f190:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000f194:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000f198:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f19c:	cad9c9d9 	bgt	3f681908 <GPM4DAT+0x2e681624>
4000f1a0:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000f1a4:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000f1a8:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000f1ac:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000f1b0:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000f1b4:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000f1b8:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f1bc:	dad9d9d9 	ble	3f685928 <GPM4DAT+0x2e685644>
4000f1c0:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000f1c4:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000f1c8:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000f1cc:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000f1d0:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000f1d4:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000f1d8:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f1dc:	ead9e9d9 	b	3f689948 <GPM4DAT+0x2e689664>
4000f1e0:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000f1e4:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000f1e8:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000f1ec:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000f1f0:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000f1f4:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000f1f8:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000f1fc:	fad9f9d9 	blx	3f68d968 <GPM4DAT+0x2e68d684>
4000f200:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000f204:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000f208:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000f20c:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000f210:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000f214:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f218:	3ada39da 	bcc	3f69d988 <GPM4DAT+0x2e69d6a4>
4000f21c:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000f220:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000f224:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000f228:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000f22c:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000f230:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000f234:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f238:	4ada49da 	bmi	3f6a19a8 <GPM4DAT+0x2e6a16c4>
4000f23c:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000f240:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000f244:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000f248:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000f24c:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000f250:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000f254:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f258:	5ada59da 	bpl	3f6a59c8 <GPM4DAT+0x2e6a56e4>
4000f25c:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000f260:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000f264:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000f268:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000f26c:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000f270:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000f274:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f278:	6ada69da 	bvs	3f6a99e8 <GPM4DAT+0x2e6a9704>
4000f27c:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000f280:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000f284:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000f288:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000f28c:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000f290:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000f294:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f298:	7ada79da 	bvc	3f6ada08 <GPM4DAT+0x2e6ad724>
4000f29c:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000f2a0:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000f2a4:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000f2a8:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000f2ac:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000f2b0:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f2b4:	9ada99da 	bls	3f6b5a24 <GPM4DAT+0x2e6b5740>
4000f2b8:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000f2bc:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000f2c0:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000f2c4:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000f2c8:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000f2cc:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000f2d0:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f2d4:	aadaa9da 	bge	3f6b9a44 <GPM4DAT+0x2e6b9760>
4000f2d8:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000f2dc:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000f2e0:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000f2e4:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000f2e8:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000f2ec:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000f2f0:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f2f4:	badab9da 	blt	3f6bda64 <GPM4DAT+0x2e6bd780>
4000f2f8:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000f2fc:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000f300:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000f304:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000f308:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000f30c:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000f310:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f314:	cadac9da 	bgt	3f6c1a84 <GPM4DAT+0x2e6c17a0>
4000f318:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000f31c:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000f320:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000f324:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000f328:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000f32c:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000f330:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f334:	dadad9da 	ble	3f6c5aa4 <GPM4DAT+0x2e6c57c0>
4000f338:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000f33c:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000f340:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000f344:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000f348:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000f34c:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000f350:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f354:	eadae9da 	b	3f6c9ac4 <GPM4DAT+0x2e6c97e0>
4000f358:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000f35c:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000f360:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000f364:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000f368:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000f36c:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000f370:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000f374:	fadaf9da 	blx	3f6cdae4 <GPM4DAT+0x2e6cd800>
4000f378:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000f37c:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000f380:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000f384:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000f388:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000f38c:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f390:	3adb39db 	bcc	3f6ddb04 <GPM4DAT+0x2e6dd820>
4000f394:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000f398:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000f39c:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000f3a0:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000f3a4:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000f3a8:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000f3ac:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f3b0:	4adb49db 	bmi	3f6e1b24 <GPM4DAT+0x2e6e1840>
4000f3b4:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000f3b8:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000f3bc:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000f3c0:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000f3c4:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000f3c8:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000f3cc:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f3d0:	5adb59db 	bpl	3f6e5b44 <GPM4DAT+0x2e6e5860>
4000f3d4:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000f3d8:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000f3dc:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000f3e0:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000f3e4:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000f3e8:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000f3ec:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f3f0:	6adb69db 	bvs	3f6e9b64 <GPM4DAT+0x2e6e9880>
4000f3f4:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000f3f8:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000f3fc:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000f400:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000f404:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000f408:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000f40c:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f410:	7adb79db 	bvc	3f6edb84 <GPM4DAT+0x2e6ed8a0>
4000f414:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000f418:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000f41c:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000f420:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000f424:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000f428:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f42c:	9adb99db 	bls	3f6f5ba0 <GPM4DAT+0x2e6f58bc>
4000f430:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000f434:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000f438:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000f43c:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000f440:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000f444:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000f448:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f44c:	aadba9db 	bge	3f6f9bc0 <GPM4DAT+0x2e6f98dc>
4000f450:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000f454:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000f458:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000f45c:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000f460:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000f464:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000f468:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f46c:	badbb9db 	blt	3f6fdbe0 <GPM4DAT+0x2e6fd8fc>
4000f470:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000f474:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000f478:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000f47c:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000f480:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000f484:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000f488:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f48c:	cadbc9db 	bgt	3f701c00 <GPM4DAT+0x2e70191c>
4000f490:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000f494:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000f498:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000f49c:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000f4a0:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000f4a4:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000f4a8:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f4ac:	dadbd9db 	ble	3f705c20 <GPM4DAT+0x2e70593c>
4000f4b0:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000f4b4:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000f4b8:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000f4bc:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000f4c0:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000f4c4:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000f4c8:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f4cc:	eadbe9db 	b	3f709c40 <GPM4DAT+0x2e70995c>
4000f4d0:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000f4d4:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000f4d8:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000f4dc:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000f4e0:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000f4e4:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000f4e8:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000f4ec:	fadbf9db 	blx	3f70dc60 <GPM4DAT+0x2e70d97c>
4000f4f0:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000f4f4:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000f4f8:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000f4fc:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000f500:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000f504:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f508:	3adc39dc 	bcc	3f71dc80 <GPM4DAT+0x2e71d99c>
4000f50c:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000f510:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000f514:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000f518:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000f51c:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000f520:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000f524:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f528:	4adc49dc 	bmi	3f721ca0 <GPM4DAT+0x2e7219bc>
4000f52c:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000f530:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000f534:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000f538:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000f53c:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000f540:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000f544:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f548:	5adc59dc 	bpl	3f725cc0 <GPM4DAT+0x2e7259dc>
4000f54c:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000f550:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000f554:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000f558:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000f55c:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000f560:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000f564:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f568:	6adc69dc 	bvs	3f729ce0 <GPM4DAT+0x2e7299fc>
4000f56c:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000f570:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000f574:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000f578:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000f57c:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000f580:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000f584:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f588:	7adc79dc 	bvc	3f72dd00 <GPM4DAT+0x2e72da1c>
4000f58c:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000f590:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000f594:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000f598:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000f59c:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000f5a0:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f5a4:	9adc99dc 	bls	3f735d1c <GPM4DAT+0x2e735a38>
4000f5a8:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000f5ac:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000f5b0:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000f5b4:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000f5b8:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000f5bc:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000f5c0:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f5c4:	aadca9dc 	bge	3f739d3c <GPM4DAT+0x2e739a58>
4000f5c8:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000f5cc:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000f5d0:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000f5d4:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000f5d8:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000f5dc:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000f5e0:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f5e4:	badcb9dc 	blt	3f73dd5c <GPM4DAT+0x2e73da78>
4000f5e8:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000f5ec:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000f5f0:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000f5f4:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000f5f8:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000f5fc:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000f600:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f604:	cadcc9dc 	bgt	3f741d7c <GPM4DAT+0x2e741a98>
4000f608:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000f60c:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000f610:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000f614:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000f618:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000f61c:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000f620:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f624:	dadcd9dc 	ble	3f745d9c <GPM4DAT+0x2e745ab8>
4000f628:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000f62c:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000f630:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000f634:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000f638:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000f63c:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000f640:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f644:	eadce9dc 	b	3f749dbc <GPM4DAT+0x2e749ad8>
4000f648:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000f64c:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000f650:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000f654:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000f658:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000f65c:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000f660:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000f664:	fadcf9dc 	blx	3f74dddc <GPM4DAT+0x2e74daf8>
4000f668:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000f66c:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000f670:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000f674:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000f678:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000f67c:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f680:	3add39dd 	bcc	3f75ddfc <GPM4DAT+0x2e75db18>
4000f684:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000f688:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000f68c:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000f690:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000f694:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000f698:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000f69c:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f6a0:	4add49dd 	bmi	3f761e1c <GPM4DAT+0x2e761b38>
4000f6a4:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000f6a8:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000f6ac:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000f6b0:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000f6b4:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000f6b8:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000f6bc:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f6c0:	5add59dd 	bpl	3f765e3c <GPM4DAT+0x2e765b58>
4000f6c4:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000f6c8:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000f6cc:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000f6d0:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000f6d4:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000f6d8:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000f6dc:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f6e0:	6add69dd 	bvs	3f769e5c <GPM4DAT+0x2e769b78>
4000f6e4:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000f6e8:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000f6ec:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000f6f0:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000f6f4:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000f6f8:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000f6fc:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f700:	7add79dd 	bvc	3f76de7c <GPM4DAT+0x2e76db98>
4000f704:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000f708:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000f70c:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000f710:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000f714:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000f718:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f71c:	9add99dd 	bls	3f775e98 <GPM4DAT+0x2e775bb4>
4000f720:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000f724:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000f728:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000f72c:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000f730:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000f734:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000f738:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f73c:	aadda9dd 	bge	3f779eb8 <GPM4DAT+0x2e779bd4>
4000f740:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000f744:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000f748:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000f74c:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000f750:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000f754:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000f758:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f75c:	baddb9dd 	blt	3f77ded8 <GPM4DAT+0x2e77dbf4>
4000f760:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000f764:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000f768:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000f76c:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000f770:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000f774:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000f778:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f77c:	caddc9dd 	bgt	3f781ef8 <GPM4DAT+0x2e781c14>
4000f780:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000f784:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000f788:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000f78c:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000f790:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000f794:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000f798:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f79c:	daddd9dd 	ble	3f785f18 <GPM4DAT+0x2e785c34>
4000f7a0:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000f7a4:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000f7a8:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000f7ac:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000f7b0:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000f7b4:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000f7b8:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f7bc:	eadde9dd 	b	3f789f38 <GPM4DAT+0x2e789c54>
4000f7c0:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000f7c4:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000f7c8:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000f7cc:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000f7d0:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000f7d4:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000f7d8:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000f7dc:	faddf9dd 	blx	3f78df58 <GPM4DAT+0x2e78dc74>
4000f7e0:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000f7e4:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000f7e8:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000f7ec:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000f7f0:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000f7f4:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f7f8:	3ade39de 	bcc	3f79df78 <GPM4DAT+0x2e79dc94>
4000f7fc:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000f800:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000f804:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000f808:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000f80c:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000f810:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000f814:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f818:	4ade49de 	bmi	3f7a1f98 <GPM4DAT+0x2e7a1cb4>
4000f81c:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000f820:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000f824:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000f828:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000f82c:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000f830:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000f834:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f838:	5ade59de 	bpl	3f7a5fb8 <GPM4DAT+0x2e7a5cd4>
4000f83c:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000f840:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000f844:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000f848:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000f84c:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000f850:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000f854:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f858:	6ade69de 	bvs	3f7a9fd8 <GPM4DAT+0x2e7a9cf4>
4000f85c:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000f860:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000f864:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000f868:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000f86c:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000f870:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000f874:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f878:	7ade79de 	bvc	3f7adff8 <GPM4DAT+0x2e7add14>
4000f87c:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000f880:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000f884:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000f888:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000f88c:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000f890:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f894:	9ade99de 	bls	3f7b6014 <GPM4DAT+0x2e7b5d30>
4000f898:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000f89c:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000f8a0:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000f8a4:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000f8a8:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000f8ac:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
4000f8b0:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f8b4:	aadea9de 	bge	3f7ba034 <GPM4DAT+0x2e7b9d50>
4000f8b8:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4000f8bc:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
4000f8c0:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4000f8c4:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
4000f8c8:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4000f8cc:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
4000f8d0:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f8d4:	badeb9de 	blt	3f7be054 <GPM4DAT+0x2e7bdd70>
4000f8d8:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4000f8dc:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
4000f8e0:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4000f8e4:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
4000f8e8:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4000f8ec:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
4000f8f0:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f8f4:	cadec9de 	bgt	3f7c2074 <GPM4DAT+0x2e7c1d90>
4000f8f8:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4000f8fc:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
4000f900:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4000f904:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
4000f908:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4000f90c:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
4000f910:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f914:	daded9de 	ble	3f7c6094 <GPM4DAT+0x2e7c5db0>
4000f918:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4000f91c:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
4000f920:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4000f924:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
4000f928:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4000f92c:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
4000f930:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f934:	eadee9de 	b	3f7ca0b4 <GPM4DAT+0x2e7c9dd0>
4000f938:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4000f93c:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
4000f940:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4000f944:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
4000f948:	f4def3de 	pli	[lr, #990]	; 0x3de
4000f94c:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
4000f950:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4000f954:	fadef9de 	blx	3f7ce0d4 <GPM4DAT+0x2e7cddf0>
4000f958:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
4000f95c:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
4000f960:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4000f964:	34df33df 	ldrbcc	r3, [pc], #991	; 4000f96c <HanTable+0x8dc>
4000f968:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
4000f96c:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
4000f970:	3adf39df 	bcc	3f7de0f4 <GPM4DAT+0x2e7dde10>
4000f974:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
4000f978:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
4000f97c:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
4000f980:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4000f984:	44df43df 	ldrbmi	r4, [pc], #991	; 4000f98c <HanTable+0x8fc>
4000f988:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
4000f98c:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
4000f990:	4adf49df 	bmi	3f7e2114 <GPM4DAT+0x2e7e1e30>
4000f994:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
4000f998:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
4000f99c:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
4000f9a0:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4000f9a4:	54df53df 	ldrbpl	r5, [pc], #991	; 4000f9ac <HanTable+0x91c>
4000f9a8:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
4000f9ac:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
4000f9b0:	5adf59df 	bpl	3f7e6134 <GPM4DAT+0x2e7e5e50>
4000f9b4:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
4000f9b8:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4000f9bc:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
4000f9c0:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4000f9c4:	64df63df 	ldrbvs	r6, [pc], #991	; 4000f9cc <HanTable+0x93c>
4000f9c8:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4000f9cc:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4000f9d0:	6adf69df 	bvs	3f7ea154 <GPM4DAT+0x2e7e9e70>
4000f9d4:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
4000f9d8:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4000f9dc:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
4000f9e0:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4000f9e4:	74df73df 	ldrbvc	r7, [pc], #991	; 4000f9ec <HanTable+0x95c>
4000f9e8:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4000f9ec:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4000f9f0:	7adf79df 	bvc	3f7ee174 <GPM4DAT+0x2e7ede90>
4000f9f4:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
4000f9f8:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4000f9fc:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
4000fa00:	94df93df 	ldrbls	r9, [pc], #991	; 4000fa08 <HanTable+0x978>
4000fa04:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
4000fa08:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4000fa0c:	9adf99df 	bls	3f7f6190 <GPM4DAT+0x2e7f5eac>
4000fa10:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4000fa14:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
4000fa18:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4000fa1c:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
4000fa20:	a4dfa3df 	ldrbge	sl, [pc], #991	; 4000fa28 <HanTable+0x998>
4000fa24:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
4000fa28:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4000fa2c:	aadfa9df 	bge	3f7fa1b0 <GPM4DAT+0x2e7f9ecc>
4000fa30:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4000fa34:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
4000fa38:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4000fa3c:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
4000fa40:	b4dfb3df 	ldrblt	fp, [pc], #991	; 4000fa48 <HanTable+0x9b8>
4000fa44:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
4000fa48:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4000fa4c:	badfb9df 	blt	3f7fe1d0 <GPM4DAT+0x2e7fdeec>
4000fa50:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4000fa54:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
4000fa58:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
4000fa5c:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
4000fa60:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 4000fa68 <HanTable+0x9d8>
4000fa64:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
4000fa68:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
4000fa6c:	cadfc9df 	bgt	3f8021f0 <GPM4DAT+0x2e801f0c>
4000fa70:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4000fa74:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
4000fa78:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
4000fa7c:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
4000fa80:	d4dfd3df 	ldrble	sp, [pc], #991	; 4000fa88 <HanTable+0x9f8>
4000fa84:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
4000fa88:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
4000fa8c:	dadfd9df 	ble	3f806210 <GPM4DAT+0x2e805f2c>
4000fa90:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4000fa94:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
4000fa98:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
4000fa9c:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
4000faa0:	e4dfe3df 	ldrb	lr, [pc], #991	; 4000faa8 <HanTable+0xa18>
4000faa4:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
4000faa8:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
4000faac:	eadfe9df 	b	3f80a230 <GPM4DAT+0x2e809f4c>
4000fab0:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4000fab4:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
4000fab8:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4000fabc:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
4000fac0:	f4dff3df 	pli	[pc, #991]	; 4000fea7 <HanTable+0xe17>
4000fac4:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
4000fac8:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4000facc:	fadff9df 	blx	3f80e250 <GPM4DAT+0x2e80df6c>
4000fad0:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4000fad4:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
4000fad8:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4000fadc:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4000fae0:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4000fae4:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4000fae8:	3ae039e0 	bcc	3f81e270 <GPM4DAT+0x2e81df8c>
4000faec:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4000faf0:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4000faf4:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4000faf8:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4000fafc:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4000fb00:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4000fb04:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4000fb08:	4ae049e0 	bmi	3f822290 <GPM4DAT+0x2e821fac>
4000fb0c:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4000fb10:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4000fb14:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4000fb18:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4000fb1c:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4000fb20:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4000fb24:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4000fb28:	5ae059e0 	bpl	3f8262b0 <GPM4DAT+0x2e825fcc>
4000fb2c:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4000fb30:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4000fb34:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4000fb38:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4000fb3c:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4000fb40:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4000fb44:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4000fb48:	6ae069e0 	bvs	3f82a2d0 <GPM4DAT+0x2e829fec>
4000fb4c:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4000fb50:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4000fb54:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4000fb58:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
4000fb5c:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4000fb60:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4000fb64:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fb68:	7ae079e0 	bvc	3f82e2f0 <GPM4DAT+0x2e82e00c>
4000fb6c:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4000fb70:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4000fb74:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4000fb78:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
4000fb7c:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4000fb80:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4000fb84:	9ae099e0 	bls	3f83630c <GPM4DAT+0x2e836028>
4000fb88:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
4000fb8c:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4000fb90:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4000fb94:	62886188 	addvs	r6, r8, #136, 2	; 0x22
4000fb98:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
4000fb9c:	6a886988 	bvs	3e22a1c4 <GPM4DAT+0x2d229ee0>
4000fba0:	71886b88 	orrvc	r6, r8, r8, lsl #23
4000fba4:	74887388 	strvc	r7, [r8], #904	; 0x388
4000fba8:	76887588 	strvc	r7, [r8], r8, lsl #11
4000fbac:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
4000fbb0:	7b887988 	blvc	3e22e1d8 <GPM4DAT+0x2d22def4>
4000fbb4:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
4000fbb8:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4000fbbc:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
4000fbc0:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4000fbc4:	96889588 	strls	r9, [r8], r8, lsl #11
4000fbc8:	a1889788 	orrge	r9, r8, r8, lsl #15
4000fbcc:	a588a288 	strge	sl, [r8, #648]	; 0x288
4000fbd0:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4000fbd4:	c188b788 	orrgt	fp, r8, r8, lsl #15
4000fbd8:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4000fbdc:	e288e188 	add	lr, r8, #136, 2	; 0x22
4000fbe0:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4000fbe4:	eb88e988 	bl	3e24a20c <GPM4DAT+0x2d249f28>
4000fbe8:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4000fbec:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
4000fbf0:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4000fbf4:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
4000fbf8:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4000fbfc:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
4000fc00:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4000fc04:	56895589 	strpl	r5, [r9], r9, lsl #11
4000fc08:	61895789 	orrvs	r5, r9, r9, lsl #15
4000fc0c:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
4000fc10:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4000fc14:	71896989 	orrvc	r6, r9, r9, lsl #19
4000fc18:	75897389 	strvc	r7, [r9, #905]	; 0x389
4000fc1c:	77897689 	strvc	r7, [r9, r9, lsl #13]
4000fc20:	81897b89 	orrhi	r7, r9, r9, lsl #23
4000fc24:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
4000fc28:	95899389 	strls	r9, [r9, #905]	; 0x389
4000fc2c:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
4000fc30:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4000fc34:	ab89a989 	blge	3e27a260 <GPM4DAT+0x2d279f7c>
4000fc38:	b089ad89 	addlt	sl, r9, r9, lsl #27
4000fc3c:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
4000fc40:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4000fc44:	c189b889 	orrgt	fp, r9, r9, lsl #17
4000fc48:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4000fc4c:	cb89c989 	blgt	3e282278 <GPM4DAT+0x2d281f94>
4000fc50:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4000fc54:	d789d589 	strle	sp, [r9, r9, lsl #11]
4000fc58:	e589e189 	str	lr, [r9, #393]	; 0x189
4000fc5c:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
4000fc60:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4000fc64:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
4000fc68:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
4000fc6c:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
4000fc70:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4000fc74:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
4000fc78:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
4000fc7c:	818a758a 	orrhi	r7, sl, sl, lsl #11
4000fc80:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4000fc84:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
4000fc88:	8b8a8a8a 	blhi	3e2b26b8 <GPM4DAT+0x2d2b23d4>
4000fc8c:	918a908a 	orrls	r9, sl, sl, lsl #1
4000fc90:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4000fc94:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
4000fc98:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
4000fc9c:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
4000fca0:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4000fca4:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
4000fca8:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
4000fcac:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
4000fcb0:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4000fcb4:	418bf58a 	orrmi	pc, fp, sl, lsl #11
4000fcb8:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4000fcbc:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
4000fcc0:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4000fcc4:	6a8b698b 	bvs	3e2ea2f8 <GPM4DAT+0x2d2ea014>
4000fcc8:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4000fccc:	778b758b 	strvc	r7, [fp, fp, lsl #11]
4000fcd0:	a18b818b 	orrge	r8, fp, fp, lsl #3
4000fcd4:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
4000fcd8:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4000fcdc:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
4000fce0:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4000fce4:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
4000fce8:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4000fcec:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
4000fcf0:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4000fcf4:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
4000fcf8:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4000fcfc:	778c768c 	strvc	r7, [ip, ip, lsl #13]
4000fd00:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4000fd04:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
4000fd08:	918c898c 	orrls	r8, ip, ip, lsl #19
4000fd0c:	958c938c 	strls	r9, [ip, #908]	; 0x38c
4000fd10:	978c968c 	strls	r9, [ip, ip, lsl #13]
4000fd14:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
4000fd18:	e18ca98c 	orr	sl, ip, ip, lsl #19
4000fd1c:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
4000fd20:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4000fd24:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
4000fd28:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4000fd2c:	418df78c 	orrmi	pc, sp, ip, lsl #15
4000fd30:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4000fd34:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
4000fd38:	618d578d 	orrvs	r5, sp, sp, lsl #15
4000fd3c:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
4000fd40:	768d758d 	strvc	r7, [sp], sp, lsl #11
4000fd44:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
4000fd48:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4000fd4c:	a78da58d 	strge	sl, [sp, sp, lsl #11]
4000fd50:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4000fd54:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
4000fd58:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
4000fd5c:	c18db98d 	orrgt	fp, sp, sp, lsl #19
4000fd60:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4000fd64:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
4000fd68:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
4000fd6c:	418ef78d 	orrmi	pc, lr, sp, lsl #15
4000fd70:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4000fd74:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
4000fd78:	618e578e 	orrvs	r5, lr, lr, lsl #15
4000fd7c:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
4000fd80:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4000fd84:	918e908e 	orrls	r9, lr, lr, lsl #1
4000fd88:	958e938e 	strls	r9, [lr, #910]	; 0x38e
4000fd8c:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
4000fd90:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4000fd94:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
4000fd98:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
4000fd9c:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
4000fda0:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4000fda4:	e18ed68e 	orr	sp, lr, lr, lsl #13
4000fda8:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
4000fdac:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
4000fdb0:	618f418f 	orrvs	r4, pc, pc, lsl #3
4000fdb4:	658f628f 	strvs	r6, [pc, #655]	; 4001004b <HanTable+0xfbb>
4000fdb8:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4000fdbc:	708f6b8f 	addvc	r6, pc, pc, lsl #23
4000fdc0:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4000fdc4:	778f758f 	strvc	r7, [pc, pc, lsl #11]
4000fdc8:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4000fdcc:	a58fa28f 	strge	sl, [pc, #655]	; 40010063 <HanTable+0xfd3>
4000fdd0:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4000fdd4:	b58fb38f 	strlt	fp, [pc, #911]	; 4001016b <HanTable+0x10db>
4000fdd8:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4000fddc:	63906290 	orrsvs	r6, r0, #144, 4
4000fde0:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4000fde4:	6a906990 	bvs	3e42a42c <GPM4DAT+0x2d42a148>
4000fde8:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4000fdec:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
4000fdf0:	77907690 			; <UNDEFINED> instruction: 0x77907690
4000fdf4:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
4000fdf8:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4000fdfc:	82908190 	addshi	r8, r0, #144, 2	; 0x24
4000fe00:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4000fe04:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
4000fe08:	96909590 			; <UNDEFINED> instruction: 0x96909590
4000fe0c:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
4000fe10:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4000fe14:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
4000fe18:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4000fe1c:	e490e290 	ldr	lr, [r0], #656	; 0x290
4000fe20:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4000fe24:	ec90eb90 	vldmia	r0, {d14-d21}
4000fe28:	f390f190 	vsra.u64	d15, d0, #48
4000fe2c:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
4000fe30:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4000fe34:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
4000fe38:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4000fe3c:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
4000fe40:	56915591 			; <UNDEFINED> instruction: 0x56915591
4000fe44:	61915791 			; <UNDEFINED> instruction: 0x61915791
4000fe48:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4000fe4c:	71916991 			; <UNDEFINED> instruction: 0x71916991
4000fe50:	76917391 			; <UNDEFINED> instruction: 0x76917391
4000fe54:	7a917791 	bvc	3e46dca0 <GPM4DAT+0x2d46d9bc>
4000fe58:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
4000fe5c:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
4000fe60:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4000fe64:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
4000fe68:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
4000fe6c:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
4000fe70:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4000fe74:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
4000fe78:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
4000fe7c:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
4000fe80:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4000fe84:	61925592 			; <UNDEFINED> instruction: 0x61925592
4000fe88:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
4000fe8c:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
4000fe90:	77927592 			; <UNDEFINED> instruction: 0x77927592
4000fe94:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
4000fe98:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
4000fe9c:	91928992 			; <UNDEFINED> instruction: 0x91928992
4000fea0:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4000fea4:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
4000fea8:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
4000feac:	e592e192 	ldr	lr, [r2, #402]	; 0x192
4000feb0:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4000feb4:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
4000feb8:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4000febc:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
4000fec0:	61935793 			; <UNDEFINED> instruction: 0x61935793
4000fec4:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
4000fec8:	6a936993 	bvs	3e4ea51c <GPM4DAT+0x2d4ea238>
4000fecc:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
4000fed0:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4000fed4:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
4000fed8:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4000fedc:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
4000fee0:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4000fee4:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
4000fee8:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4000feec:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
4000fef0:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4000fef4:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
4000fef8:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4000fefc:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
4000ff00:	6b946a94 	blvs	3e52a958 <GPM4DAT+0x2d52a674>
4000ff04:	70946c94 	umullsvc	r6, r4, r4, ip
4000ff08:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4000ff0c:	76947594 			; <UNDEFINED> instruction: 0x76947594
4000ff10:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4000ff14:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
4000ff18:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4000ff1c:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
4000ff20:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4000ff24:	96949594 			; <UNDEFINED> instruction: 0x96949594
4000ff28:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4000ff2c:	e294e194 	adds	lr, r4, #148, 2	; 0x25
4000ff30:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4000ff34:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
4000ff38:	ec94eb94 	vldmia	r4, {d14-d23}
4000ff3c:	f394f194 	vsra.u64	d15, d4, #44
4000ff40:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
4000ff44:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
4000ff48:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4000ff4c:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
4000ff50:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
4000ff54:	56955595 			; <UNDEFINED> instruction: 0x56955595
4000ff58:	61955795 			; <UNDEFINED> instruction: 0x61955795
4000ff5c:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
4000ff60:	77957695 			; <UNDEFINED> instruction: 0x77957695
4000ff64:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
4000ff68:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
4000ff6c:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
4000ff70:	ab95a995 	blge	3e57a5cc <GPM4DAT+0x2d57a2e8>
4000ff74:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
4000ff78:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
4000ff7c:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000ff80:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
4000ff84:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
4000ff88:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
4000ff8c:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
4000ff90:	51964996 			; <UNDEFINED> instruction: 0x51964996
4000ff94:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
4000ff98:	81966196 			; <UNDEFINED> instruction: 0x81966196
4000ff9c:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
4000ffa0:	91968996 			; <UNDEFINED> instruction: 0x91968996
4000ffa4:	95969396 	ldrls	r9, [r6, #918]	; 0x396
4000ffa8:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
4000ffac:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
4000ffb0:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4000ffb4:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
4000ffb8:	f596f396 	pldw	[r6, #918]	; 0x396
4000ffbc:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
4000ffc0:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4000ffc4:	57975197 			; <UNDEFINED> instruction: 0x57975197
4000ffc8:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4000ffcc:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
4000ffd0:	6b976997 	blvs	3e5ea634 <GPM4DAT+0x2d5ea350>
4000ffd4:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
4000ffd8:	77977597 			; <UNDEFINED> instruction: 0x77977597
4000ffdc:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
4000ffe0:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4000ffe4:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
4000ffe8:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4000ffec:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
4000fff0:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000fff4:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
4000fff8:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4000fffc:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
40010000:	76987598 			; <UNDEFINED> instruction: 0x76987598
40010004:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
40010008:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4001000c:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
40010010:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
40010014:	96989598 			; <UNDEFINED> instruction: 0x96989598
40010018:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4001001c:	e598e298 	ldr	lr, [r8, #664]	; 0x298
40010020:	eb98e998 	bl	3e64a688 <GPM4DAT+0x2d64a3a4>
40010024:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
40010028:	f598f398 	pldw	[r8, #920]	; 0x398
4001002c:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
40010030:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
40010034:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
40010038:	51994999 			; <UNDEFINED> instruction: 0x51994999
4001003c:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
40010040:	57995699 			; <UNDEFINED> instruction: 0x57995699
40010044:	76996199 			; <UNDEFINED> instruction: 0x76996199
40010048:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4001004c:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
40010050:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
40010054:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
40010058:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
4001005c:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
40010060:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
40010064:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
40010068:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
4001006c:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
40010070:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
40010074:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
40010078:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
4001007c:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
40010080:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
40010084:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
40010088:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
4001008c:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
40010090:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
40010094:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
40010098:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
4001009c:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
400100a0:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
400100a4:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
400100a8:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
400100ac:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
400100b0:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
400100b4:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
400100b8:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
400100bc:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
400100c0:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
400100c4:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
400100c8:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
400100cc:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
400100d0:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
400100d4:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
400100d8:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
400100dc:	f39cf19c 	vsra.u64	d15, d12, #36
400100e0:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
400100e4:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
400100e8:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
400100ec:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
400100f0:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
400100f4:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
400100f8:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
400100fc:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
40010100:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
40010104:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
40010108:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4001010c:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
40010110:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
40010114:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
40010118:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4001011c:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
40010120:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
40010124:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
40010128:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4001012c:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
40010130:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
40010134:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
40010138:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4001013c:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
40010140:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
40010144:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
40010148:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4001014c:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
40010150:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
40010154:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
40010158:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
4001015c:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
40010160:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
40010164:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
40010168:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
4001016c:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
40010170:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
40010174:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
40010178:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
4001017c:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
40010180:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
40010184:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
40010188:	7b9f789f 	blvc	3e7ee40c <GPM4DAT+0x2d7ee128>
4001018c:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
40010190:	a59fa29f 	ldrge	sl, [pc, #671]	; 40010437 <HanTable+0x13a7>
40010194:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
40010198:	b59fb39f 	ldrlt	fp, [pc, #927]	; 4001053f <HanTable+0x14af>
4001019c:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
400101a0:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
400101a4:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
400101a8:	6aa069a0 	bvs	3e82a830 <GPM4DAT+0x2d82a54c>
400101ac:	71a06ba0 	lsrvc	r6, r0, #23
400101b0:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
400101b4:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
400101b8:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
400101bc:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
400101c0:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
400101c4:	93a091a0 	movls	r9, #160, 2	; 0x28
400101c8:	96a095a0 	strtls	r9, [r0], r0, lsr #11
400101cc:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
400101d0:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
400101d4:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
400101d8:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
400101dc:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
400101e0:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
400101e4:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
400101e8:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
400101ec:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
400101f0:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
400101f4:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
400101f8:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
400101fc:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
40010200:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
40010204:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
40010208:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4001020c:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
40010210:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
40010214:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
40010218:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4001021c:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
40010220:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
40010224:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
40010228:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
4001022c:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
40010230:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
40010234:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
40010238:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
4001023c:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
40010240:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
40010244:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
40010248:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
4001024c:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
40010250:	8ba28aa2 	blhi	3e8b2ce0 <GPM4DAT+0x2d8b29fc>
40010254:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
40010258:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
4001025c:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
40010260:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
40010264:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
40010268:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
4001026c:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
40010270:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
40010274:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
40010278:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
4001027c:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
40010280:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
40010284:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
40010288:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
4001028c:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
40010290:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
40010294:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
40010298:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
4001029c:	bba3b9a3 	bllt	3e8fe930 <GPM4DAT+0x2d8fe64c>
400102a0:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
400102a4:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
400102a8:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
400102ac:	6aa469a4 	bvs	3e92a944 <GPM4DAT+0x2d92a660>
400102b0:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
400102b4:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
400102b8:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
400102bc:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
400102c0:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
400102c4:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
400102c8:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
400102cc:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
400102d0:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
400102d4:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
400102d8:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
400102dc:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
400102e0:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
400102e4:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
400102e8:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
400102ec:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
400102f0:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
400102f4:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
400102f8:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
400102fc:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
40010300:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
40010304:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
40010308:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
4001030c:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
40010310:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
40010314:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
40010318:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
4001031c:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
40010320:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
40010324:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
40010328:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
4001032c:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
40010330:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
40010334:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
40010338:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
4001033c:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
40010340:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
40010344:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
40010348:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
4001034c:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
40010350:	8ba68aa6 	blhi	3e9b2df0 <GPM4DAT+0x2d9b2b0c>
40010354:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
40010358:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
4001035c:	9ca69ba6 	vstmials	r6!, {d9-d27}
40010360:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
40010364:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
40010368:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
4001036c:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
40010370:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
40010374:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
40010378:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
4001037c:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
40010380:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
40010384:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
40010388:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
4001038c:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
40010390:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
40010394:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
40010398:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
4001039c:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
400103a0:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
400103a4:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
400103a8:	6ba869a8 	blvs	3ea2aa50 <GPM4DAT+0x2da2a76c>
400103ac:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
400103b0:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
400103b4:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
400103b8:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
400103bc:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
400103c0:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
400103c4:	96a895a8 	strtls	r9, [r8], r8, lsr #11
400103c8:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
400103cc:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
400103d0:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
400103d4:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
400103d8:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
400103dc:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
400103e0:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
400103e4:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
400103e8:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
400103ec:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
400103f0:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
400103f4:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
400103f8:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
400103fc:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
40010400:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
40010404:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
40010408:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
4001040c:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
40010410:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
40010414:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
40010418:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
4001041c:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
40010420:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
40010424:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
40010428:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
4001042c:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
40010430:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
40010434:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
40010438:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
4001043c:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
40010440:	6bac6aac 	blvs	3eb2aef8 <GPM4DAT+0x2db2ac14>
40010444:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
40010448:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
4001044c:	7bac77ac 	blvc	3eb2e304 <GPM4DAT+0x2db2e020>
40010450:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
40010454:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
40010458:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
4001045c:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
40010460:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
40010464:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
40010468:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
4001046c:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
40010470:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
40010474:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
40010478:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
4001047c:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
40010480:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
40010484:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010488:	ebace9ac 	bl	3eb4ab40 <GPM4DAT+0x2db4a85c>
4001048c:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
40010490:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
40010494:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
40010498:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
4001049c:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
400104a0:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
400104a4:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
400104a8:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
400104ac:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
400104b0:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
400104b4:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
400104b8:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
400104bc:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
400104c0:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
400104c4:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
400104c8:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
400104cc:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
400104d0:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
400104d4:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
400104d8:	bbadb7ad 	bllt	3eb7e394 <GPM4DAT+0x2db7e0b0>
400104dc:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
400104e0:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
400104e4:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
400104e8:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
400104ec:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
400104f0:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
400104f4:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
400104f8:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
400104fc:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
40010500:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
40010504:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
40010508:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
4001050c:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
40010510:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
40010514:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
40010518:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
4001051c:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
40010520:	9bae99ae 	blls	3ebb6be0 <GPM4DAT+0x2dbb68fc>
40010524:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
40010528:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
4001052c:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
40010530:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
40010534:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
40010538:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
4001053c:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
40010540:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
40010544:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
40010548:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
4001054c:	55af51af 	strpl	r5, [pc, #431]!	; 40010703 <HanTable+0x1673>
40010550:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
40010554:	65af62af 	strvs	r6, [pc, #687]!	; 4001080b <HanTable+0x177b>
40010558:	6aaf69af 	bvs	3ebeac1c <GPM4DAT+0x2dbea938>
4001055c:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
40010560:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
40010564:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
40010568:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
4001056c:	b0afa9af 	adclt	sl, pc, pc, lsr #19
40010570:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
40010574:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
40010578:	61b0bcaf 	lsrsvs	fp, pc, #25
4001057c:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
40010580:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
40010584:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
40010588:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
4001058c:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
40010590:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
40010594:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
40010598:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
4001059c:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
400105a0:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
400105a4:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
400105a8:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
400105ac:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
400105b0:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
400105b4:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
400105b8:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
400105bc:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
400105c0:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
400105c4:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
400105c8:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
400105cc:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
400105d0:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
400105d4:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
400105d8:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
400105dc:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
400105e0:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
400105e4:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
400105e8:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
400105ec:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
400105f0:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
400105f4:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
400105f8:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
400105fc:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
40010600:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
40010604:	6bb369b3 	blvs	3eceacd8 <GPM4DAT+0x2dcea9f4>
40010608:	71b370b3 	ldrhvc	r7, [r3, r3]!
4001060c:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
40010610:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
40010614:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
40010618:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
4001061c:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
40010620:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
40010624:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
40010628:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
4001062c:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
40010630:	6ab469b4 	bvs	3ed2ad08 <GPM4DAT+0x2dd2aa24>
40010634:	70b46bb4 	ldrhtvc	r6, [r4], r4
40010638:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
4001063c:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
40010640:	7bb477b4 	blvc	3ed2e518 <GPM4DAT+0x2dd2e234>
40010644:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
40010648:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
4001064c:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
40010650:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
40010654:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
40010658:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
4001065c:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
40010660:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
40010664:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
40010668:	bbb4b7b4 	bllt	3ed3e540 <GPM4DAT+0x2dd3e25c>
4001066c:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
40010670:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
40010674:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
40010678:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
4001067c:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
40010680:	eab4e9b4 	b	3ed4ad58 <GPM4DAT+0x2dd4aa74>
40010684:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
40010688:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
4001068c:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
40010690:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
40010694:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
40010698:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
4001069c:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
400106a0:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
400106a4:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
400106a8:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
400106ac:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
400106b0:	6bb569b5 	blvs	3ed6ad8c <GPM4DAT+0x2dd6aaa8>
400106b4:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
400106b8:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
400106bc:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
400106c0:	7bb577b5 	blvc	3ed6e59c <GPM4DAT+0x2dd6e2b8>
400106c4:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
400106c8:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
400106cc:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
400106d0:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
400106d4:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
400106d8:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
400106dc:	aab5a9b5 	bge	3ed7adb8 <GPM4DAT+0x2dd7aad4>
400106e0:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
400106e4:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
400106e8:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
400106ec:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400106f0:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
400106f4:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
400106f8:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
400106fc:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
40010700:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
40010704:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
40010708:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
4001070c:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
40010710:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
40010714:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
40010718:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
4001071c:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
40010720:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
40010724:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
40010728:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
4001072c:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
40010730:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
40010734:	8ab689b6 	bhi	3edb2e14 <GPM4DAT+0x2ddb2b30>
40010738:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
4001073c:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
40010740:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
40010744:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
40010748:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
4001074c:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
40010750:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
40010754:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
40010758:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
4001075c:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
40010760:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
40010764:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
40010768:	f3b6f1b6 	vsra.u64	d15, d22, #10
4001076c:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
40010770:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
40010774:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
40010778:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
4001077c:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
40010780:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
40010784:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
40010788:	6fb769b7 	svcvs	0x00b769b7
4001078c:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
40010790:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
40010794:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
40010798:	7bb77ab7 	blvc	3edef27c <GPM4DAT+0x2ddeef98>
4001079c:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
400107a0:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
400107a4:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
400107a8:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
400107ac:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
400107b0:	aab7a9b7 	bge	3edfae94 <GPM4DAT+0x2ddfabb0>
400107b4:	b0b7abb7 	ldrhtlt	sl, [r7], r7
400107b8:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
400107bc:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
400107c0:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400107c4:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
400107c8:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
400107cc:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
400107d0:	6bb869b8 	blvs	3ee2aeb8 <GPM4DAT+0x2de2abd4>
400107d4:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
400107d8:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
400107dc:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
400107e0:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
400107e4:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
400107e8:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
400107ec:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
400107f0:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
400107f4:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
400107f8:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
400107fc:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
40010800:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
40010804:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
40010808:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
4001080c:	ebb8e9b8 	bl	3ee4aef4 <GPM4DAT+0x2de4ac10>
40010810:	f3b8f1b8 	vsra.u64	d15, d24, #8
40010814:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
40010818:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
4001081c:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
40010820:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
40010824:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
40010828:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
4001082c:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
40010830:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
40010834:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
40010838:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
4001083c:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
40010840:	abb9a9b9 	blge	3ee7af2c <GPM4DAT+0x2de7ac48>
40010844:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
40010848:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
4001084c:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
40010850:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
40010854:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
40010858:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
4001085c:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
40010860:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
40010864:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
40010868:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
4001086c:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
40010870:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
40010874:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
40010878:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
4001087c:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
40010880:	8aba89ba 	bhi	3eeb2f70 <GPM4DAT+0x2deb2c8c>
40010884:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
40010888:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
4001088c:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
40010890:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
40010894:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
40010898:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
4001089c:	f3baf1ba 	vsra.u64	d15, d26, #6
400108a0:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
400108a4:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
400108a8:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
400108ac:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
400108b0:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
400108b4:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
400108b8:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
400108bc:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
400108c0:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
400108c4:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
400108c8:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
400108cc:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400108d0:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
400108d4:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
400108d8:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
400108dc:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
400108e0:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
400108e4:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
400108e8:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
400108ec:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
400108f0:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
400108f4:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
400108f8:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
400108fc:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
40010900:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
40010904:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
40010908:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
4001090c:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
40010910:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
40010914:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
40010918:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
4001091c:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
40010920:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
40010924:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
40010928:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
4001092c:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
40010930:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
40010934:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
40010938:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
4001093c:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
40010940:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
40010944:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
40010948:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
4001094c:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
40010950:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
40010954:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
40010958:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
4001095c:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
40010960:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 40010b27 <HanTable+0x1a97>
40010964:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
40010968:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 40010c2f <HanTable+0x1b9f>
4001096c:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
40010970:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
40010974:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 40010c78 <HanTable+0x1be8>
40010978:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
4001097c:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
40010980:	71c069c0 	bicvc	r6, r0, r0, asr #19
40010984:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
40010988:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
4001098c:	81c078c0 	bichi	r7, r0, r0, asr #17
40010990:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
40010994:	91c089c0 	bicls	r8, r0, r0, asr #19
40010998:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
4001099c:	97c096c0 	strbls	r9, [r0, r0, asr #13]
400109a0:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
400109a4:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
400109a8:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
400109ac:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
400109b0:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
400109b4:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
400109b8:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
400109bc:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
400109c0:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
400109c4:	51c149c1 	bicpl	r4, r1, r1, asr #19
400109c8:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
400109cc:	61c157c1 	bicvs	r5, r1, r1, asr #15
400109d0:	76c165c1 	strbvc	r6, [r1], r1, asr #11
400109d4:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
400109d8:	a1c197c1 	bicge	r9, r1, r1, asr #15
400109dc:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
400109e0:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
400109e4:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
400109e8:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
400109ec:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
400109f0:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
400109f4:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
400109f8:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
400109fc:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
40010a00:	71c261c2 	bicvc	r6, r2, r2, asr #3
40010a04:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
40010a08:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
40010a0c:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
40010a10:	97c295c2 	strbls	r9, [r2, r2, asr #11]
40010a14:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
40010a18:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
40010a1c:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
40010a20:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
40010a24:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
40010a28:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
40010a2c:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
40010a30:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
40010a34:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
40010a38:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
40010a3c:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
40010a40:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
40010a44:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
40010a48:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
40010a4c:	aac3a9c3 	bge	3f0fb160 <GPM4DAT+0x2e0fae7c>
40010a50:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
40010a54:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
40010a58:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
40010a5c:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
40010a60:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
40010a64:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
40010a68:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
40010a6c:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
40010a70:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
40010a74:	96c495c4 	strbls	r9, [r4], r4, asr #11
40010a78:	a1c497c4 	bicge	r9, r4, r4, asr #15
40010a7c:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
40010a80:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
40010a84:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
40010a88:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
40010a8c:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
40010a90:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
40010a94:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
40010a98:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
40010a9c:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
40010aa0:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
40010aa4:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
40010aa8:	71c569c5 	bicvc	r6, r5, r5, asr #19
40010aac:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40010ab0:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
40010ab4:	a1c581c5 	bicge	r8, r5, r5, asr #3
40010ab8:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
40010abc:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
40010ac0:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
40010ac4:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
40010ac8:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
40010acc:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
40010ad0:	e1c5d7c5 	bic	sp, r5, r5, asr #15
40010ad4:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
40010ad8:	61c649c6 	bicvs	r4, r6, r6, asr #19
40010adc:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
40010ae0:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
40010ae4:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
40010ae8:	97c695c6 	strbls	r9, [r6, r6, asr #11]
40010aec:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
40010af0:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
40010af4:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
40010af8:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
40010afc:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
40010b00:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
40010b04:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
40010b08:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
40010b0c:	51c749c7 	bicpl	r4, r7, r7, asr #19
40010b10:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
40010b14:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40010b18:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
40010b1c:	a1c777c7 	bicge	r7, r7, r7, asr #15
40010b20:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
40010b24:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
40010b28:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
40010b2c:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
40010b30:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
40010b34:	6ac869c8 	bvs	3f22b25c <GPM4DAT+0x2e22af78>
40010b38:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
40010b3c:	76c875c8 	strbvc	r7, [r8], r8, asr #11
40010b40:	81c877c8 	bichi	r7, r8, r8, asr #15
40010b44:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
40010b48:	91c889c8 	bicls	r8, r8, r8, asr #19
40010b4c:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
40010b50:	97c896c8 	strbls	r9, [r8, r8, asr #13]
40010b54:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
40010b58:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
40010b5c:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
40010b60:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
40010b64:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
40010b68:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
40010b6c:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
40010b70:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
40010b74:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
40010b78:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
40010b7c:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
40010b80:	81c976c9 	bichi	r7, r9, r9, asr #13
40010b84:	a1c985c9 	bicge	r8, r9, r9, asr #11
40010b88:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
40010b8c:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
40010b90:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
40010b94:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
40010b98:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
40010b9c:	41cae1c9 	bicmi	lr, sl, r9, asr #3
40010ba0:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
40010ba4:	61ca57ca 	bicvs	r5, sl, sl, asr #15
40010ba8:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
40010bac:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40010bb0:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
40010bb4:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
40010bb8:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
40010bbc:	e1cac1ca 	bic	ip, sl, sl, asr #3
40010bc0:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
40010bc4:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
40010bc8:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
40010bcc:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
40010bd0:	51cb49cb 	bicpl	r4, fp, fp, asr #19
40010bd4:	61cb57cb 	bicvs	r5, fp, fp, asr #15
40010bd8:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
40010bdc:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
40010be0:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
40010be4:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
40010be8:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
40010bec:	91cb89cb 	bicls	r8, fp, fp, asr #19
40010bf0:	a1cb93cb 	bicge	r9, fp, fp, asr #7
40010bf4:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
40010bf8:	b1cba9cb 	biclt	sl, fp, fp, asr #19
40010bfc:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
40010c00:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
40010c04:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
40010c08:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
40010c0c:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
40010c10:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
40010c14:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40010c18:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40010c1c:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40010c20:	91cc89cc 	bicls	r8, ip, ip, asr #19
40010c24:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
40010c28:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
40010c2c:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
40010c30:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
40010c34:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010c38:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
40010c3c:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
40010c40:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
40010c44:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
40010c48:	51cd49cd 	bicpl	r4, sp, sp, asr #19
40010c4c:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
40010c50:	61cd57cd 	bicvs	r5, sp, sp, asr #15
40010c54:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
40010c58:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
40010c5c:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
40010c60:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
40010c64:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
40010c68:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
40010c6c:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
40010c70:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
40010c74:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
40010c78:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
40010c7c:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
40010c80:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
40010c84:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
40010c88:	81ce75ce 	bichi	r7, lr, lr, asr #11
40010c8c:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
40010c90:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
40010c94:	91ce8bce 	bicls	r8, lr, lr, asr #23
40010c98:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
40010c9c:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40010ca0:	e1ceb7ce 	bic	fp, lr, lr, asr #15
40010ca4:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010ca8:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
40010cac:	45cf41cf 	strbmi	r4, [pc, #463]	; 40010e83 <HanTable+0x1df3>
40010cb0:	51cf49cf 	bicpl	r4, pc, pc, asr #19
40010cb4:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
40010cb8:	65cf61cf 	strbvs	r6, [pc, #463]	; 40010e8f <HanTable+0x1dff>
40010cbc:	71cf69cf 	bicvc	r6, pc, pc, asr #19
40010cc0:	75cf73cf 	strbvc	r7, [pc, #975]	; 40011097 <HanTable+0x2007>
40010cc4:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40010cc8:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
40010ccc:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40010cd0:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
40010cd4:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40010cd8:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
40010cdc:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40010ce0:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
40010ce4:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40010ce8:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
40010cec:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40010cf0:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
40010cf4:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40010cf8:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
40010cfc:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40010d00:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
40010d04:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40010d08:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
40010d0c:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40010d10:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
40010d14:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40010d18:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40010d1c:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40010d20:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
40010d24:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40010d28:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
40010d2c:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40010d30:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
40010d34:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
40010d38:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
40010d3c:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
40010d40:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
40010d44:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
40010d48:	bbd1b7d1 	bllt	3f47ec94 <GPM4DAT+0x2e47e9b0>
40010d4c:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
40010d50:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
40010d54:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
40010d58:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
40010d5c:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
40010d60:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
40010d64:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
40010d68:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
40010d6c:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
40010d70:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
40010d74:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
40010d78:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
40010d7c:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
40010d80:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
40010d84:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
40010d88:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
40010d8c:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
40010d90:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
40010d94:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
40010d98:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
40010d9c:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40010da0:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
40010da4:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40010da8:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
40010dac:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40010db0:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
40010db4:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
40010db8:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
40010dbc:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
40010dc0:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
40010dc4:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40010dc8:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
40010dcc:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40010dd0:	7bd377d3 	blvc	3f4eed24 <GPM4DAT+0x2e4eea40>
40010dd4:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40010dd8:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
40010ddc:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40010de0:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
40010de4:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40010de8:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
40010dec:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40010df0:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
40010df4:	3aac3a5a 	bcc	3eb1f764 <GPM4DAT+0x2db1f480>
40010df8:	3b243ae0 	blcc	4091f980 <__ZI_LIMIT__+0x90749c>
40010dfc:	3ba63b64 	blcc	3e99fb94 <GPM4DAT+0x2d99f8b0>
40010e00:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
40010e04:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40010e08:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
40010e0c:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40010e10:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
40010e14:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40010e18:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40010e1c:	3f5e3f20 	svccc	0x005e3f20
40010e20:	3fe43f94 	svccc	0x00e43f94
40010e24:	40684024 	rsbmi	r4, r8, r4, lsr #32
40010e28:	40e64096 	smlalmi	r4, r6, r6, r0
40010e2c:	4168412c 	cmnmi	r8, ip, lsr #2
40010e30:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
40010e34:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
40010e38:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
40010e3c:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
40010e40:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
40010e44:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
40010e48:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
40010e4c:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
40010e50:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
40010e54:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
40010e58:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
40010e5c:	47524730 	smmlarmi	r2, r0, r7, r4
40010e60:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
40010e64:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
40010e68:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
40010e6c:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
40010e70:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
40010e74:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
40010e78:	4a3849f8 	bmi	40e23660 <__ZI_LIMIT__+0xe0b17c>
40010e7c:	4aa24a72 	bmi	3e8a384c <GPM4DAT+0x2d8a3568>
40010e80:	4b044aca 	blmi	401239b0 <__ZI_LIMIT__+0x10b4cc>
40010e84:	4ba44b58 	blmi	3e923bec <GPM4DAT+0x2d923908>
40010e88:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
40010e8c:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
40010e90:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
40010e94:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
40010e98:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
40010e9c:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40010ea0:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
40010ea4:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40010ea8:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
40010eac:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40010eb0:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
40010eb4:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40010eb8:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
40010ebc:	3ae039e0 	bcc	3f81f644 <GPM4DAT+0x2e81f360>
40010ec0:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
40010ec4:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40010ec8:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40010ecc:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40010ed0:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
40010ed4:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40010ed8:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40010edc:	4ae049e0 	bmi	3f823664 <GPM4DAT+0x2e823380>
40010ee0:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
40010ee4:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40010ee8:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010eec:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010ef0:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
40010ef4:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40010ef8:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010efc:	5ae059e0 	bpl	3f827684 <GPM4DAT+0x2e8273a0>
40010f00:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
40010f04:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40010f08:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40010f0c:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40010f10:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
40010f14:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010f18:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010f1c:	6ae069e0 	bvs	3f82b6a4 <GPM4DAT+0x2e82b3c0>
40010f20:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
40010f24:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40010f28:	70e06fe0 	rscvc	r6, r0, r0, ror #31
40010f2c:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40010f30:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
40010f34:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
40010f38:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010f3c:	7ae079e0 	bvc	3f82f6c4 <GPM4DAT+0x2e82f3e0>
40010f40:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
40010f44:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
40010f48:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
40010f4c:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
40010f50:	96e095e0 	strbtls	r9, [r0], r0, ror #11
40010f54:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
40010f58:	9ae099e0 	bls	3f8376e0 <GPM4DAT+0x2e8373fc>
40010f5c:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
40010f60:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
40010f64:	a0e09fe0 	rscge	r9, r0, r0, ror #31
40010f68:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
40010f6c:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
40010f70:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
40010f74:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
40010f78:	aae0a9e0 	bge	3f83b700 <GPM4DAT+0x2e83b41c>
40010f7c:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
40010f80:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
40010f84:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
40010f88:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
40010f8c:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
40010f90:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
40010f94:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010f98:	bae0b9e0 	blt	3f83f720 <GPM4DAT+0x2e83f43c>
40010f9c:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40010fa0:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
40010fa4:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40010fa8:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
40010fac:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40010fb0:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
40010fb4:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40010fb8:	cae0c9e0 	bgt	3f843740 <GPM4DAT+0x2e84345c>
40010fbc:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40010fc0:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
40010fc4:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40010fc8:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
40010fcc:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40010fd0:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
40010fd4:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010fd8:	dae0d9e0 	ble	3f847760 <GPM4DAT+0x2e84747c>
40010fdc:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40010fe0:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
40010fe4:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40010fe8:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
40010fec:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40010ff0:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
40010ff4:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010ff8:	eae0e9e0 	b	3f84b780 <GPM4DAT+0x2e84b49c>
40010ffc:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40011000:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
40011004:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40011008:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
4001100c:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40011010:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
40011014:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40011018:	fae0f9e0 	blx	3f84f7a0 <GPM4DAT+0x2e84f4bc>
4001101c:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40011020:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
40011024:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40011028:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
4001102c:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40011030:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
40011034:	3ae139e1 	bcc	3f85f7c0 <GPM4DAT+0x2e85f4dc>
40011038:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
4001103c:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
40011040:	40e13fe1 	rscmi	r3, r1, r1, ror #31
40011044:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
40011048:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
4001104c:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
40011050:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
40011054:	4ae149e1 	bmi	3f8637e0 <GPM4DAT+0x2e8634fc>
40011058:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
4001105c:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
40011060:	50e14fe1 	rscpl	r4, r1, r1, ror #31
40011064:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
40011068:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
4001106c:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
40011070:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
40011074:	5ae159e1 	bpl	3f867800 <GPM4DAT+0x2e86751c>
40011078:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
4001107c:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
40011080:	60e15fe1 	rscvs	r5, r1, r1, ror #31
40011084:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
40011088:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
4001108c:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
40011090:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
40011094:	6ae169e1 	bvs	3f86b820 <GPM4DAT+0x2e86b53c>
40011098:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
4001109c:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
400110a0:	70e16fe1 	rscvc	r6, r1, r1, ror #31
400110a4:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
400110a8:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
400110ac:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
400110b0:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400110b4:	7ae179e1 	bvc	3f86f840 <GPM4DAT+0x2e86f55c>
400110b8:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
400110bc:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
400110c0:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
400110c4:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
400110c8:	96e195e1 	strbtls	r9, [r1], r1, ror #11
400110cc:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
400110d0:	9ae199e1 	bls	3f87785c <GPM4DAT+0x2e877578>
400110d4:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
400110d8:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
400110dc:	a0e19fe1 	rscge	r9, r1, r1, ror #31
400110e0:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
400110e4:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
400110e8:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
400110ec:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
400110f0:	aae1a9e1 	bge	3f87b87c <GPM4DAT+0x2e87b598>
400110f4:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
400110f8:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
400110fc:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40011100:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
40011104:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40011108:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
4001110c:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011110:	bae1b9e1 	blt	3f87f89c <GPM4DAT+0x2e87f5b8>
40011114:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40011118:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
4001111c:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40011120:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
40011124:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40011128:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
4001112c:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40011130:	cae1c9e1 	bgt	3f8838bc <GPM4DAT+0x2e8835d8>
40011134:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
40011138:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
4001113c:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
40011140:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
40011144:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
40011148:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
4001114c:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011150:	dae1d9e1 	ble	3f8878dc <GPM4DAT+0x2e8875f8>
40011154:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
40011158:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
4001115c:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
40011160:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
40011164:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
40011168:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
4001116c:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011170:	eae1e9e1 	b	3f88b8fc <GPM4DAT+0x2e88b618>
40011174:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
40011178:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
4001117c:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
40011180:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
40011184:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
40011188:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
4001118c:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
40011190:	fae1f9e1 	blx	3f88f91c <GPM4DAT+0x2e88f638>
40011194:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
40011198:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
4001119c:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
400111a0:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
400111a4:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
400111a8:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
400111ac:	3ae239e2 	bcc	3f89f93c <GPM4DAT+0x2e89f658>
400111b0:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
400111b4:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
400111b8:	40e23fe2 	rscmi	r3, r2, r2, ror #31
400111bc:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
400111c0:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
400111c4:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
400111c8:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
400111cc:	4ae249e2 	bmi	3f8a395c <GPM4DAT+0x2e8a3678>
400111d0:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
400111d4:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
400111d8:	50e24fe2 	rscpl	r4, r2, r2, ror #31
400111dc:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
400111e0:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
400111e4:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
400111e8:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
400111ec:	5ae259e2 	bpl	3f8a797c <GPM4DAT+0x2e8a7698>
400111f0:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
400111f4:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
400111f8:	60e25fe2 	rscvs	r5, r2, r2, ror #31
400111fc:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40011200:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
40011204:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40011208:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
4001120c:	6ae269e2 	bvs	3f8ab99c <GPM4DAT+0x2e8ab6b8>
40011210:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
40011214:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40011218:	70e26fe2 	rscvc	r6, r2, r2, ror #31
4001121c:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40011220:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
40011224:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
40011228:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001122c:	7ae279e2 	bvc	3f8af9bc <GPM4DAT+0x2e8af6d8>
40011230:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
40011234:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
40011238:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
4001123c:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
40011240:	96e295e2 	strbtls	r9, [r2], r2, ror #11
40011244:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40011248:	9ae299e2 	bls	3f8b79d8 <GPM4DAT+0x2e8b76f4>
4001124c:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
40011250:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
40011254:	a0e29fe2 	rscge	r9, r2, r2, ror #31
40011258:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
4001125c:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
40011260:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
40011264:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40011268:	aae2a9e2 	bge	3f8bb9f8 <GPM4DAT+0x2e8bb714>
4001126c:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
40011270:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
40011274:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
40011278:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
4001127c:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
40011280:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
40011284:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011288:	bae2b9e2 	blt	3f8bfa18 <GPM4DAT+0x2e8bf734>
4001128c:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
40011290:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
40011294:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
40011298:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
4001129c:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
400112a0:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
400112a4:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
400112a8:	cae2c9e2 	bgt	3f8c3a38 <GPM4DAT+0x2e8c3754>
400112ac:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
400112b0:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
400112b4:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
400112b8:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
400112bc:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
400112c0:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
400112c4:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400112c8:	dae2d9e2 	ble	3f8c7a58 <GPM4DAT+0x2e8c7774>
400112cc:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
400112d0:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
400112d4:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
400112d8:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
400112dc:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
400112e0:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
400112e4:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400112e8:	eae2e9e2 	b	3f8cba78 <GPM4DAT+0x2e8cb794>
400112ec:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
400112f0:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
400112f4:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
400112f8:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
400112fc:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40011300:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
40011304:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40011308:	fae2f9e2 	blx	3f8cfa98 <GPM4DAT+0x2e8cf7b4>
4001130c:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40011310:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
40011314:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40011318:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
4001131c:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40011320:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40011324:	3ae339e3 	bcc	3f8dfab8 <GPM4DAT+0x2e8df7d4>
40011328:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
4001132c:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
40011330:	40e33fe3 	rscmi	r3, r3, r3, ror #31
40011334:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
40011338:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
4001133c:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
40011340:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
40011344:	4ae349e3 	bmi	3f8e3ad8 <GPM4DAT+0x2e8e37f4>
40011348:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
4001134c:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
40011350:	50e34fe3 	rscpl	r4, r3, r3, ror #31
40011354:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
40011358:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
4001135c:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
40011360:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40011364:	5ae359e3 	bpl	3f8e7af8 <GPM4DAT+0x2e8e7814>
40011368:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
4001136c:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
40011370:	60e35fe3 	rscvs	r5, r3, r3, ror #31
40011374:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
40011378:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
4001137c:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
40011380:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40011384:	6ae369e3 	bvs	3f8ebb18 <GPM4DAT+0x2e8eb834>
40011388:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
4001138c:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40011390:	70e36fe3 	rscvc	r6, r3, r3, ror #31
40011394:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40011398:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
4001139c:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
400113a0:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400113a4:	7ae379e3 	bvc	3f8efb38 <GPM4DAT+0x2e8ef854>
400113a8:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
400113ac:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
400113b0:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
400113b4:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
400113b8:	96e395e3 	strbtls	r9, [r3], r3, ror #11
400113bc:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
400113c0:	9ae399e3 	bls	3f8f7b54 <GPM4DAT+0x2e8f7870>
400113c4:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
400113c8:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
400113cc:	a0e39fe3 	rscge	r9, r3, r3, ror #31
400113d0:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
400113d4:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
400113d8:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
400113dc:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400113e0:	aae3a9e3 	bge	3f8fbb74 <GPM4DAT+0x2e8fb890>
400113e4:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
400113e8:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
400113ec:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
400113f0:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
400113f4:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
400113f8:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
400113fc:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011400:	bae3b9e3 	blt	3f8ffb94 <GPM4DAT+0x2e8ff8b0>
40011404:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40011408:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
4001140c:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40011410:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40011414:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40011418:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
4001141c:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40011420:	cae3c9e3 	bgt	3f903bb4 <GPM4DAT+0x2e9038d0>
40011424:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40011428:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
4001142c:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40011430:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
40011434:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40011438:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
4001143c:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011440:	dae3d9e3 	ble	3f907bd4 <GPM4DAT+0x2e9078f0>
40011444:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
40011448:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
4001144c:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
40011450:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
40011454:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
40011458:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
4001145c:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011460:	eae3e9e3 	b	3f90bbf4 <GPM4DAT+0x2e90b910>
40011464:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
40011468:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
4001146c:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
40011470:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
40011474:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
40011478:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
4001147c:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
40011480:	fae3f9e3 	blx	3f90fc14 <GPM4DAT+0x2e90f930>
40011484:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40011488:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
4001148c:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40011490:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40011494:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40011498:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
4001149c:	3ae439e4 	bcc	3f91fc34 <GPM4DAT+0x2e91f950>
400114a0:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
400114a4:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
400114a8:	40e43fe4 	rscmi	r3, r4, r4, ror #31
400114ac:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
400114b0:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
400114b4:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
400114b8:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
400114bc:	4ae449e4 	bmi	3f923c54 <GPM4DAT+0x2e923970>
400114c0:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
400114c4:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
400114c8:	50e44fe4 	rscpl	r4, r4, r4, ror #31
400114cc:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
400114d0:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
400114d4:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
400114d8:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400114dc:	5ae459e4 	bpl	3f927c74 <GPM4DAT+0x2e927990>
400114e0:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
400114e4:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
400114e8:	60e45fe4 	rscvs	r5, r4, r4, ror #31
400114ec:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
400114f0:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
400114f4:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
400114f8:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400114fc:	6ae469e4 	bvs	3f92bc94 <GPM4DAT+0x2e92b9b0>
40011500:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40011504:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40011508:	70e46fe4 	rscvc	r6, r4, r4, ror #31
4001150c:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40011510:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40011514:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40011518:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001151c:	7ae479e4 	bvc	3f92fcb4 <GPM4DAT+0x2e92f9d0>
40011520:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40011524:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40011528:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
4001152c:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40011530:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40011534:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011538:	9ae499e4 	bls	3f937cd0 <GPM4DAT+0x2e9379ec>
4001153c:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40011540:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
40011544:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40011548:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
4001154c:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40011550:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
40011554:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011558:	aae4a9e4 	bge	3f93bcf0 <GPM4DAT+0x2e93ba0c>
4001155c:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40011560:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
40011564:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40011568:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
4001156c:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40011570:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
40011574:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011578:	bae4b9e4 	blt	3f93fd10 <GPM4DAT+0x2e93fa2c>
4001157c:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40011580:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40011584:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40011588:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
4001158c:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40011590:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40011594:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011598:	cae4c9e4 	bgt	3f943d30 <GPM4DAT+0x2e943a4c>
4001159c:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
400115a0:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
400115a4:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
400115a8:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
400115ac:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
400115b0:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
400115b4:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400115b8:	dae4d9e4 	ble	3f947d50 <GPM4DAT+0x2e947a6c>
400115bc:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
400115c0:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
400115c4:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
400115c8:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
400115cc:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
400115d0:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
400115d4:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400115d8:	eae4e9e4 	b	3f94bd70 <GPM4DAT+0x2e94ba8c>
400115dc:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
400115e0:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
400115e4:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
400115e8:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
400115ec:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
400115f0:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
400115f4:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
400115f8:	fae4f9e4 	blx	3f94fd90 <GPM4DAT+0x2e94faac>
400115fc:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40011600:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40011604:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40011608:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
4001160c:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40011610:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011614:	3ae539e5 	bcc	3f95fdb0 <GPM4DAT+0x2e95facc>
40011618:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
4001161c:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40011620:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40011624:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40011628:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
4001162c:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40011630:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40011634:	4ae549e5 	bmi	3f963dd0 <GPM4DAT+0x2e963aec>
40011638:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
4001163c:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40011640:	50e54fe5 	rscpl	r4, r5, r5, ror #31
40011644:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40011648:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
4001164c:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40011650:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011654:	5ae559e5 	bpl	3f967df0 <GPM4DAT+0x2e967b0c>
40011658:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
4001165c:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40011660:	60e55fe5 	rscvs	r5, r5, r5, ror #31
40011664:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40011668:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
4001166c:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40011670:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011674:	6ae569e5 	bvs	3f96be10 <GPM4DAT+0x2e96bb2c>
40011678:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
4001167c:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40011680:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40011684:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40011688:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
4001168c:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40011690:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011694:	7ae579e5 	bvc	3f96fe30 <GPM4DAT+0x2e96fb4c>
40011698:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
4001169c:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
400116a0:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
400116a4:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
400116a8:	96e595e5 	strbtls	r9, [r5], r5, ror #11
400116ac:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
400116b0:	9ae599e5 	bls	3f977e4c <GPM4DAT+0x2e977b68>
400116b4:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
400116b8:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
400116bc:	a0e59fe5 	rscge	r9, r5, r5, ror #31
400116c0:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
400116c4:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
400116c8:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
400116cc:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400116d0:	aae5a9e5 	bge	3f97be6c <GPM4DAT+0x2e97bb88>
400116d4:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
400116d8:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
400116dc:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
400116e0:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
400116e4:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
400116e8:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
400116ec:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400116f0:	bae5b9e5 	blt	3f97fe8c <GPM4DAT+0x2e97fba8>
400116f4:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
400116f8:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
400116fc:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40011700:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40011704:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40011708:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
4001170c:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011710:	cae5c9e5 	bgt	3f983eac <GPM4DAT+0x2e983bc8>
40011714:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40011718:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
4001171c:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40011720:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
40011724:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40011728:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
4001172c:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011730:	dae5d9e5 	ble	3f987ecc <GPM4DAT+0x2e987be8>
40011734:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40011738:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
4001173c:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40011740:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
40011744:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40011748:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
4001174c:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011750:	eae5e9e5 	b	3f98beec <GPM4DAT+0x2e98bc08>
40011754:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40011758:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
4001175c:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40011760:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
40011764:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40011768:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
4001176c:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40011770:	fae5f9e5 	blx	3f98ff0c <GPM4DAT+0x2e98fc28>
40011774:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40011778:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
4001177c:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40011780:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40011784:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40011788:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
4001178c:	3ae639e6 	bcc	3f99ff2c <GPM4DAT+0x2e99fc48>
40011790:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40011794:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40011798:	40e63fe6 	rscmi	r3, r6, r6, ror #31
4001179c:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
400117a0:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
400117a4:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
400117a8:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
400117ac:	4ae649e6 	bmi	3f9a3f4c <GPM4DAT+0x2e9a3c68>
400117b0:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
400117b4:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
400117b8:	50e64fe6 	rscpl	r4, r6, r6, ror #31
400117bc:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
400117c0:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
400117c4:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
400117c8:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400117cc:	5ae659e6 	bpl	3f9a7f6c <GPM4DAT+0x2e9a7c88>
400117d0:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
400117d4:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
400117d8:	60e65fe6 	rscvs	r5, r6, r6, ror #31
400117dc:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
400117e0:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
400117e4:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
400117e8:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400117ec:	6ae669e6 	bvs	3f9abf8c <GPM4DAT+0x2e9abca8>
400117f0:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
400117f4:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
400117f8:	70e66fe6 	rscvc	r6, r6, r6, ror #31
400117fc:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40011800:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40011804:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40011808:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001180c:	7ae679e6 	bvc	3f9affac <GPM4DAT+0x2e9afcc8>
40011810:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40011814:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40011818:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
4001181c:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40011820:	96e695e6 	strbtls	r9, [r6], r6, ror #11
40011824:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011828:	9ae699e6 	bls	3f9b7fc8 <GPM4DAT+0x2e9b7ce4>
4001182c:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40011830:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
40011834:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40011838:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
4001183c:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40011840:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
40011844:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011848:	aae6a9e6 	bge	3f9bbfe8 <GPM4DAT+0x2e9bbd04>
4001184c:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40011850:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
40011854:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40011858:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
4001185c:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40011860:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
40011864:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011868:	bae6b9e6 	blt	3f9c0008 <GPM4DAT+0x2e9bfd24>
4001186c:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40011870:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
40011874:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40011878:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
4001187c:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40011880:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40011884:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011888:	cae6c9e6 	bgt	3f9c4028 <GPM4DAT+0x2e9c3d44>
4001188c:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40011890:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40011894:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40011898:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
4001189c:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
400118a0:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
400118a4:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400118a8:	dae6d9e6 	ble	3f9c8048 <GPM4DAT+0x2e9c7d64>
400118ac:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
400118b0:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
400118b4:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
400118b8:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
400118bc:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
400118c0:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
400118c4:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400118c8:	eae6e9e6 	b	3f9cc068 <GPM4DAT+0x2e9cbd84>
400118cc:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
400118d0:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
400118d4:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
400118d8:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
400118dc:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
400118e0:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
400118e4:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
400118e8:	fae6f9e6 	blx	3f9d0088 <GPM4DAT+0x2e9cfda4>
400118ec:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
400118f0:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
400118f4:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
400118f8:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
400118fc:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40011900:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011904:	3ae739e7 	bcc	3f9e00a8 <GPM4DAT+0x2e9dfdc4>
40011908:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
4001190c:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40011910:	40e73fe7 	rscmi	r3, r7, r7, ror #31
40011914:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40011918:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
4001191c:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40011920:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40011924:	4ae749e7 	bmi	3f9e40c8 <GPM4DAT+0x2e9e3de4>
40011928:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
4001192c:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40011930:	50e74fe7 	rscpl	r4, r7, r7, ror #31
40011934:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40011938:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
4001193c:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40011940:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011944:	5ae759e7 	bpl	3f9e80e8 <GPM4DAT+0x2e9e7e04>
40011948:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
4001194c:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
40011950:	60e75fe7 	rscvs	r5, r7, r7, ror #31
40011954:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
40011958:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
4001195c:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
40011960:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011964:	6ae769e7 	bvs	3f9ec108 <GPM4DAT+0x2e9ebe24>
40011968:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
4001196c:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
40011970:	70e76fe7 	rscvc	r6, r7, r7, ror #31
40011974:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
40011978:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
4001197c:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40011980:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011984:	7ae779e7 	bvc	3f9f0128 <GPM4DAT+0x2e9efe44>
40011988:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
4001198c:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40011990:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
40011994:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40011998:	96e795e7 	strbtls	r9, [r7], r7, ror #11
4001199c:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
400119a0:	9ae799e7 	bls	3f9f8144 <GPM4DAT+0x2e9f7e60>
400119a4:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
400119a8:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
400119ac:	a0e79fe7 	rscge	r9, r7, r7, ror #31
400119b0:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
400119b4:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
400119b8:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
400119bc:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400119c0:	aae7a9e7 	bge	3f9fc164 <GPM4DAT+0x2e9fbe80>
400119c4:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
400119c8:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
400119cc:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
400119d0:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
400119d4:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
400119d8:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
400119dc:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400119e0:	bae7b9e7 	blt	3fa00184 <GPM4DAT+0x2e9ffea0>
400119e4:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
400119e8:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
400119ec:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
400119f0:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
400119f4:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
400119f8:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
400119fc:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011a00:	cae7c9e7 	bgt	3fa041a4 <GPM4DAT+0x2ea03ec0>
40011a04:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40011a08:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
40011a0c:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40011a10:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
40011a14:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40011a18:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40011a1c:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011a20:	dae7d9e7 	ble	3fa081c4 <GPM4DAT+0x2ea07ee0>
40011a24:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40011a28:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
40011a2c:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40011a30:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
40011a34:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
40011a38:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
40011a3c:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011a40:	eae7e9e7 	b	3fa0c1e4 <GPM4DAT+0x2ea0bf00>
40011a44:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
40011a48:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
40011a4c:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
40011a50:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
40011a54:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
40011a58:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
40011a5c:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
40011a60:	fae7f9e7 	blx	3fa10204 <GPM4DAT+0x2ea0ff20>
40011a64:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
40011a68:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
40011a6c:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
40011a70:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
40011a74:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
40011a78:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011a7c:	3ae839e8 	bcc	3fa20224 <GPM4DAT+0x2ea1ff40>
40011a80:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
40011a84:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40011a88:	40e83fe8 	rscmi	r3, r8, r8, ror #31
40011a8c:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40011a90:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
40011a94:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40011a98:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40011a9c:	4ae849e8 	bmi	3fa24244 <GPM4DAT+0x2ea23f60>
40011aa0:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
40011aa4:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40011aa8:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40011aac:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40011ab0:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
40011ab4:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40011ab8:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011abc:	5ae859e8 	bpl	3fa28264 <GPM4DAT+0x2ea27f80>
40011ac0:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
40011ac4:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40011ac8:	60e85fe8 	rscvs	r5, r8, r8, ror #31
40011acc:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40011ad0:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
40011ad4:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40011ad8:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011adc:	6ae869e8 	bvs	3fa2c284 <GPM4DAT+0x2ea2bfa0>
40011ae0:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
40011ae4:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40011ae8:	70e86fe8 	rscvc	r6, r8, r8, ror #31
40011aec:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40011af0:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
40011af4:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40011af8:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011afc:	7ae879e8 	bvc	3fa302a4 <GPM4DAT+0x2ea2ffc0>
40011b00:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
40011b04:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40011b08:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
40011b0c:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40011b10:	96e895e8 	strbtls	r9, [r8], r8, ror #11
40011b14:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011b18:	9ae899e8 	bls	3fa382c0 <GPM4DAT+0x2ea37fdc>
40011b1c:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40011b20:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
40011b24:	a0e89fe8 	rscge	r9, r8, r8, ror #31
40011b28:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
40011b2c:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
40011b30:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
40011b34:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011b38:	aae8a9e8 	bge	3fa3c2e0 <GPM4DAT+0x2ea3bffc>
40011b3c:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
40011b40:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
40011b44:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
40011b48:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
40011b4c:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
40011b50:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
40011b54:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011b58:	bae8b9e8 	blt	3fa40300 <GPM4DAT+0x2ea4001c>
40011b5c:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
40011b60:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
40011b64:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
40011b68:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
40011b6c:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
40011b70:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
40011b74:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011b78:	cae8c9e8 	bgt	3fa44320 <GPM4DAT+0x2ea4403c>
40011b7c:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
40011b80:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
40011b84:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
40011b88:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
40011b8c:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
40011b90:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
40011b94:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011b98:	dae8d9e8 	ble	3fa48340 <GPM4DAT+0x2ea4805c>
40011b9c:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40011ba0:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
40011ba4:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40011ba8:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40011bac:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40011bb0:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
40011bb4:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011bb8:	eae8e9e8 	b	3fa4c360 <GPM4DAT+0x2ea4c07c>
40011bbc:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
40011bc0:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
40011bc4:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40011bc8:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
40011bcc:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40011bd0:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
40011bd4:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40011bd8:	fae8f9e8 	blx	3fa50380 <GPM4DAT+0x2ea5009c>
40011bdc:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40011be0:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
40011be4:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40011be8:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
40011bec:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40011bf0:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011bf4:	3ae939e9 	bcc	3fa603a0 <GPM4DAT+0x2ea600bc>
40011bf8:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
40011bfc:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40011c00:	40e93fe9 	rscmi	r3, r9, r9, ror #31
40011c04:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40011c08:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
40011c0c:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40011c10:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
40011c14:	4ae949e9 	bmi	3fa643c0 <GPM4DAT+0x2ea640dc>
40011c18:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40011c1c:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40011c20:	50e94fe9 	rscpl	r4, r9, r9, ror #31
40011c24:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40011c28:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
40011c2c:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40011c30:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011c34:	5ae959e9 	bpl	3fa683e0 <GPM4DAT+0x2ea680fc>
40011c38:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
40011c3c:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
40011c40:	60e95fe9 	rscvs	r5, r9, r9, ror #31
40011c44:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
40011c48:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
40011c4c:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
40011c50:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011c54:	6ae969e9 	bvs	3fa6c400 <GPM4DAT+0x2ea6c11c>
40011c58:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
40011c5c:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
40011c60:	70e96fe9 	rscvc	r6, r9, r9, ror #31
40011c64:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
40011c68:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
40011c6c:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
40011c70:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011c74:	7ae979e9 	bvc	3fa70420 <GPM4DAT+0x2ea7013c>
40011c78:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
40011c7c:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
40011c80:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
40011c84:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
40011c88:	96e995e9 	strbtls	r9, [r9], r9, ror #11
40011c8c:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011c90:	9ae999e9 	bls	3fa7843c <GPM4DAT+0x2ea78158>
40011c94:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40011c98:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40011c9c:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40011ca0:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
40011ca4:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40011ca8:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
40011cac:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011cb0:	aae9a9e9 	bge	3fa7c45c <GPM4DAT+0x2ea7c178>
40011cb4:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
40011cb8:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
40011cbc:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
40011cc0:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
40011cc4:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40011cc8:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
40011ccc:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011cd0:	bae9b9e9 	blt	3fa8047c <GPM4DAT+0x2ea80198>
40011cd4:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40011cd8:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
40011cdc:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40011ce0:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
40011ce4:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40011ce8:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
40011cec:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011cf0:	cae9c9e9 	bgt	3fa8449c <GPM4DAT+0x2ea841b8>
40011cf4:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40011cf8:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
40011cfc:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40011d00:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
40011d04:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40011d08:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
40011d0c:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011d10:	dae9d9e9 	ble	3fa884bc <GPM4DAT+0x2ea881d8>
40011d14:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40011d18:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40011d1c:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40011d20:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
40011d24:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40011d28:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
40011d2c:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011d30:	eae9e9e9 	b	3fa8c4dc <GPM4DAT+0x2ea8c1f8>
40011d34:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
40011d38:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
40011d3c:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
40011d40:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
40011d44:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
40011d48:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
40011d4c:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
40011d50:	fae9f9e9 	blx	3fa904fc <GPM4DAT+0x2ea90218>
40011d54:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
40011d58:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
40011d5c:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
40011d60:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
40011d64:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
40011d68:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011d6c:	3aea39ea 	bcc	3faa051c <GPM4DAT+0x2eaa0238>
40011d70:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
40011d74:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
40011d78:	40ea3fea 	rscmi	r3, sl, sl, ror #31
40011d7c:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
40011d80:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
40011d84:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
40011d88:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011d8c:	4aea49ea 	bmi	3faa453c <GPM4DAT+0x2eaa4258>
40011d90:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
40011d94:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
40011d98:	50ea4fea 	rscpl	r4, sl, sl, ror #31
40011d9c:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40011da0:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
40011da4:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40011da8:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011dac:	5aea59ea 	bpl	3faa855c <GPM4DAT+0x2eaa8278>
40011db0:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
40011db4:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
40011db8:	60ea5fea 	rscvs	r5, sl, sl, ror #31
40011dbc:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
40011dc0:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
40011dc4:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40011dc8:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011dcc:	6aea69ea 	bvs	3faac57c <GPM4DAT+0x2eaac298>
40011dd0:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
40011dd4:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40011dd8:	70ea6fea 	rscvc	r6, sl, sl, ror #31
40011ddc:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40011de0:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
40011de4:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40011de8:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011dec:	7aea79ea 	bvc	3fab059c <GPM4DAT+0x2eab02b8>
40011df0:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
40011df4:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40011df8:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
40011dfc:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40011e00:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
40011e04:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011e08:	9aea99ea 	bls	3fab85b8 <GPM4DAT+0x2eab82d4>
40011e0c:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40011e10:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
40011e14:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40011e18:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40011e1c:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40011e20:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
40011e24:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011e28:	aaeaa9ea 	bge	3fabc5d8 <GPM4DAT+0x2eabc2f4>
40011e2c:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40011e30:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
40011e34:	b0eaafea 	rsclt	sl, sl, sl, ror #31
40011e38:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
40011e3c:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
40011e40:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
40011e44:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011e48:	baeab9ea 	blt	3fac05f8 <GPM4DAT+0x2eac0314>
40011e4c:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
40011e50:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
40011e54:	c0eabfea 	rscgt	fp, sl, sl, ror #31
40011e58:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
40011e5c:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
40011e60:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
40011e64:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011e68:	caeac9ea 	bgt	3fac4618 <GPM4DAT+0x2eac4334>
40011e6c:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
40011e70:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
40011e74:	d0eacfea 	rscle	ip, sl, sl, ror #31
40011e78:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
40011e7c:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
40011e80:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
40011e84:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011e88:	daead9ea 	ble	3fac8638 <GPM4DAT+0x2eac8354>
40011e8c:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
40011e90:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
40011e94:	e0eadfea 	rsc	sp, sl, sl, ror #31
40011e98:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
40011e9c:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40011ea0:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
40011ea4:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011ea8:	eaeae9ea 	b	3facc658 <GPM4DAT+0x2eacc374>
40011eac:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40011eb0:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
40011eb4:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
40011eb8:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
40011ebc:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
40011ec0:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
40011ec4:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40011ec8:	faeaf9ea 	blx	3fad0678 <GPM4DAT+0x2ead0394>
40011ecc:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40011ed0:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
40011ed4:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40011ed8:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
40011edc:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40011ee0:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011ee4:	3aeb39eb 	bcc	3fae0698 <GPM4DAT+0x2eae03b4>
40011ee8:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
40011eec:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40011ef0:	40eb3feb 	rscmi	r3, fp, fp, ror #31
40011ef4:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40011ef8:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
40011efc:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40011f00:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011f04:	4aeb49eb 	bmi	3fae46b8 <GPM4DAT+0x2eae43d4>
40011f08:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
40011f0c:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40011f10:	50eb4feb 	rscpl	r4, fp, fp, ror #31
40011f14:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40011f18:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40011f1c:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40011f20:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011f24:	5aeb59eb 	bpl	3fae86d8 <GPM4DAT+0x2eae83f4>
40011f28:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
40011f2c:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40011f30:	60eb5feb 	rscvs	r5, fp, fp, ror #31
40011f34:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
40011f38:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
40011f3c:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
40011f40:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011f44:	6aeb69eb 	bvs	3faec6f8 <GPM4DAT+0x2eaec414>
40011f48:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
40011f4c:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
40011f50:	70eb6feb 	rscvc	r6, fp, fp, ror #31
40011f54:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
40011f58:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
40011f5c:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
40011f60:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011f64:	7aeb79eb 	bvc	3faf0718 <GPM4DAT+0x2eaf0434>
40011f68:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
40011f6c:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
40011f70:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
40011f74:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
40011f78:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
40011f7c:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011f80:	9aeb99eb 	bls	3faf8734 <GPM4DAT+0x2eaf8450>
40011f84:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
40011f88:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
40011f8c:	a0eb9feb 	rscge	r9, fp, fp, ror #31
40011f90:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
40011f94:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
40011f98:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
40011f9c:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011fa0:	aaeba9eb 	bge	3fafc754 <GPM4DAT+0x2eafc470>
40011fa4:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40011fa8:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
40011fac:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40011fb0:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
40011fb4:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40011fb8:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
40011fbc:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011fc0:	baebb9eb 	blt	3fb00774 <GPM4DAT+0x2eb00490>
40011fc4:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40011fc8:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
40011fcc:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40011fd0:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
40011fd4:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40011fd8:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
40011fdc:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011fe0:	caebc9eb 	bgt	3fb04794 <GPM4DAT+0x2eb044b0>
40011fe4:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40011fe8:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
40011fec:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40011ff0:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
40011ff4:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40011ff8:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
40011ffc:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012000:	daebd9eb 	ble	3fb087b4 <GPM4DAT+0x2eb084d0>
40012004:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40012008:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
4001200c:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40012010:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
40012014:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40012018:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
4001201c:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012020:	eaebe9eb 	b	3fb0c7d4 <GPM4DAT+0x2eb0c4f0>
40012024:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40012028:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
4001202c:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40012030:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
40012034:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
40012038:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
4001203c:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
40012040:	faebf9eb 	blx	3fb107f4 <GPM4DAT+0x2eb10510>
40012044:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
40012048:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
4001204c:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
40012050:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
40012054:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
40012058:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001205c:	3aec39ec 	bcc	3fb20814 <GPM4DAT+0x2eb20530>
40012060:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
40012064:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
40012068:	40ec3fec 	rscmi	r3, ip, ip, ror #31
4001206c:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
40012070:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
40012074:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
40012078:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
4001207c:	4aec49ec 	bmi	3fb24834 <GPM4DAT+0x2eb24550>
40012080:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
40012084:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
40012088:	50ec4fec 	rscpl	r4, ip, ip, ror #31
4001208c:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
40012090:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
40012094:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
40012098:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001209c:	5aec59ec 	bpl	3fb28854 <GPM4DAT+0x2eb28570>
400120a0:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
400120a4:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
400120a8:	60ec5fec 	rscvs	r5, ip, ip, ror #31
400120ac:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
400120b0:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
400120b4:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
400120b8:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400120bc:	6aec69ec 	bvs	3fb2c874 <GPM4DAT+0x2eb2c590>
400120c0:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
400120c4:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
400120c8:	70ec6fec 	rscvc	r6, ip, ip, ror #31
400120cc:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
400120d0:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
400120d4:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
400120d8:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400120dc:	7aec79ec 	bvc	3fb30894 <GPM4DAT+0x2eb305b0>
400120e0:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
400120e4:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
400120e8:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
400120ec:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
400120f0:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
400120f4:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400120f8:	9aec99ec 	bls	3fb388b0 <GPM4DAT+0x2eb385cc>
400120fc:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40012100:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
40012104:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40012108:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
4001210c:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40012110:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
40012114:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012118:	aaeca9ec 	bge	3fb3c8d0 <GPM4DAT+0x2eb3c5ec>
4001211c:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40012120:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
40012124:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40012128:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
4001212c:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40012130:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
40012134:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012138:	baecb9ec 	blt	3fb408f0 <GPM4DAT+0x2eb4060c>
4001213c:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
40012140:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
40012144:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
40012148:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
4001214c:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
40012150:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
40012154:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012158:	caecc9ec 	bgt	3fb44910 <GPM4DAT+0x2eb4462c>
4001215c:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
40012160:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
40012164:	d0eccfec 	rscle	ip, ip, ip, ror #31
40012168:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
4001216c:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
40012170:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
40012174:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012178:	daecd9ec 	ble	3fb48930 <GPM4DAT+0x2eb4864c>
4001217c:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
40012180:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
40012184:	e0ecdfec 	rsc	sp, ip, ip, ror #31
40012188:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
4001218c:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
40012190:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
40012194:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012198:	eaece9ec 	b	3fb4c950 <GPM4DAT+0x2eb4c66c>
4001219c:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
400121a0:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
400121a4:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
400121a8:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
400121ac:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
400121b0:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
400121b4:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
400121b8:	faecf9ec 	blx	3fb50970 <GPM4DAT+0x2eb5068c>
400121bc:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
400121c0:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
400121c4:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
400121c8:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
400121cc:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
400121d0:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400121d4:	3aed39ed 	bcc	3fb60990 <GPM4DAT+0x2eb606ac>
400121d8:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
400121dc:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
400121e0:	40ed3fed 	rscmi	r3, sp, sp, ror #31
400121e4:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
400121e8:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
400121ec:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
400121f0:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400121f4:	4aed49ed 	bmi	3fb649b0 <GPM4DAT+0x2eb646cc>
400121f8:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
400121fc:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40012200:	50ed4fed 	rscpl	r4, sp, sp, ror #31
40012204:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40012208:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
4001220c:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40012210:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012214:	5aed59ed 	bpl	3fb689d0 <GPM4DAT+0x2eb686ec>
40012218:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
4001221c:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40012220:	60ed5fed 	rscvs	r5, sp, sp, ror #31
40012224:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
40012228:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
4001222c:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
40012230:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012234:	6aed69ed 	bvs	3fb6c9f0 <GPM4DAT+0x2eb6c70c>
40012238:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
4001223c:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
40012240:	70ed6fed 	rscvc	r6, sp, sp, ror #31
40012244:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
40012248:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
4001224c:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
40012250:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012254:	7aed79ed 	bvc	3fb70a10 <GPM4DAT+0x2eb7072c>
40012258:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
4001225c:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
40012260:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
40012264:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
40012268:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
4001226c:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012270:	9aed99ed 	bls	3fb78a2c <GPM4DAT+0x2eb78748>
40012274:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
40012278:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
4001227c:	a0ed9fed 	rscge	r9, sp, sp, ror #31
40012280:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
40012284:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
40012288:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
4001228c:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012290:	aaeda9ed 	bge	3fb7ca4c <GPM4DAT+0x2eb7c768>
40012294:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
40012298:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
4001229c:	b0edafed 	rsclt	sl, sp, sp, ror #31
400122a0:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
400122a4:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
400122a8:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
400122ac:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400122b0:	baedb9ed 	blt	3fb80a6c <GPM4DAT+0x2eb80788>
400122b4:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
400122b8:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
400122bc:	c0edbfed 	rscgt	fp, sp, sp, ror #31
400122c0:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
400122c4:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
400122c8:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
400122cc:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400122d0:	caedc9ed 	bgt	3fb84a8c <GPM4DAT+0x2eb847a8>
400122d4:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
400122d8:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
400122dc:	d0edcfed 	rscle	ip, sp, sp, ror #31
400122e0:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
400122e4:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
400122e8:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
400122ec:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400122f0:	daedd9ed 	ble	3fb88aac <GPM4DAT+0x2eb887c8>
400122f4:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
400122f8:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
400122fc:	e0eddfed 	rsc	sp, sp, sp, ror #31
40012300:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
40012304:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40012308:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
4001230c:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012310:	eaede9ed 	b	3fb8cacc <GPM4DAT+0x2eb8c7e8>
40012314:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40012318:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
4001231c:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40012320:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
40012324:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
40012328:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
4001232c:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
40012330:	faedf9ed 	blx	3fb90aec <GPM4DAT+0x2eb90808>
40012334:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
40012338:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
4001233c:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
40012340:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
40012344:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
40012348:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001234c:	3aee39ee 	bcc	3fba0b0c <GPM4DAT+0x2eba0828>
40012350:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
40012354:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
40012358:	40ee3fee 	rscmi	r3, lr, lr, ror #31
4001235c:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
40012360:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
40012364:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
40012368:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
4001236c:	4aee49ee 	bmi	3fba4b2c <GPM4DAT+0x2eba4848>
40012370:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
40012374:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
40012378:	50ee4fee 	rscpl	r4, lr, lr, ror #31
4001237c:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
40012380:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
40012384:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40012388:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001238c:	5aee59ee 	bpl	3fba8b4c <GPM4DAT+0x2eba8868>
40012390:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
40012394:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40012398:	60ee5fee 	rscvs	r5, lr, lr, ror #31
4001239c:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
400123a0:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
400123a4:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
400123a8:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400123ac:	6aee69ee 	bvs	3fbacb6c <GPM4DAT+0x2ebac888>
400123b0:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
400123b4:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
400123b8:	70ee6fee 	rscvc	r6, lr, lr, ror #31
400123bc:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
400123c0:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
400123c4:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
400123c8:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400123cc:	7aee79ee 	bvc	3fbb0b8c <GPM4DAT+0x2ebb08a8>
400123d0:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
400123d4:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
400123d8:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
400123dc:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
400123e0:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
400123e4:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400123e8:	9aee99ee 	bls	3fbb8ba8 <GPM4DAT+0x2ebb88c4>
400123ec:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
400123f0:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
400123f4:	a0ee9fee 	rscge	r9, lr, lr, ror #31
400123f8:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
400123fc:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40012400:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40012404:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012408:	aaeea9ee 	bge	3fbbcbc8 <GPM4DAT+0x2ebbc8e4>
4001240c:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40012410:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40012414:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40012418:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
4001241c:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40012420:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
40012424:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012428:	baeeb9ee 	blt	3fbc0be8 <GPM4DAT+0x2ebc0904>
4001242c:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40012430:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
40012434:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40012438:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
4001243c:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
40012440:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
40012444:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012448:	caeec9ee 	bgt	3fbc4c08 <GPM4DAT+0x2ebc4924>
4001244c:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
40012450:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
40012454:	d0eecfee 	rscle	ip, lr, lr, ror #31
40012458:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
4001245c:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
40012460:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
40012464:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012468:	daeed9ee 	ble	3fbc8c28 <GPM4DAT+0x2ebc8944>
4001246c:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
40012470:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
40012474:	e0eedfee 	rsc	sp, lr, lr, ror #31
40012478:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
4001247c:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
40012480:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
40012484:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012488:	eaeee9ee 	b	3fbccc48 <GPM4DAT+0x2ebcc964>
4001248c:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40012490:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40012494:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40012498:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
4001249c:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
400124a0:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
400124a4:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
400124a8:	faeef9ee 	blx	3fbd0c68 <GPM4DAT+0x2ebd0984>
400124ac:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
400124b0:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
400124b4:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
400124b8:	34ef33ef 	strbtcc	r3, [pc], #1007	; 400124c0 <HanTable+0x3430>
400124bc:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
400124c0:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
400124c4:	3aef39ef 	bcc	3fbe0c88 <GPM4DAT+0x2ebe09a4>
400124c8:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
400124cc:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
400124d0:	40ef3fef 	rscmi	r3, pc, pc, ror #31
400124d4:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
400124d8:	44ef43ef 	strbtmi	r4, [pc], #1007	; 400124e0 <HanTable+0x3450>
400124dc:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
400124e0:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
400124e4:	4aef49ef 	bmi	3fbe4ca8 <GPM4DAT+0x2ebe49c4>
400124e8:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
400124ec:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
400124f0:	50ef4fef 	rscpl	r4, pc, pc, ror #31
400124f4:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
400124f8:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40012500 <HanTable+0x3470>
400124fc:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40012500:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40012504:	5aef59ef 	bpl	3fbe8cc8 <GPM4DAT+0x2ebe89e4>
40012508:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
4001250c:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40012510:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40012514:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40012518:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40012520 <HanTable+0x3490>
4001251c:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40012520:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40012524:	6aef69ef 	bvs	3fbecce8 <GPM4DAT+0x2ebeca04>
40012528:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
4001252c:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40012530:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40012534:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40012538:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40012540 <HanTable+0x34b0>
4001253c:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40012540:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40012544:	7aef79ef 	bvc	3fbf0d08 <GPM4DAT+0x2ebf0a24>
40012548:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
4001254c:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40012550:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
40012554:	94ef93ef 	strbtls	r9, [pc], #1007	; 4001255c <HanTable+0x34cc>
40012558:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
4001255c:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40012560:	9aef99ef 	bls	3fbf8d24 <GPM4DAT+0x2ebf8a40>
40012564:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40012568:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
4001256c:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40012570:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
40012574:	a4efa3ef 	strbtge	sl, [pc], #1007	; 4001257c <HanTable+0x34ec>
40012578:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
4001257c:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40012580:	aaefa9ef 	bge	3fbfcd44 <GPM4DAT+0x2ebfca60>
40012584:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40012588:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
4001258c:	b0efafef 	rsclt	sl, pc, pc, ror #31
40012590:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40012594:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 4001259c <HanTable+0x350c>
40012598:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
4001259c:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
400125a0:	baefb9ef 	blt	3fc00d64 <GPM4DAT+0x2ec00a80>
400125a4:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
400125a8:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
400125ac:	c0efbfef 	rscgt	fp, pc, pc, ror #31
400125b0:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
400125b4:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 400125bc <HanTable+0x352c>
400125b8:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
400125bc:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
400125c0:	caefc9ef 	bgt	3fc04d84 <GPM4DAT+0x2ec04aa0>
400125c4:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
400125c8:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
400125cc:	d0efcfef 	rscle	ip, pc, pc, ror #31
400125d0:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
400125d4:	d4efd3ef 	strbtle	sp, [pc], #1007	; 400125dc <HanTable+0x354c>
400125d8:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
400125dc:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
400125e0:	daefd9ef 	ble	3fc08da4 <GPM4DAT+0x2ec08ac0>
400125e4:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
400125e8:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
400125ec:	e0efdfef 	rsc	sp, pc, pc, ror #31
400125f0:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
400125f4:	e4efe3ef 	strbt	lr, [pc], #1007	; 400125fc <HanTable+0x356c>
400125f8:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
400125fc:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40012600:	eaefe9ef 	b	3fc0cdc4 <GPM4DAT+0x2ec0cae0>
40012604:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40012608:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
4001260c:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40012610:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40012614:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40012618:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
4001261c:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40012620:	faeff9ef 	blx	3fc10de4 <GPM4DAT+0x2ec10b00>
40012624:	fceffbef 	stc2l	11, cr15, [pc], #956	; 400129e8 <HanTable+0x3958>
40012628:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
4001262c:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40012630:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40012634:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40012638:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001263c:	3af039f0 	bcc	3fc20e04 <GPM4DAT+0x2ec20b20>
40012640:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
40012644:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40012648:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
4001264c:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40012650:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
40012654:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40012658:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
4001265c:	4af049f0 	bmi	3fc24e24 <GPM4DAT+0x2ec24b40>
40012660:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
40012664:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40012668:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
4001266c:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40012670:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
40012674:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40012678:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001267c:	5af059f0 	bpl	3fc28e44 <GPM4DAT+0x2ec28b60>
40012680:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40012684:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40012688:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
4001268c:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40012690:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40012694:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40012698:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001269c:	6af069f0 	bvs	3fc2ce64 <GPM4DAT+0x2ec2cb80>
400126a0:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
400126a4:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
400126a8:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
400126ac:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
400126b0:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
400126b4:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
400126b8:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400126bc:	7af079f0 	bvc	3fc30e84 <GPM4DAT+0x2ec30ba0>
400126c0:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
400126c4:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
400126c8:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
400126cc:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
400126d0:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
400126d4:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400126d8:	9af099f0 	bls	3fc38ea0 <GPM4DAT+0x2ec38bbc>
400126dc:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
400126e0:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
400126e4:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
400126e8:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
400126ec:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
400126f0:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
400126f4:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400126f8:	aaf0a9f0 	bge	3fc3cec0 <GPM4DAT+0x2ec3cbdc>
400126fc:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40012700:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40012704:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40012708:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
4001270c:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40012710:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40012714:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012718:	baf0b9f0 	blt	3fc40ee0 <GPM4DAT+0x2ec40bfc>
4001271c:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40012720:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
40012724:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40012728:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
4001272c:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40012730:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
40012734:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012738:	caf0c9f0 	bgt	3fc44f00 <GPM4DAT+0x2ec44c1c>
4001273c:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40012740:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
40012744:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40012748:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
4001274c:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40012750:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
40012754:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012758:	daf0d9f0 	ble	3fc48f20 <GPM4DAT+0x2ec48c3c>
4001275c:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40012760:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
40012764:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40012768:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
4001276c:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40012770:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
40012774:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012778:	eaf0e9f0 	b	3fc4cf40 <GPM4DAT+0x2ec4cc5c>
4001277c:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40012780:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40012784:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40012788:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
4001278c:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40012790:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40012794:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40012798:	faf0f9f0 	blx	3fc50f60 <GPM4DAT+0x2ec50c7c>
4001279c:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
400127a0:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
400127a4:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
400127a8:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
400127ac:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
400127b0:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400127b4:	3af139f1 	bcc	3fc60f80 <GPM4DAT+0x2ec60c9c>
400127b8:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
400127bc:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
400127c0:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
400127c4:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
400127c8:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
400127cc:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
400127d0:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
400127d4:	4af149f1 	bmi	3fc64fa0 <GPM4DAT+0x2ec64cbc>
400127d8:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
400127dc:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
400127e0:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
400127e4:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
400127e8:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
400127ec:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
400127f0:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400127f4:	5af159f1 	bpl	3fc68fc0 <GPM4DAT+0x2ec68cdc>
400127f8:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
400127fc:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40012800:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40012804:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40012808:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
4001280c:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40012810:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012814:	6af169f1 	bvs	3fc6cfe0 <GPM4DAT+0x2ec6ccfc>
40012818:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
4001281c:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40012820:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
40012824:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40012828:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
4001282c:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40012830:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012834:	7af179f1 	bvc	3fc71000 <GPM4DAT+0x2ec70d1c>
40012838:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
4001283c:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40012840:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
40012844:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40012848:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
4001284c:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012850:	9af199f1 	bls	3fc7901c <GPM4DAT+0x2ec78d38>
40012854:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40012858:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
4001285c:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40012860:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
40012864:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40012868:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
4001286c:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012870:	aaf1a9f1 	bge	3fc7d03c <GPM4DAT+0x2ec7cd58>
40012874:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40012878:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
4001287c:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40012880:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40012884:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40012888:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
4001288c:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012890:	baf1b9f1 	blt	3fc8105c <GPM4DAT+0x2ec80d78>
40012894:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40012898:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
4001289c:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
400128a0:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
400128a4:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
400128a8:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
400128ac:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400128b0:	caf1c9f1 	bgt	3fc8507c <GPM4DAT+0x2ec84d98>
400128b4:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
400128b8:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
400128bc:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
400128c0:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
400128c4:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
400128c8:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
400128cc:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400128d0:	daf1d9f1 	ble	3fc8909c <GPM4DAT+0x2ec88db8>
400128d4:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
400128d8:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
400128dc:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
400128e0:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
400128e4:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
400128e8:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
400128ec:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400128f0:	eaf1e9f1 	b	3fc8d0bc <GPM4DAT+0x2ec8cdd8>
400128f4:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
400128f8:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
400128fc:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40012900:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
40012904:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40012908:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
4001290c:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40012910:	faf1f9f1 	blx	3fc910dc <GPM4DAT+0x2ec90df8>
40012914:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40012918:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
4001291c:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40012920:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
40012924:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40012928:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001292c:	3af239f2 	bcc	3fca10fc <GPM4DAT+0x2eca0e18>
40012930:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
40012934:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40012938:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
4001293c:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40012940:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
40012944:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40012948:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
4001294c:	4af249f2 	bmi	3fca511c <GPM4DAT+0x2eca4e38>
40012950:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
40012954:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
40012958:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
4001295c:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
40012960:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
40012964:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
40012968:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001296c:	5af259f2 	bpl	3fca913c <GPM4DAT+0x2eca8e58>
40012970:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
40012974:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
40012978:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
4001297c:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40012980:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
40012984:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40012988:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001298c:	6af269f2 	bvs	3fcad15c <GPM4DAT+0x2ecace78>
40012990:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
40012994:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40012998:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
4001299c:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
400129a0:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
400129a4:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
400129a8:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400129ac:	7af279f2 	bvc	3fcb117c <GPM4DAT+0x2ecb0e98>
400129b0:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
400129b4:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
400129b8:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
400129bc:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
400129c0:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
400129c4:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400129c8:	9af299f2 	bls	3fcb9198 <GPM4DAT+0x2ecb8eb4>
400129cc:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
400129d0:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
400129d4:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
400129d8:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
400129dc:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
400129e0:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
400129e4:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400129e8:	aaf2a9f2 	bge	3fcbd1b8 <GPM4DAT+0x2ecbced4>
400129ec:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
400129f0:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
400129f4:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
400129f8:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
400129fc:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40012a00:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
40012a04:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012a08:	baf2b9f2 	blt	3fcc11d8 <GPM4DAT+0x2ecc0ef4>
40012a0c:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40012a10:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
40012a14:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40012a18:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40012a1c:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40012a20:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
40012a24:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012a28:	caf2c9f2 	bgt	3fcc51f8 <GPM4DAT+0x2ecc4f14>
40012a2c:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40012a30:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
40012a34:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
40012a38:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
40012a3c:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
40012a40:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
40012a44:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012a48:	daf2d9f2 	ble	3fcc9218 <GPM4DAT+0x2ecc8f34>
40012a4c:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
40012a50:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
40012a54:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
40012a58:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
40012a5c:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
40012a60:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
40012a64:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012a68:	eaf2e9f2 	b	3fccd238 <GPM4DAT+0x2ecccf54>
40012a6c:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
40012a70:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
40012a74:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
40012a78:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
40012a7c:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
40012a80:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
40012a84:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40012a88:	faf2f9f2 	blx	3fcd1258 <GPM4DAT+0x2ecd0f74>
40012a8c:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40012a90:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
40012a94:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40012a98:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40012a9c:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40012aa0:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012aa4:	3af339f3 	bcc	3fce1278 <GPM4DAT+0x2ece0f94>
40012aa8:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40012aac:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40012ab0:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
40012ab4:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40012ab8:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
40012abc:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40012ac0:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40012ac4:	4af349f3 	bmi	3fce5298 <GPM4DAT+0x2ece4fb4>
40012ac8:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
40012acc:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40012ad0:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
40012ad4:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40012ad8:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
40012adc:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40012ae0:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012ae4:	5af359f3 	bpl	3fce92b8 <GPM4DAT+0x2ece8fd4>
40012ae8:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
40012aec:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40012af0:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
40012af4:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40012af8:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
40012afc:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40012b00:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012b04:	6af369f3 	bvs	3fced2d8 <GPM4DAT+0x2ececff4>
40012b08:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
40012b0c:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40012b10:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
40012b14:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40012b18:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40012b1c:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40012b20:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012b24:	7af379f3 	bvc	3fcf12f8 <GPM4DAT+0x2ecf1014>
40012b28:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
40012b2c:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
40012b30:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
40012b34:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
40012b38:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
40012b3c:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012b40:	9af399f3 	bls	3fcf9314 <GPM4DAT+0x2ecf9030>
40012b44:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
40012b48:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
40012b4c:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
40012b50:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
40012b54:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
40012b58:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
40012b5c:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012b60:	aaf3a9f3 	bge	3fcfd334 <GPM4DAT+0x2ecfd050>
40012b64:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
40012b68:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
40012b6c:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
40012b70:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
40012b74:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
40012b78:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
40012b7c:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012b80:	baf3b9f3 	blt	3fd01354 <GPM4DAT+0x2ed01070>
40012b84:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
40012b88:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
40012b8c:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
40012b90:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
40012b94:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40012b98:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40012b9c:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012ba0:	caf3c9f3 	bgt	3fd05374 <GPM4DAT+0x2ed05090>
40012ba4:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40012ba8:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40012bac:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40012bb0:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
40012bb4:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
40012bb8:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
40012bbc:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012bc0:	daf3d9f3 	ble	3fd09394 <GPM4DAT+0x2ed090b0>
40012bc4:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40012bc8:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
40012bcc:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40012bd0:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
40012bd4:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40012bd8:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
40012bdc:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012be0:	eaf3e9f3 	b	3fd0d3b4 <GPM4DAT+0x2ed0d0d0>
40012be4:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40012be8:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
40012bec:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40012bf0:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
40012bf4:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40012bf8:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
40012bfc:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40012c00:	faf3f9f3 	blx	3fd113d4 <GPM4DAT+0x2ed110f0>
40012c04:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40012c08:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
40012c0c:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40012c10:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
40012c14:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40012c18:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012c1c:	3af439f4 	bcc	3fd213f4 <GPM4DAT+0x2ed21110>
40012c20:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
40012c24:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40012c28:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
40012c2c:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40012c30:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
40012c34:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
40012c38:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012c3c:	4af449f4 	bmi	3fd25414 <GPM4DAT+0x2ed25130>
40012c40:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
40012c44:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
40012c48:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
40012c4c:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
40012c50:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
40012c54:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
40012c58:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012c5c:	5af459f4 	bpl	3fd29434 <GPM4DAT+0x2ed29150>
40012c60:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
40012c64:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
40012c68:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
40012c6c:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
40012c70:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
40012c74:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
40012c78:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012c7c:	6af469f4 	bvs	3fd2d454 <GPM4DAT+0x2ed2d170>
40012c80:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
40012c84:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
40012c88:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
40012c8c:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
40012c90:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
40012c94:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40012c98:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012c9c:	7af479f4 	bvc	3fd31474 <GPM4DAT+0x2ed31190>
40012ca0:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
40012ca4:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40012ca8:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
40012cac:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40012cb0:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
40012cb4:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012cb8:	9af499f4 	bls	3fd39490 <GPM4DAT+0x2ed391ac>
40012cbc:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
40012cc0:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
40012cc4:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40012cc8:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
40012ccc:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40012cd0:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
40012cd4:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012cd8:	aaf4a9f4 	bge	3fd3d4b0 <GPM4DAT+0x2ed3d1cc>
40012cdc:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40012ce0:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
40012ce4:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40012ce8:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
40012cec:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40012cf0:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
40012cf4:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012cf8:	baf4b9f4 	blt	3fd414d0 <GPM4DAT+0x2ed411ec>
40012cfc:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40012d00:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
40012d04:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40012d08:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
40012d0c:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40012d10:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
40012d14:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012d18:	caf4c9f4 	bgt	3fd454f0 <GPM4DAT+0x2ed4520c>
40012d1c:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40012d20:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
40012d24:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40012d28:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
40012d2c:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40012d30:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
40012d34:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012d38:	daf4d9f4 	ble	3fd49510 <GPM4DAT+0x2ed4922c>
40012d3c:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
40012d40:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
40012d44:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
40012d48:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
40012d4c:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
40012d50:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
40012d54:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012d58:	eaf4e9f4 	b	3fd4d530 <GPM4DAT+0x2ed4d24c>
40012d5c:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
40012d60:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
40012d64:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
40012d68:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
40012d6c:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
40012d70:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
40012d74:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
40012d78:	faf4f9f4 	blx	3fd51550 <GPM4DAT+0x2ed5126c>
40012d7c:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
40012d80:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
40012d84:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
40012d88:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
40012d8c:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
40012d90:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012d94:	3af539f5 	bcc	3fd61570 <GPM4DAT+0x2ed6128c>
40012d98:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
40012d9c:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40012da0:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
40012da4:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40012da8:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
40012dac:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40012db0:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012db4:	4af549f5 	bmi	3fd65590 <GPM4DAT+0x2ed652ac>
40012db8:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
40012dbc:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
40012dc0:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
40012dc4:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40012dc8:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
40012dcc:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40012dd0:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012dd4:	5af559f5 	bpl	3fd695b0 <GPM4DAT+0x2ed692cc>
40012dd8:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
40012ddc:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40012de0:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
40012de4:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40012de8:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
40012dec:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40012df0:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012df4:	6af569f5 	bvs	3fd6d5d0 <GPM4DAT+0x2ed6d2ec>
40012df8:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
40012dfc:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40012e00:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
40012e04:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40012e08:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
40012e0c:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40012e10:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012e14:	7af579f5 	bvc	3fd715f0 <GPM4DAT+0x2ed7130c>
40012e18:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40012e1c:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40012e20:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
40012e24:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40012e28:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
40012e2c:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012e30:	9af599f5 	bls	3fd7960c <GPM4DAT+0x2ed79328>
40012e34:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
40012e38:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
40012e3c:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
40012e40:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
40012e44:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
40012e48:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
40012e4c:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012e50:	aaf5a9f5 	bge	3fd7d62c <GPM4DAT+0x2ed7d348>
40012e54:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
40012e58:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
40012e5c:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
40012e60:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
40012e64:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
40012e68:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
40012e6c:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012e70:	baf5b9f5 	blt	3fd8164c <GPM4DAT+0x2ed81368>
40012e74:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
40012e78:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
40012e7c:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
40012e80:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
40012e84:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
40012e88:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
40012e8c:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012e90:	caf5c9f5 	bgt	3fd8566c <GPM4DAT+0x2ed85388>
40012e94:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
40012e98:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
40012e9c:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40012ea0:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
40012ea4:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40012ea8:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
40012eac:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012eb0:	daf5d9f5 	ble	3fd8968c <GPM4DAT+0x2ed893a8>
40012eb4:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
40012eb8:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
40012ebc:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
40012ec0:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
40012ec4:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40012ec8:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
40012ecc:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012ed0:	eaf5e9f5 	b	3fd8d6ac <GPM4DAT+0x2ed8d3c8>
40012ed4:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40012ed8:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
40012edc:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40012ee0:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
40012ee4:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40012ee8:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
40012eec:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40012ef0:	faf5f9f5 	blx	3fd916cc <GPM4DAT+0x2ed913e8>
40012ef4:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40012ef8:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
40012efc:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40012f00:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
40012f04:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40012f08:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012f0c:	3af639f6 	bcc	3fda16ec <GPM4DAT+0x2eda1408>
40012f10:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
40012f14:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40012f18:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40012f1c:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40012f20:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
40012f24:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40012f28:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012f2c:	4af649f6 	bmi	3fda570c <GPM4DAT+0x2eda5428>
40012f30:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
40012f34:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
40012f38:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
40012f3c:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
40012f40:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
40012f44:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
40012f48:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012f4c:	5af659f6 	bpl	3fda972c <GPM4DAT+0x2eda9448>
40012f50:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
40012f54:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
40012f58:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
40012f5c:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
40012f60:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
40012f64:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
40012f68:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012f6c:	6af669f6 	bvs	3fdad74c <GPM4DAT+0x2edad468>
40012f70:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
40012f74:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
40012f78:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
40012f7c:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
40012f80:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
40012f84:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
40012f88:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012f8c:	7af679f6 	bvc	3fdb176c <GPM4DAT+0x2edb1488>
40012f90:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
40012f94:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
40012f98:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
40012f9c:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40012fa0:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
40012fa4:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012fa8:	9af699f6 	bls	3fdb9788 <GPM4DAT+0x2edb94a4>
40012fac:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40012fb0:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
40012fb4:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40012fb8:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
40012fbc:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40012fc0:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
40012fc4:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012fc8:	aaf6a9f6 	bge	3fdbd7a8 <GPM4DAT+0x2edbd4c4>
40012fcc:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40012fd0:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
40012fd4:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40012fd8:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
40012fdc:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40012fe0:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
40012fe4:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012fe8:	baf6b9f6 	blt	3fdc17c8 <GPM4DAT+0x2edc14e4>
40012fec:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40012ff0:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
40012ff4:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40012ff8:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
40012ffc:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40013000:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
40013004:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013008:	caf6c9f6 	bgt	3fdc57e8 <GPM4DAT+0x2edc5504>
4001300c:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40013010:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
40013014:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40013018:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
4001301c:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40013020:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
40013024:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013028:	daf6d9f6 	ble	3fdc9808 <GPM4DAT+0x2edc9524>
4001302c:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40013030:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
40013034:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
40013038:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
4001303c:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
40013040:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
40013044:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013048:	eaf6e9f6 	b	3fdcd828 <GPM4DAT+0x2edcd544>
4001304c:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
40013050:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
40013054:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
40013058:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
4001305c:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
40013060:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
40013064:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
40013068:	faf6f9f6 	blx	3fdd1848 <GPM4DAT+0x2edd1564>
4001306c:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
40013070:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
40013074:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

40013078 <.LANCHOR1>:
40013078:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
4001307c:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
40013080:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013084:	3af739f7 	bcc	3fde1868 <GPM4DAT+0x2ede1584>
40013088:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
4001308c:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
40013090:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
40013094:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
40013098:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
4001309c:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
400130a0:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400130a4:	4af749f7 	bmi	3fde5888 <GPM4DAT+0x2ede55a4>
400130a8:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
400130ac:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
400130b0:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
400130b4:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
400130b8:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
400130bc:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
400130c0:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400130c4:	5af759f7 	bpl	3fde98a8 <GPM4DAT+0x2ede95c4>
400130c8:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
400130cc:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
400130d0:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
400130d4:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
400130d8:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
400130dc:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
400130e0:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400130e4:	6af769f7 	bvs	3fded8c8 <GPM4DAT+0x2eded5e4>
400130e8:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
400130ec:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
400130f0:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
400130f4:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
400130f8:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
400130fc:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40013100:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013104:	7af779f7 	bvc	3fdf18e8 <GPM4DAT+0x2edf1604>
40013108:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
4001310c:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40013110:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
40013114:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40013118:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
4001311c:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013120:	9af799f7 	bls	3fdf9904 <GPM4DAT+0x2edf9620>
40013124:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40013128:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
4001312c:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40013130:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
40013134:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
40013138:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
4001313c:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013140:	aaf7a9f7 	bge	3fdfd924 <GPM4DAT+0x2edfd640>
40013144:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
40013148:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
4001314c:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
40013150:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
40013154:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
40013158:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
4001315c:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013160:	baf7b9f7 	blt	3fe01944 <GPM4DAT+0x2ee01660>
40013164:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
40013168:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
4001316c:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
40013170:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
40013174:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
40013178:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
4001317c:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013180:	caf7c9f7 	bgt	3fe05964 <GPM4DAT+0x2ee05680>
40013184:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
40013188:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
4001318c:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
40013190:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
40013194:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
40013198:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
4001319c:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400131a0:	daf7d9f7 	ble	3fe09984 <GPM4DAT+0x2ee096a0>
400131a4:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
400131a8:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
400131ac:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
400131b0:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
400131b4:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
400131b8:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
400131bc:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400131c0:	eaf7e9f7 	b	3fe0d9a4 <GPM4DAT+0x2ee0d6c0>
400131c4:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
400131c8:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
400131cc:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
400131d0:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
400131d4:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
400131d8:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
400131dc:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
400131e0:	faf7f9f7 	blx	3fe119c4 <GPM4DAT+0x2ee116e0>
400131e4:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
400131e8:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
400131ec:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
400131f0:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
400131f4:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
400131f8:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400131fc:	3af839f8 	bcc	3fe219e4 <GPM4DAT+0x2ee21700>
40013200:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
40013204:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40013208:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
4001320c:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40013210:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
40013214:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40013218:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
4001321c:	4af849f8 	bmi	3fe25a04 <GPM4DAT+0x2ee25720>
40013220:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
40013224:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
40013228:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
4001322c:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
40013230:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
40013234:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
40013238:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001323c:	5af859f8 	bpl	3fe29a24 <GPM4DAT+0x2ee29740>
40013240:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
40013244:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
40013248:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
4001324c:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
40013250:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
40013254:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
40013258:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001325c:	6af869f8 	bvs	3fe2da44 <GPM4DAT+0x2ee2d760>
40013260:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
40013264:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
40013268:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
4001326c:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
40013270:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
40013274:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
40013278:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001327c:	7af879f8 	bvc	3fe31a64 <GPM4DAT+0x2ee31780>
40013280:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
40013284:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
40013288:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
4001328c:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
40013290:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
40013294:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013298:	9af899f8 	bls	3fe39a80 <GPM4DAT+0x2ee3979c>
4001329c:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
400132a0:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
400132a4:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
400132a8:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
400132ac:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
400132b0:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
400132b4:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400132b8:	aaf8a9f8 	bge	3fe3daa0 <GPM4DAT+0x2ee3d7bc>
400132bc:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
400132c0:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
400132c4:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
400132c8:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
400132cc:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
400132d0:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
400132d4:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400132d8:	baf8b9f8 	blt	3fe41ac0 <GPM4DAT+0x2ee417dc>
400132dc:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
400132e0:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
400132e4:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
400132e8:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
400132ec:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
400132f0:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
400132f4:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400132f8:	caf8c9f8 	bgt	3fe45ae0 <GPM4DAT+0x2ee457fc>
400132fc:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40013300:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
40013304:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40013308:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
4001330c:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40013310:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
40013314:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013318:	daf8d9f8 	ble	3fe49b00 <GPM4DAT+0x2ee4981c>
4001331c:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40013320:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
40013324:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
40013328:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
4001332c:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
40013330:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
40013334:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013338:	eaf8e9f8 	b	3fe4db20 <GPM4DAT+0x2ee4d83c>
4001333c:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
40013340:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
40013344:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
40013348:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
4001334c:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
40013350:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
40013354:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
40013358:	faf8f9f8 	blx	3fe51b40 <GPM4DAT+0x2ee5185c>
4001335c:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
40013360:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
40013364:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
40013368:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
4001336c:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
40013370:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013374:	3af939f9 	bcc	3fe61b60 <GPM4DAT+0x2ee6187c>
40013378:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
4001337c:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
40013380:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
40013384:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40013388:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
4001338c:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40013390:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40013394:	4af949f9 	bmi	3fe65b80 <GPM4DAT+0x2ee6589c>
40013398:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
4001339c:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
400133a0:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
400133a4:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
400133a8:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
400133ac:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
400133b0:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400133b4:	5af959f9 	bpl	3fe69ba0 <GPM4DAT+0x2ee698bc>
400133b8:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
400133bc:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
400133c0:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
400133c4:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
400133c8:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
400133cc:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
400133d0:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400133d4:	6af969f9 	bvs	3fe6dbc0 <GPM4DAT+0x2ee6d8dc>
400133d8:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
400133dc:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
400133e0:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
400133e4:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
400133e8:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
400133ec:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
400133f0:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400133f4:	7af979f9 	bvc	3fe71be0 <GPM4DAT+0x2ee718fc>
400133f8:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
400133fc:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40013400:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40013404:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40013408:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
4001340c:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013410:	9af999f9 	bls	3fe79bfc <GPM4DAT+0x2ee79918>
40013414:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40013418:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
4001341c:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40013420:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
40013424:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40013428:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
4001342c:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013430:	aaf9a9f9 	bge	3fe7dc1c <GPM4DAT+0x2ee7d938>
40013434:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40013438:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
4001343c:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
40013440:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
40013444:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
40013448:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
4001344c:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013450:	baf9b9f9 	blt	3fe81c3c <GPM4DAT+0x2ee81958>
40013454:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
40013458:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
4001345c:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
40013460:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
40013464:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
40013468:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
4001346c:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013470:	caf9c9f9 	bgt	3fe85c5c <GPM4DAT+0x2ee85978>
40013474:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
40013478:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
4001347c:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
40013480:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
40013484:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40013488:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
4001348c:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013490:	daf9d9f9 	ble	3fe89c7c <GPM4DAT+0x2ee89998>
40013494:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40013498:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
4001349c:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
400134a0:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
400134a4:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
400134a8:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
400134ac:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400134b0:	eaf9e9f9 	b	3fe8dc9c <GPM4DAT+0x2ee8d9b8>
400134b4:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
400134b8:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
400134bc:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
400134c0:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
400134c4:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
400134c8:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
400134cc:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
400134d0:	faf9f9f9 	blx	3fe91cbc <GPM4DAT+0x2ee919d8>
400134d4:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
400134d8:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
400134dc:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
400134e0:	daa0dafe 	ble	3e84a0e0 <GPM4DAT+0x2d849dfc>
400134e4:	dba0dbfe 	blle	3e84a4e4 <GPM4DAT+0x2d84a200>
400134e8:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
400134ec:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
400134f0:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
400134f4:	dfa0dffe 	svcle	0x00a0dffe
400134f8:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
400134fc:	8f918ccb 	svchi	0x00918ccb
40013500:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40013504:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40013508:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
4001350c:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40013510:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40013514:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40013518:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
4001351c:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40013520:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40013524:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40013528:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
4001352c:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40013530:	e1fee0a0 	mvns	lr, r0, lsr #1
40013534:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40013538:	e3fee2a0 	mvns	lr, #160, 4
4001353c:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40013540:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
40013544:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40013548:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
4001354c:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40013550:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
40013554:	eafee9a0 	b	3ffcdbdc <GPM4DAT+0x2efcd8f8>
40013558:	ebfeeaa0 	bl	3ffcdfe0 <GPM4DAT+0x2efcdcfc>
4001355c:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40013560:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
40013564:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40013568:	effeeea0 	svc	0x00feeea0
4001356c:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40013570:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
40013574:	f2fef1a0 	vext.8	d31, d30, d16, #1
40013578:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
4001357c:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40013580:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40013584:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40013588:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
4001358c:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40013590:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40013594:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40013598 <_first>:
40013598:	02010000 	andeq	r0, r1, #0
4001359c:	06050403 	streq	r0, [r5], -r3, lsl #8
400135a0:	0a090807 	beq	402555c4 <__ZI_LIMIT__+0x23d0e0>
400135a4:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
400135a8:	1211100f 	andsne	r1, r1, #15
400135ac:	00000013 	andeq	r0, r0, r3, lsl r0

400135b0 <_middle>:
400135b0:	01000000 	mrseq	r0, (UNDEF: 0)
400135b4:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
400135b8:	07060000 	streq	r0, [r6, -r0]
400135bc:	0b0a0908 	bleq	402959e4 <__ZI_LIMIT__+0x27d500>
400135c0:	0d0c0000 	stceq	0, cr0, [ip, #-0]
400135c4:	11100f0e 	tstne	r0, lr, lsl #30
400135c8:	13120000 	tstne	r2, #0
400135cc:	00001514 	andeq	r1, r0, r4, lsl r5

400135d0 <_last>:
400135d0:	02010000 	andeq	r0, r1, #0
400135d4:	06050403 	streq	r0, [r5], -r3, lsl #8
400135d8:	0a090807 	beq	402555fc <__ZI_LIMIT__+0x23d118>
400135dc:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
400135e0:	1100100f 	tstne	r0, pc
400135e4:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
400135e8:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
400135ec:	00001b1a 	andeq	r1, r0, sl, lsl fp

400135f0 <han16x16>:
	...
40013614:	803f0000 	eorshi	r0, pc, r0
40013618:	80018001 	andhi	r8, r1, r1
4001361c:	00060003 	andeq	r0, r6, r3
40013620:	0030000c 	eorseq	r0, r0, ip
	...
40013634:	807f0000 	rsbshi	r0, pc, r0
40013638:	800d800d 	andhi	r8, sp, sp
4001363c:	001b001b 	andseq	r0, fp, fp, lsl r0
40013640:	00480036 	subeq	r0, r8, r6, lsr r0
	...
40013654:	00700000 	rsbseq	r0, r0, r0
40013658:	00300030 	eorseq	r0, r0, r0, lsr r0
4001365c:	00300030 	eorseq	r0, r0, r0, lsr r0
40013660:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013674:	007f0000 	rsbseq	r0, pc, r0
40013678:	00300030 	eorseq	r0, r0, r0, lsr r0
4001367c:	00300030 	eorseq	r0, r0, r0, lsr r0
40013680:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013694:	807f0000 	rsbshi	r0, pc, r0
40013698:	00360036 	eorseq	r0, r6, r6, lsr r0
4001369c:	00360036 	eorseq	r0, r6, r6, lsr r0
400136a0:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
400136b4:	803f0000 	eorshi	r0, pc, r0
400136b8:	80018001 	andhi	r8, r1, r1
400136bc:	0030803f 	eorseq	r8, r0, pc, lsr r0
400136c0:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
400136d4:	807f0000 	rsbshi	r0, pc, r0
400136d8:	80318031 	eorshi	r8, r1, r1, lsr r0
400136dc:	80318031 	eorshi	r8, r1, r1, lsr r0
400136e0:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400136f4:	80030000 	andhi	r0, r3, r0
400136f8:	80318071 	eorshi	r8, r1, r1, ror r0
400136fc:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013700:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013714:	80030000 	andhi	r0, r3, r0
40013718:	806d80ed 	rsbhi	r8, sp, sp, ror #1
4001371c:	806d807f 	rsbhi	r8, sp, pc, ror r0
40013720:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40013734:	0006000e 	andeq	r0, r6, lr
40013738:	00060006 	andeq	r0, r6, r6
4001373c:	000b000e 	andeq	r0, fp, lr
40013740:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
40013754:	00330000 	eorseq	r0, r3, r0
40013758:	00330033 	eorseq	r0, r3, r3, lsr r0
4001375c:	002d0033 	eoreq	r0, sp, r3, lsr r0
40013760:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
40013774:	001e0000 	andseq	r0, lr, r0
40013778:	80610033 	rsbhi	r0, r1, r3, lsr r0
4001377c:	80618061 	rsbhi	r8, r1, r1, rrx
40013780:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013794:	007f0000 	rsbseq	r0, pc, r0
40013798:	00030003 	andeq	r0, r3, r3
4001379c:	000c0006 	andeq	r0, ip, r6
400137a0:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
400137b4:	807f0000 	rsbshi	r0, pc, r0
400137b8:	800d800d 	andhi	r8, sp, sp
400137bc:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400137c0:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
400137d4:	0000001e 	andeq	r0, r0, lr, lsl r0
400137d8:	0003007f 	andeq	r0, r3, pc, ror r0
400137dc:	000e0006 	andeq	r0, lr, r6
400137e0:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
400137f4:	807f0000 	rsbshi	r0, pc, r0
400137f8:	807f8001 	rsbshi	r8, pc, r1
400137fc:	00060003 	andeq	r0, r6, r3
40013800:	0070000c 	rsbseq	r0, r0, ip
	...
40013814:	807f0000 	rsbshi	r0, pc, r0
40013818:	00300030 	eorseq	r0, r0, r0, lsr r0
4001381c:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013820:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013834:	c0ff0000 	rscsgt	r0, pc, r0
40013838:	00330033 	eorseq	r0, r3, r3, lsr r0
4001383c:	00330033 	eorseq	r0, r3, r3, lsr r0
40013840:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013854:	c07f000e 	rsbsgt	r0, pc, lr
40013858:	001f0000 	andseq	r0, pc, r0
4001385c:	80318031 	eorshi	r8, r1, r1, lsr r0
40013860:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013894:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013898:	30003000 	andcc	r3, r0, r0
4001389c:	20003000 	andcs	r3, r0, r0
	...
400138b4:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400138b8:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400138bc:	10021803 	andne	r1, r2, r3, lsl #16
	...
400138d4:	00180038 	andseq	r0, r8, r8, lsr r0
400138d8:	00180018 	andseq	r0, r8, r8, lsl r0
400138dc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400138f4:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400138f8:	00180018 	andseq	r0, r8, r8, lsl r0
400138fc:	0000f00f 	andeq	pc, r0, pc
	...
40013914:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013918:	c018c018 	andsgt	ip, r8, r8, lsl r0
4001391c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40013934:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013938:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001393c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013954:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013958:	30183018 	andscc	r3, r8, r8, lsl r0
4001395c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40013974:	30187038 	andscc	r7, r8, r8, lsr r0
40013978:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
4001397c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40013994:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013998:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001399c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400139b4:	80018003 	andhi	r8, r1, r3
400139b8:	3006c003 	andcc	ip, r6, r3
400139bc:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
400139d4:	600c600c 	andvs	r6, ip, ip
400139d8:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
400139dc:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
400139f4:	3018e00f 	andscc	lr, r8, pc
400139f8:	30183018 	andscc	r3, r8, r8, lsl r0
400139fc:	0000e00f 	andeq	lr, r0, pc
	...
40013a14:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013a18:	6003c000 	andvs	ip, r3, r0
40013a1c:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40013a34:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013a38:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013a3c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013a50:	c0030000 	andgt	r0, r3, r0
40013a54:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
40013a58:	6003c001 	andvs	ip, r3, r1
40013a5c:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
40013a74:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013a78:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
40013a7c:	18001800 	stmdane	r0, {fp, ip}
40013a80:	00001000 	andeq	r1, r0, r0
	...
40013a94:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013a98:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013a9c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013ab4:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013ab8:	60066006 	andvs	r6, r6, r6
40013abc:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013ad0:	c0030000 	andgt	r0, r3, r0
40013ad4:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013ad8:	300c300c 	andcc	r3, ip, ip
40013adc:	0000e007 	andeq	lr, r0, r7
	...
40013b14:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013b18:	30003000 	andcc	r3, r0, r0
40013b1c:	20003000 	andcs	r3, r0, r0
	...
40013b34:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b38:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40013b3c:	00001002 	andeq	r1, r0, r2
	...
40013b54:	00180038 	andseq	r0, r8, r8, lsr r0
40013b58:	00180018 	andseq	r0, r8, r8, lsl r0
40013b5c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013b74:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013b78:	00180018 	andseq	r0, r8, r8, lsl r0
40013b7c:	0000f00f 	andeq	pc, r0, pc
	...
40013b94:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013b98:	c018c018 	andsgt	ip, r8, r8, lsl r0
40013b9c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40013bb4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013bb8:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013bbc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013bd4:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013bd8:	30183018 	andscc	r3, r8, r8, lsl r0
40013bdc:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40013bf4:	30187038 	andscc	r7, r8, r8, lsr r0
40013bf8:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40013bfc:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40013c14:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013c18:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c1c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013c30:	80030000 	andhi	r0, r3, r0
40013c34:	c0038001 	andgt	r8, r3, r1
40013c38:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013c3c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013c50:	600c0000 	andvs	r0, ip, r0
40013c54:	e00e600c 	and	r6, lr, ip
40013c58:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
40013c5c:	00000c61 	andeq	r0, r0, r1, ror #24
	...
40013c70:	e0070000 	and	r0, r7, r0
40013c74:	300c300c 	andcc	r3, ip, ip
40013c78:	e007300c 	and	r3, r7, ip
	...
40013c90:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
40013c94:	c0006000 	andgt	r6, r0, r0
40013c98:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40013c9c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013cb4:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013cb8:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013cbc:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013cd0:	c0030000 	andgt	r0, r3, r0
40013cd4:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013cd8:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
40013cdc:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013cf4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013cf8:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013cfc:	10001800 	andne	r1, r0, r0, lsl #16
	...
40013d14:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013d18:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013d1c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013d34:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013d38:	60066006 	andvs	r6, r6, r6
40013d3c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013d50:	c0030000 	andgt	r0, r3, r0
40013d54:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013d58:	300c300c 	andcc	r3, ip, ip
40013d5c:	0000e007 	andeq	lr, r0, r7
	...
40013d94:	8001803f 	andhi	r8, r1, pc, lsr r0
40013d98:	80018001 	andhi	r8, r1, r1
40013d9c:	00018001 	andeq	r8, r1, r1
	...
40013db4:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013db8:	c00cc00c 	andgt	ip, ip, ip
40013dbc:	8008c00c 	andhi	ip, r8, ip
	...
40013dd4:	00300070 	eorseq	r0, r0, r0, ror r0
40013dd8:	00300030 	eorseq	r0, r0, r0, lsr r0
40013ddc:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40013df4:	0030807f 	eorseq	r8, r0, pc, ror r0
40013df8:	00300030 	eorseq	r0, r0, r0, lsr r0
40013dfc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013e14:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013e18:	00330033 	eorseq	r0, r3, r3, lsr r0
40013e1c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013e34:	8001803f 	andhi	r8, r1, pc, lsr r0
40013e38:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013e3c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013e54:	8031807f 	eorshi	r8, r1, pc, ror r0
40013e58:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e5c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013e74:	80318073 	eorshi	r8, r1, r3, ror r0
40013e78:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013e7c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013e94:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013e98:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013e9c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013eb4:	0006000e 	andeq	r0, r6, lr
40013eb8:	8019000e 	andshi	r0, r9, lr
40013ebc:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40013ed4:	80198019 	andshi	r8, r9, r9, lsl r0
40013ed8:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013edc:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40013ef4:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013ef8:	80318031 	eorshi	r8, r1, r1, lsr r0
40013efc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013f14:	0003803f 	andeq	r8, r3, pc, lsr r0
40013f18:	800d0006 	andhi	r0, sp, r6
40013f1c:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40013f34:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013f38:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013f3c:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013f54:	803f000e 	eorshi	r0, pc, lr
40013f58:	00060003 	andeq	r0, r6, r3
40013f5c:	c030800d 	eorsgt	r8, r0, sp
	...
40013f74:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013f78:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013f7c:	8000c000 	andhi	ip, r0, r0
	...
40013f94:	0030807f 	eorseq	r8, r0, pc, ror r0
40013f98:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013f9c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013fb4:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013fb8:	80198019 	andshi	r8, r9, r9, lsl r0
40013fbc:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013fd0:	000e0000 	andeq	r0, lr, r0
40013fd4:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013fd8:	80318031 	eorshi	r8, r1, r1, lsr r0
40013fdc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014014:	8001803f 	andhi	r8, r1, pc, lsr r0
40014018:	80018001 	andhi	r8, r1, r1
4001401c:	00018001 	andeq	r8, r1, r1
	...
40014034:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40014038:	c00cc00c 	andgt	ip, ip, ip
4001403c:	8008c00c 	andhi	ip, r8, ip
	...
40014054:	00300070 	eorseq	r0, r0, r0, ror r0
40014058:	00300030 	eorseq	r0, r0, r0, lsr r0
4001405c:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40014074:	0030807f 	eorseq	r8, r0, pc, ror r0
40014078:	00300030 	eorseq	r0, r0, r0, lsr r0
4001407c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014094:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014098:	00330033 	eorseq	r0, r3, r3, lsr r0
4001409c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
400140b4:	8001803f 	andhi	r8, r1, pc, lsr r0
400140b8:	0030803f 	eorseq	r8, r0, pc, lsr r0
400140bc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400140d4:	8031807f 	eorshi	r8, r1, pc, ror r0
400140d8:	80318031 	eorshi	r8, r1, r1, lsr r0
400140dc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400140f4:	80318073 	eorshi	r8, r1, r3, ror r0
400140f8:	8031803f 	eorshi	r8, r1, pc, lsr r0
400140fc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014114:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014118:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
4001411c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014134:	0006000e 	andeq	r0, r6, lr
40014138:	8019000e 	andshi	r0, r9, lr
4001413c:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40014154:	80198019 	andshi	r8, r9, r9, lsl r0
40014158:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
4001415c:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40014174:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014178:	80318031 	eorshi	r8, r1, r1, lsr r0
4001417c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014194:	0003803f 	andeq	r8, r3, pc, lsr r0
40014198:	800d0006 	andhi	r0, sp, r6
4001419c:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
400141b4:	800dc03f 	andhi	ip, sp, pc, lsr r0
400141b8:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400141bc:	0000c064 	andeq	ip, r0, r4, rrx
	...
400141d4:	803f000e 	eorshi	r0, pc, lr
400141d8:	00060003 	andeq	r0, r6, r3
400141dc:	c030800d 	eorsgt	r8, r0, sp
	...
400141f4:	c000c03f 	andgt	ip, r0, pc, lsr r0
400141f8:	c000c03f 	andgt	ip, r0, pc, lsr r0
400141fc:	8000c000 	andhi	ip, r0, r0
	...
40014214:	0030807f 	eorseq	r8, r0, pc, ror r0
40014218:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001421c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014234:	8019c03f 	andshi	ip, r9, pc, lsr r0
40014238:	80198019 	andshi	r8, r9, r9, lsl r0
4001423c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014250:	000e0000 	andeq	r0, lr, r0
40014254:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40014258:	80318031 	eorshi	r8, r1, r1, lsr r0
4001425c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014294:	8001803f 	andhi	r8, r1, pc, lsr r0
40014298:	00038001 	andeq	r8, r3, r1
4001429c:	000c0006 	andeq	r0, ip, r6
400142a0:	00000030 	andeq	r0, r0, r0, lsr r0
	...
400142b4:	800d807f 	andhi	r8, sp, pc, ror r0
400142b8:	001b800d 	andseq	r8, fp, sp
400142bc:	0036001b 	eorseq	r0, r6, fp, lsl r0
400142c0:	00000048 	andeq	r0, r0, r8, asr #32
	...
400142d4:	00300070 	eorseq	r0, r0, r0, ror r0
400142d8:	00300030 	eorseq	r0, r0, r0, lsr r0
400142dc:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
400142f4:	0030007f 	eorseq	r0, r0, pc, ror r0
400142f8:	00300030 	eorseq	r0, r0, r0, lsr r0
400142fc:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014314:	0036807f 	eorseq	r8, r6, pc, ror r0
40014318:	00360036 	eorseq	r0, r6, r6, lsr r0
4001431c:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40014334:	8001803f 	andhi	r8, r1, pc, lsr r0
40014338:	803f8001 	eorshi	r8, pc, r1
4001433c:	00300030 	eorseq	r0, r0, r0, lsr r0
40014340:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40014354:	8031807f 	eorshi	r8, r1, pc, ror r0
40014358:	80318031 	eorshi	r8, r1, r1, lsr r0
4001435c:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014374:	80318073 	eorshi	r8, r1, r3, ror r0
40014378:	8031803f 	eorshi	r8, r1, pc, lsr r0
4001437c:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014394:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40014398:	806d807f 	rsbhi	r8, sp, pc, ror r0
4001439c:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
400143b4:	0006000e 	andeq	r0, r6, lr
400143b8:	000e0006 	andeq	r0, lr, r6
400143bc:	8019000b 	andshi	r0, r9, fp
400143c0:	0000c060 	andeq	ip, r0, r0, rrx
	...
400143d4:	001b001b 	andseq	r0, fp, fp, lsl r0
400143d8:	0015001b 	andseq	r0, r5, fp, lsl r0
400143dc:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
400143f4:	8031001f 	eorshi	r0, r1, pc, lsl r0
400143f8:	80318031 	eorshi	r8, r1, r1, lsr r0
400143fc:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014414:	8001803f 	andhi	r8, r1, pc, lsr r0
40014418:	00060003 	andeq	r0, r6, r3
4001441c:	c030800d 	eorsgt	r8, r0, sp
	...
40014434:	800d807f 	andhi	r8, sp, pc, ror r0
40014438:	001b800d 	andseq	r8, fp, sp
4001443c:	806d003f 	rsbhi	r0, sp, pc, lsr r0
40014440:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
40014454:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
40014458:	00060003 	andeq	r0, r6, r3
4001445c:	001b000e 	andseq	r0, fp, lr
40014460:	00008061 	andeq	r8, r0, r1, rrx
	...
40014474:	8001803f 	andhi	r8, r1, pc, lsr r0
40014478:	0003803f 	andeq	r8, r3, pc, lsr r0
4001447c:	000c0006 	andeq	r0, ip, r6
40014480:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014494:	0030007f 	eorseq	r0, r0, pc, ror r0
40014498:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
4001449c:	00300030 	eorseq	r0, r0, r0, lsr r0
400144a0:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400144b4:	0033c07f 	eorseq	ip, r3, pc, ror r0
400144b8:	00330033 	eorseq	r0, r3, r3, lsr r0
400144bc:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
400144d0:	000c0000 	andeq	r0, ip, r0
400144d4:	001e807f 	andseq	r8, lr, pc, ror r0
400144d8:	00330033 	eorseq	r0, r3, r3, lsr r0
400144dc:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40014514:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014518:	18001800 	stmdane	r0, {fp, ip}
4001451c:	00001000 	andeq	r1, r0, r0
	...
40014534:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40014538:	18061806 	stmdane	r6, {r1, r2, fp, ip}
4001453c:	00001004 	andeq	r1, r0, r4
	...
40014554:	00180038 	andseq	r0, r8, r8, lsr r0
40014558:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40014574:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014578:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40014594:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014598:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
400145b4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400145b8:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400145bc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400145d4:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400145d8:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
400145f4:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
400145f8:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400145fc:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014614:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014618:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001461c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014630:	80030000 	andhi	r0, r3, r0
40014634:	c0038001 	andgt	r8, r3, r1
40014638:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
4001463c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40014650:	600c0000 	andvs	r0, ip, r0
40014654:	600e600c 	andvs	r6, lr, ip
40014658:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
4001465c:	00008c61 	andeq	r8, r0, r1, ror #24
	...
40014674:	300ce007 	andcc	lr, ip, r7
40014678:	300c300c 	andcc	r3, ip, ip
4001467c:	0000e007 	andeq	lr, r0, r7
	...
40014694:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014698:	6003c000 	andvs	ip, r3, r0
4001469c:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
400146b4:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400146b8:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400146bc:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400146d0:	c0010000 	andgt	r0, r1, r0
400146d4:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400146d8:	30066003 	andcc	r6, r6, r3
400146dc:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
400146f4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400146f8:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400146fc:	00001000 	andeq	r1, r0, r0
	...
40014714:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014718:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001471c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014734:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014738:	60066006 	andvs	r6, r6, r6
4001473c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014750:	c0030000 	andgt	r0, r3, r0
40014754:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40014758:	300c300c 	andcc	r3, ip, ip
4001475c:	0000e007 	andeq	lr, r0, r7
	...
40014794:	8001803f 	andhi	r8, r1, pc, lsr r0
40014798:	80018001 	andhi	r8, r1, r1
4001479c:	00000001 	andeq	r0, r0, r1
	...
400147b4:	8019807f 	andshi	r8, r9, pc, ror r0
400147b8:	80198019 	andshi	r8, r9, r9, lsl r0
400147bc:	00000011 	andeq	r0, r0, r1, lsl r0
	...
400147d4:	00300070 	eorseq	r0, r0, r0, ror r0
400147d8:	00300030 	eorseq	r0, r0, r0, lsr r0
400147dc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400147f4:	0030807f 	eorseq	r8, r0, pc, ror r0
400147f8:	00300030 	eorseq	r0, r0, r0, lsr r0
400147fc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014814:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014818:	00330033 	eorseq	r0, r3, r3, lsr r0
4001481c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40014834:	8001803f 	andhi	r8, r1, pc, lsr r0
40014838:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001483c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014854:	8031807f 	eorshi	r8, r1, pc, ror r0
40014858:	80318031 	eorshi	r8, r1, r1, lsr r0
4001485c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014874:	80318073 	eorshi	r8, r1, r3, ror r0
40014878:	8031803f 	eorshi	r8, r1, pc, lsr r0
4001487c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014894:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014898:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
4001489c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400148b0:	000e0000 	andeq	r0, lr, r0
400148b4:	000e0006 	andeq	r0, lr, r6
400148b8:	c0308019 	eorsgt	r8, r0, r9, lsl r0
400148bc:	00004040 	andeq	r4, r0, r0, asr #32
	...
400148d4:	80198019 	andshi	r8, r9, r9, lsl r0
400148d8:	c036801f 	eorsgt	r8, r6, pc, lsl r0
400148dc:	00006066 	andeq	r6, r0, r6, rrx
	...
400148f4:	8031001f 	eorshi	r0, r1, pc, lsl r0
400148f8:	80318031 	eorshi	r8, r1, r1, lsr r0
400148fc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014914:	0003803f 	andeq	r8, r3, pc, lsr r0
40014918:	80190006 	andshi	r0, r9, r6
4001491c:	0000c060 	andeq	ip, r0, r0, rrx
	...
40014934:	800dc07f 	andhi	ip, sp, pc, ror r0
40014938:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
4001493c:	0000c064 	andeq	ip, r0, r4, rrx
	...
40014950:	000e0000 	andeq	r0, lr, r0
40014954:	0003807f 	andeq	r8, r3, pc, ror r0
40014958:	80190006 	andshi	r0, r9, r6
4001495c:	0000c060 	andeq	ip, r0, r0, rrx
	...
40014974:	8001803f 	andhi	r8, r1, pc, lsr r0
40014978:	8001803f 	andhi	r8, r1, pc, lsr r0
4001497c:	00018001 	andeq	r8, r1, r1
	...
40014994:	0030807f 	eorseq	r8, r0, pc, ror r0
40014998:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001499c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400149b4:	0033807f 	eorseq	r8, r3, pc, ror r0
400149b8:	00330033 	eorseq	r0, r3, r3, lsr r0
400149bc:	0000807f 	andeq	r8, r0, pc, ror r0
	...
400149d0:	000e0000 	andeq	r0, lr, r0
400149d4:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400149d8:	80318031 	eorshi	r8, r1, r1, lsr r0
400149dc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014a10:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014a14:	18001800 	stmdane	r0, {fp, ip}
40014a18:	18001800 	stmdane	r0, {fp, ip}
40014a1c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014a20:	18001800 	stmdane	r0, {fp, ip}
40014a24:	18001800 	stmdane	r0, {fp, ip}
40014a28:	18001800 	stmdane	r0, {fp, ip}
40014a2c:	00001000 	andeq	r1, r0, r0
40014a30:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014a34:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014a38:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a3c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014a40:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a44:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a48:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014a4c:	00000400 	andeq	r0, r0, r0, lsl #8
40014a50:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014a54:	18001800 	stmdane	r0, {fp, ip}
40014a58:	1f001800 	svcne	0x00001800
40014a5c:	18001800 	stmdane	r0, {fp, ip}
40014a60:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014a64:	18001800 	stmdane	r0, {fp, ip}
40014a68:	18001800 	stmdane	r0, {fp, ip}
40014a6c:	00001000 	andeq	r1, r0, r0
40014a70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014a74:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014a78:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014a7c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a80:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014a84:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a88:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014a8c:	00000400 	andeq	r0, r0, r0, lsl #8
40014a90:	1c000000 	stcne	0, cr0, [r0], {-0}
40014a94:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a98:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a9c:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014aa0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014aa4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014aa8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014aac:	00000800 	andeq	r0, r0, r0, lsl #16
40014ab0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014ab4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014ab8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014abc:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014ac0:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014ac4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014ac8:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014acc:	00000400 	andeq	r0, r0, r0, lsl #8
40014ad0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014ad4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ad8:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014adc:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014ae0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ae4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ae8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014aec:	00000800 	andeq	r0, r0, r0, lsl #16
40014af0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014af4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014af8:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014afc:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014b00:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014b04:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014b08:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014b0c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014b20:	80018001 	andhi	r8, r1, r1
40014b24:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014b30:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014b34:	18001800 	stmdane	r0, {fp, ip}
40014b38:	18001800 	stmdane	r0, {fp, ip}
40014b3c:	1f001800 	svcne	0x00001800
40014b40:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014b44:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014b48:	18001800 	stmdane	r0, {fp, ip}
40014b4c:	00001000 	andeq	r1, r0, r0
40014b50:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014b54:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014b58:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014b5c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014b60:	36183618 			; <UNDEFINED> instruction: 0x36183618
40014b64:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40014b68:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014b6c:	00000400 	andeq	r0, r0, r0, lsl #8
40014b70:	1c000000 	stcne	0, cr0, [r0], {-0}
40014b74:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b78:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b7c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b80:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014b84:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014b88:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b8c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014ba0:	600ce00c 	andvs	lr, ip, ip
40014ba4:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
40014bc0:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
40014bc4:	80018001 	andhi	r8, r1, r1
40014bc8:	80018001 	andhi	r8, r1, r1
40014bcc:	00000001 	andeq	r0, r0, r1
40014bd0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014bd4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014bd8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014bdc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014be0:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014be4:	0c067c06 	stceq	12, cr7, [r6], {6}
40014be8:	0c040c06 	stceq	12, cr0, [r4], {6}
40014bec:	00000800 	andeq	r0, r0, r0, lsl #16
40014bf0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014bf4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014bf8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014bfc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014c00:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40014c04:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014c08:	2608360c 	strcs	r3, [r8], -ip, lsl #12
40014c0c:	00000400 	andeq	r0, r0, r0, lsl #8
40014c10:	1c000000 	stcne	0, cr0, [r0], {-0}
40014c14:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c18:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c1c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c20:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014c24:	0c060c06 	stceq	12, cr0, [r6], {6}
40014c28:	0c040c06 	stceq	12, cr0, [r4], {6}
40014c2c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014c40:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40014c44:	60066006 	andvs	r6, r6, r6
40014c48:	60066006 	andvs	r6, r6, r6
40014c4c:	00004004 	andeq	r4, r0, r4
	...
40014c64:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014c70:	1c000000 	stcne	0, cr0, [r0], {-0}
40014c74:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c78:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c7c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c80:	ec000c00 	stc	12, cr0, [r0], {-0}
40014c84:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014c88:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c8c:	00000800 	andeq	r0, r0, r0, lsl #16
40014c90:	1c000000 	stcne	0, cr0, [r0], {-0}
40014c94:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c98:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ca0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ca4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ca8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014cac:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014cd0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014cd4:	18001800 	stmdane	r0, {fp, ip}
40014cd8:	18001800 	stmdane	r0, {fp, ip}
40014cdc:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014ce0:	18001800 	stmdane	r0, {fp, ip}
40014ce4:	18001800 	stmdane	r0, {fp, ip}
40014ce8:	18001800 	stmdane	r0, {fp, ip}
40014cec:	00001000 	andeq	r1, r0, r0
40014cf0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014cf4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014cf8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014cfc:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014d00:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d04:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d08:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014d0c:	00000400 	andeq	r0, r0, r0, lsl #8
40014d10:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014d14:	18001800 	stmdane	r0, {fp, ip}
40014d18:	1f001800 	svcne	0x00001800
40014d1c:	18001800 	stmdane	r0, {fp, ip}
40014d20:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014d24:	18001800 	stmdane	r0, {fp, ip}
40014d28:	18001800 	stmdane	r0, {fp, ip}
40014d2c:	00001000 	andeq	r1, r0, r0
40014d30:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014d34:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014d38:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014d3c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d40:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014d44:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d48:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014d4c:	00000400 	andeq	r0, r0, r0, lsl #8
40014d50:	1c000000 	stcne	0, cr0, [r0], {-0}
40014d54:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d58:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d5c:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014d60:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d64:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d68:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d6c:	00000800 	andeq	r0, r0, r0, lsl #16
40014d70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014d74:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014d78:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d7c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014d80:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d84:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d88:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014d8c:	00000400 	andeq	r0, r0, r0, lsl #8
40014d90:	1c000000 	stcne	0, cr0, [r0], {-0}
40014d94:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d98:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014d9c:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014da0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014da4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014da8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dac:	00000800 	andeq	r0, r0, r0, lsl #16
40014db0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014db4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014db8:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014dbc:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014dc0:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014dc4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014dc8:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014dcc:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014de0:	80018001 	andhi	r8, r1, r1
40014de4:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014df0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014df4:	18001800 	stmdane	r0, {fp, ip}
40014df8:	18001800 	stmdane	r0, {fp, ip}
40014dfc:	1f001800 	svcne	0x00001800
40014e00:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014e04:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014e08:	18001800 	stmdane	r0, {fp, ip}
40014e0c:	00001000 	andeq	r1, r0, r0
40014e10:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014e14:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014e18:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014e1c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014e20:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40014e24:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40014e28:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014e2c:	00000400 	andeq	r0, r0, r0, lsl #8
40014e30:	1c000000 	stcne	0, cr0, [r0], {-0}
40014e34:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e38:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e3c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e40:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014e44:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014e48:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e4c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014e60:	60066006 	andvs	r6, r6, r6
40014e64:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
40014e80:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
40014e84:	80018001 	andhi	r8, r1, r1
40014e88:	80018001 	andhi	r8, r1, r1
40014e8c:	00000001 	andeq	r0, r0, r1
40014e90:	1c000000 	stcne	0, cr0, [r0], {-0}
40014e94:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e98:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ea0:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014ea4:	0c067c06 	stceq	12, cr7, [r6], {6}
40014ea8:	0c040c06 	stceq	12, cr0, [r4], {6}
40014eac:	00000800 	andeq	r0, r0, r0, lsl #16
40014eb0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014eb4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014eb8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014ebc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014ec0:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40014ec4:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014ec8:	26003618 			; <UNDEFINED> instruction: 0x26003618
40014ecc:	00000400 	andeq	r0, r0, r0, lsl #8
40014ed0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014ed4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ed8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014edc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ee0:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014ee4:	0c060c06 	stceq	12, cr0, [r6], {6}
40014ee8:	0c040c06 	stceq	12, cr0, [r4], {6}
40014eec:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014f00:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40014f04:	60066006 	andvs	r6, r6, r6
40014f08:	60066006 	andvs	r6, r6, r6
40014f0c:	00004004 	andeq	r4, r0, r4
	...
40014f24:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014f30:	1c000000 	stcne	0, cr0, [r0], {-0}
40014f34:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f38:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f3c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f40:	ec000c00 	stc	12, cr0, [r0], {-0}
40014f44:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014f48:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f4c:	00000800 	andeq	r0, r0, r0, lsl #16
40014f50:	1c000000 	stcne	0, cr0, [r0], {-0}
40014f54:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f58:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f5c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f60:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f64:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f68:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f6c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014f90:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014f94:	18001800 	stmdane	r0, {fp, ip}
40014f98:	1f001800 	svcne	0x00001800
40014f9c:	18001800 	stmdane	r0, {fp, ip}
40014fa0:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014fb0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014fb4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014fb8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014fbc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014fc0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014fd0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014fd4:	18001800 	stmdane	r0, {fp, ip}
40014fd8:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014fdc:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014fe0:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014ff0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014ff4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014ff8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014ffc:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015000:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015010:	1c000000 	stcne	0, cr0, [r0], {-0}
40015014:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015018:	fc000c00 	stc2	12, cr0, [r0], {-0}
4001501c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015020:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015030:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015034:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015038:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
4001503c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015040:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015050:	1c000000 	stcne	0, cr0, [r0], {-0}
40015054:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015058:	0c007c00 	stceq	12, cr7, [r0], {-0}
4001505c:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015060:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015070:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015074:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015078:	3600f600 	strcc	pc, [r0], -r0, lsl #12
4001507c:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015080:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
4001509c:	80018001 	andhi	r8, r1, r1
400150a0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400150b0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400150b4:	18001800 	stmdane	r0, {fp, ip}
400150b8:	1f001800 	svcne	0x00001800
400150bc:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400150c0:	1000d87f 	andne	sp, r0, pc, ror r8
	...
400150d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400150d4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400150d8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400150dc:	36183618 			; <UNDEFINED> instruction: 0x36183618
400150e0:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
400150f0:	1c000000 	stcne	0, cr0, [r0], {-0}
400150f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400150f8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400150fc:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015100:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
4001511c:	600c600c 	andvs	r6, ip, ip
40015120:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
4001513c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
40015140:	00018001 	andeq	r8, r1, r1
	...
40015154:	0c001c00 	stceq	12, cr1, [r0], {-0}
40015158:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001515c:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40015160:	0c067c06 	stceq	12, cr7, [r6], {6}
40015164:	00000804 	andeq	r0, r0, r4, lsl #16
	...
40015170:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015174:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015178:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001517c:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015180:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40015184:	00002408 	andeq	r2, r0, r8, lsl #8
	...
40015190:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015194:	06000600 	streq	r0, [r0], -r0, lsl #12
40015198:	06000600 	streq	r0, [r0], -r0, lsl #12
4001519c:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
400151a0:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
400151c0:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
400151e0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400151f0:	1c000000 	stcne	0, cr0, [r0], {-0}
400151f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400151f8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400151fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015200:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015210:	1c000000 	stcne	0, cr0, [r0], {-0}
40015214:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015218:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001521c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015220:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015250:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015254:	18001800 	stmdane	r0, {fp, ip}
40015258:	1f001800 	svcne	0x00001800
4001525c:	18001800 	stmdane	r0, {fp, ip}
40015260:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015270:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015274:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015278:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001527c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015280:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015290:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015294:	18001800 	stmdane	r0, {fp, ip}
40015298:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001529c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400152a0:	10001800 	andne	r1, r0, r0, lsl #16
	...
400152b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400152b4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400152b8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400152bc:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400152c0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400152d0:	1c000000 	stcne	0, cr0, [r0], {-0}
400152d4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152d8:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400152dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152e0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400152f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400152f4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400152f8:	76003600 	strvc	r3, [r0], -r0, lsl #12
400152fc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015300:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015310:	1c000000 	stcne	0, cr0, [r0], {-0}
40015314:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015318:	0c007c00 	stceq	12, cr7, [r0], {-0}
4001531c:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015320:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015330:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015334:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015338:	36007600 	strcc	r7, [r0], -r0, lsl #12
4001533c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015340:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
4001535c:	80018001 	andhi	r8, r1, r1
40015360:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015370:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015374:	18001800 	stmdane	r0, {fp, ip}
40015378:	1f001800 	svcne	0x00001800
4001537c:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015380:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015390:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015394:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015398:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001539c:	360c360c 	strcc	r3, [ip], -ip, lsl #12
400153a0:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
400153b0:	1c000000 	stcne	0, cr0, [r0], {-0}
400153b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153b8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153bc:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400153c0:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
400153dc:	60066006 	andvs	r6, r6, r6
400153e0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015400:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40015410:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015414:	06000600 	streq	r0, [r0], -r0, lsl #12
40015418:	06000600 	streq	r0, [r0], -r0, lsl #12
4001541c:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015420:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40015430:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015434:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015438:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
4001543c:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
40015440:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
40015450:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015454:	06000600 	streq	r0, [r0], -r0, lsl #12
40015458:	06000600 	streq	r0, [r0], -r0, lsl #12
4001545c:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015460:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015480:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
400154a0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400154b0:	1c000000 	stcne	0, cr0, [r0], {-0}
400154b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154b8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154c0:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
400154d0:	1c000000 	stcne	0, cr0, [r0], {-0}
400154d4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154e0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015524:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015528:	18001800 	stmdane	r0, {fp, ip}
4001552c:	00001000 	andeq	r1, r0, r0
	...
40015544:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015548:	18031803 	stmdane	r3, {r0, r1, fp, ip}
4001554c:	00001002 	andeq	r1, r0, r2
	...
40015564:	3003301f 	andcc	r3, r3, pc, lsl r0
40015568:	6c033803 	stcvs	8, cr3, [r3], {3}
4001556c:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40015584:	00030007 	andeq	r0, r3, r7
40015588:	00030003 	andeq	r0, r3, r3
4001558c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400155a4:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
400155a8:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
400155ac:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
400155c4:	fc0c301c 	stc2	0, cr3, [ip], {28}
400155c8:	cc0c780c 	stcgt	8, cr7, [ip], {12}
400155cc:	00007807 	andeq	r7, r0, r7, lsl #16
	...
400155e4:	0006f80f 	andeq	pc, r6, pc, lsl #16
400155e8:	00060006 	andeq	r0, r6, r6
400155ec:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40015604:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015608:	000cf80f 	andeq	pc, ip, pc, lsl #16
4001560c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015624:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40015628:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
4001562c:	0000100f 	andeq	r1, r0, pc
	...
40015644:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40015648:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001564c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015664:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015668:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
4001566c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015684:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015688:	3c0c980f 	stccc	8, cr9, [ip], {15}
4001568c:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
400156a4:	60037c1f 	andvs	r7, r3, pc, lsl ip
400156a8:	60187c1f 	andsvs	r7, r8, pc, lsl ip
400156ac:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400156c4:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400156c8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400156cc:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400156e4:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400156e8:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400156ec:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015704:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015708:	18061806 	stmdane	r6, {r1, r2, fp, ip}
4001570c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015724:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40015728:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
4001572c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015744:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015748:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
4001574c:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40015764:	c000c000 	andgt	ip, r0, r0
40015768:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
4001576c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015784:	30033003 	andcc	r3, r3, r3
40015788:	cc0cf807 	stcgt	8, cr15, [ip], {7}
4001578c:	00008619 	andeq	r8, r0, r9, lsl r6
	...
400157a4:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
400157a8:	18061806 	stmdane	r6, {r1, r2, fp, ip}
400157ac:	0000f003 	andeq	pc, r0, r3
	...
400157c4:	c000fc0f 	andgt	pc, r0, pc, lsl #24
400157c8:	3003e001 	andcc	lr, r3, r1
400157cc:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400157e4:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400157e8:	3003e001 	andcc	lr, r3, r1
400157ec:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015804:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40015808:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
4001580c:	00001000 	andeq	r1, r0, r0
	...
40015824:	0006f80f 	andeq	pc, r6, pc, lsl #16
40015828:	0006f807 	andeq	pc, r6, r7, lsl #16
4001582c:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40015844:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015848:	30033003 	andcc	r3, r3, r3
4001584c:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40015864:	fc0fe001 	stc2	0, cr14, [pc], {1}
40015868:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
4001586c:	0000f003 	andeq	pc, r0, r3
	...
400158a4:	0c00fc07 	stceq	12, cr15, [r0], {7}
400158a8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400158ac:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400158c4:	8c01fc0f 	stchi	12, cr15, [r1], {15}
400158c8:	8c018c01 	stchi	12, cr8, [r1], {1}
400158cc:	00000801 	andeq	r0, r0, r1, lsl #16
	...
400158e4:	3003301f 	andcc	r3, r3, pc, lsl r0
400158e8:	6c033803 	stcvs	8, cr3, [r3], {3}
400158ec:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40015904:	00030007 	andeq	r0, r3, r7
40015908:	00030003 	andeq	r0, r3, r3
4001590c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015924:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40015928:	3c061806 	stccc	8, cr1, [r6], {6}
4001592c:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
40015944:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40015948:	66063c06 	strvs	r3, [r6], -r6, lsl #24
4001594c:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
40015964:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015968:	00030003 	andeq	r0, r3, r3
4001596c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015984:	0c00fc07 	stceq	12, cr15, [r0], {7}
40015988:	0006fc07 	andeq	pc, r6, r7, lsl #24
4001598c:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
400159a4:	8c01bc0f 	stchi	12, cr11, [r1], {15}
400159a8:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
400159ac:	00008807 	andeq	r8, r0, r7, lsl #16
	...
400159c4:	6c037c1f 	stcvs	12, cr7, [r3], {31}
400159c8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400159cc:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400159e4:	6c036c1f 	stcvs	12, cr6, [r3], {31}
400159e8:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
400159ec:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015a04:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015a08:	3c0c980f 	stccc	8, cr9, [ip], {15}
40015a0c:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40015a24:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015a28:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40015a2c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015a44:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015a48:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015a4c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015a64:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015a68:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015a6c:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015a84:	0c03fc07 	stceq	12, cr15, [r3], {7}
40015a88:	0c030c03 	stceq	12, cr0, [r3], {3}
40015a8c:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40015aa4:	0c031c07 	stceq	12, cr1, [r3], {7}
40015aa8:	0c03fc03 	stceq	12, cr15, [r3], {3}
40015aac:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40015ac4:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015ac8:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015acc:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40015ae4:	c000c000 	andgt	ip, r0, r0
40015ae8:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40015aec:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015b04:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015b08:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015b0c:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
40015b24:	0c03f801 	stceq	8, cr15, [r3], {1}
40015b28:	0c030c03 	stceq	12, cr0, [r3], {3}
40015b2c:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40015b44:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40015b48:	3003e001 	andcc	lr, r3, r1
40015b4c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015b64:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40015b68:	3003e001 	andcc	lr, r3, r1
40015b6c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015b84:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015b88:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015b8c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015ba4:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015ba8:	0003fc03 	andeq	pc, r3, r3, lsl #24
40015bac:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015bc4:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015bc8:	30033003 	andcc	r3, r3, r3
40015bcc:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40015be4:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015be8:	0c03f801 	stceq	8, cr15, [r3], {1}
40015bec:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40015c24:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40015c28:	06000600 	streq	r0, [r0], -r0, lsl #12
40015c2c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015c44:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
40015c48:	c600c600 	strgt	ip, [r0], -r0, lsl #12
40015c4c:	00008400 	andeq	r8, r0, r0, lsl #8
	...
40015c64:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015c68:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
40015c6c:	00006601 	andeq	r6, r0, r1, lsl #12
	...
40015c84:	00030007 	andeq	r0, r3, r7
40015c88:	00030003 	andeq	r0, r3, r3
40015c8c:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
40015ca4:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40015ca8:	3c0c180c 	stccc	8, cr1, [ip], {12}
40015cac:	00006607 	andeq	r6, r0, r7, lsl #12
	...
40015cc4:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40015cc8:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
40015ccc:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
40015ce4:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015ce8:	00030003 	andeq	r0, r3, r3
40015cec:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015d04:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015d08:	0003fe03 	andeq	pc, r3, r3, lsl #28
40015d0c:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
40015d24:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40015d28:	0606c607 	streq	ip, [r6], -r7, lsl #12
40015d2c:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
40015d44:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
40015d48:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
40015d4c:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40015d64:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
40015d68:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
40015d6c:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40015d84:	cc00cc07 	stcgt	12, cr12, [r0], {7}
40015d88:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
40015d8c:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
40015da4:	b001be0f 	andlt	fp, r1, pc, lsl #28
40015da8:	300cbe0f 	andcc	fp, ip, pc, lsl #28
40015dac:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40015dc4:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015dc8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015dcc:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015de4:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015de8:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015dec:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015e04:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40015e08:	06030603 	streq	r0, [r3], -r3, lsl #12
40015e0c:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
40015e24:	06030e07 	streq	r0, [r3], -r7, lsl #28
40015e28:	0603fe03 	streq	pc, [r3], -r3, lsl #28
40015e2c:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
40015e44:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015e48:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015e4c:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40015e64:	60006000 	andvs	r6, r0, r0
40015e68:	8c01d800 	stchi	8, cr13, [r1], {-0}
40015e6c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015e84:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015e88:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015e8c:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
40015ea4:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40015ea8:	86018601 	strhi	r8, [r1], -r1, lsl #12
40015eac:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
40015ec4:	6000fe07 	andvs	pc, r0, r7, lsl #28
40015ec8:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015ecc:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015ee4:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40015ee8:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015eec:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015f04:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015f08:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015f0c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015f24:	8001fe03 	andhi	pc, r1, r3, lsl #28
40015f28:	8001fe01 	andhi	pc, r1, r1, lsl #28
40015f2c:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
40015f44:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
40015f48:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015f4c:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
40015f64:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015f68:	0c03f801 	stceq	8, cr15, [r3], {1}
40015f6c:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40015fa4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015fa8:	18001800 	stmdane	r0, {fp, ip}
40015fac:	00001000 	andeq	r1, r0, r0
	...
40015fc4:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40015fc8:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015fcc:	00001004 	andeq	r1, r0, r4
	...
40015fe4:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40015fe8:	db00ce00 	blle	400497f0 <__ZI_LIMIT__+0x3130c>
40015fec:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
40016004:	00180038 	andseq	r0, r8, r8, lsr r0
40016008:	00180018 	andseq	r0, r8, r8, lsl r0
4001600c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016024:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40016028:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
4001602c:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
40016044:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
40016048:	cc187818 	ldcgt	8, cr7, [r8], {24}
4001604c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40016064:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
40016068:	00180018 	andseq	r0, r8, r8, lsl r0
4001606c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016084:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016088:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001608c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400160a4:	0c037c1f 	stceq	12, cr7, [r3], {31}
400160a8:	0c180c1f 	ldceq	12, cr0, [r8], {31}
400160ac:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
400160c4:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
400160c8:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
400160cc:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
400160e4:	6c036c1f 	stcvs	12, cr6, [r3], {31}
400160e8:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
400160ec:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016104:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40016108:	3c18181f 	ldccc	8, cr1, [r8], {31}
4001610c:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
40016124:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016128:	60187c1f 	andsvs	r7, r8, pc, lsl ip
4001612c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016144:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40016148:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001614c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40016164:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
40016168:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
4001616c:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
40016184:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016188:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001618c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400161a4:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
400161a8:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400161ac:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400161c4:	301b301b 	andscc	r3, fp, fp, lsl r0
400161c8:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
400161cc:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
400161e4:	80018001 	andhi	r8, r1, r1
400161e8:	30066003 	andcc	r6, r6, r3
400161ec:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016204:	300c300c 	andcc	r3, ip, ip
40016208:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
4001620c:	00008661 	andeq	r8, r0, r1, ror #12
	...
40016224:	300ce007 	andcc	lr, ip, r7
40016228:	300c300c 	andcc	r3, ip, ip
4001622c:	0000e007 	andeq	lr, r0, r7
	...
40016244:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40016248:	6006c003 	andvs	ip, r6, r3
4001624c:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016264:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
40016268:	6006c003 	andvs	ip, r6, r3
4001626c:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016284:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016288:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001628c:	00001000 	andeq	r1, r0, r0
	...
400162a4:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
400162a8:	000cf80f 	andeq	pc, ip, pc, lsl #16
400162ac:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
400162c4:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
400162c8:	60066006 	andvs	r6, r6, r6
400162cc:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400162e4:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
400162e8:	300ce007 	andcc	lr, ip, r7
400162ec:	0000e007 	andeq	lr, r0, r7
400162f0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400162f4:	00000000 	andeq	r0, r0, r0

400162f8 <cho>:
	...
40016300:	03030100 	movweq	r0, #12544	; 0x3100
40016304:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40016308:	01020404 	tsteq	r2, r4, lsl #8
4001630c:	00000003 	andeq	r0, r0, r3

40016310 <cho2>:
40016310:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
40016314:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40016318:	07070605 	streq	r0, [r7, -r5, lsl #12]
4001631c:	07060607 	streq	r0, [r6, -r7, lsl #12]
40016320:	06060707 	streq	r0, [r6], -r7, lsl #14
40016324:	00000507 	andeq	r0, r0, r7, lsl #10

40016328 <jong>:
40016328:	00020000 	andeq	r0, r2, r0
4001632c:	01020102 	tsteq	r2, r2, lsl #2
40016330:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
40016334:	01030301 	tsteq	r3, r1, lsl #6
40016338:	03030102 	movweq	r0, #12546	; 0x3102
4001633c:	00000101 	andeq	r0, r0, r1, lsl #2

40016340 <eng8x16>:
	...
40016350:	423c0000 	eorsmi	r0, ip, #0
40016354:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
40016358:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
4001635c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016360:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
40016364:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
40016368:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
4001636c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016370:	7f360000 	svcvc	0x00360000
40016374:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
40016378:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
4001637c:	00000008 	andeq	r0, r0, r8
40016380:	1c080000 	stcne	0, cr0, [r8], {-0}
40016384:	7f3e3e1c 	svcvc	0x003e3e1c
40016388:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
4001638c:	00000008 	andeq	r0, r0, r8
40016390:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
40016394:	7f7f1c1c 	svcvc	0x007f1c1c
40016398:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
4001639c:	0000003e 	andeq	r0, r0, lr, lsr r0
400163a0:	1c080000 	stcne	0, cr0, [r8], {-0}
400163a4:	7f7f3e3e 	svcvc	0x007f3e3e
400163a8:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
400163ac:	0000003e 	andeq	r0, r0, lr, lsr r0
400163b0:	00000000 	andeq	r0, r0, r0
400163b4:	3c3c1800 	ldccc	8, cr1, [ip], #-0
400163b8:	0000183c 	andeq	r1, r0, ip, lsr r8
400163bc:	00000000 	andeq	r0, r0, r0
400163c0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
400163c4:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
400163c8:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
400163cc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400163d0:	00000000 	andeq	r0, r0, r0
400163d4:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
400163d8:	003c6666 	eorseq	r6, ip, r6, ror #12
400163dc:	00000000 	andeq	r0, r0, r0
400163e0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
400163e4:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
400163e8:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
400163ec:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400163f0:	3c180000 	ldccc	0, cr0, [r8], {-0}
400163f4:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
400163f8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400163fc:	0000003c 	andeq	r0, r0, ip, lsr r0
40016400:	663c0000 	ldrtvs	r0, [ip], -r0
40016404:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40016408:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
4001640c:	00000018 	andeq	r0, r0, r8, lsl r0
40016410:	1b1e0000 	blne	40796418 <__ZI_LIMIT__+0x77df34>
40016414:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40016418:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
4001641c:	00000030 	andeq	r0, r0, r0, lsr r0
40016420:	333f0000 	teqcc	pc, #0
40016424:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40016428:	6ff77333 	svcvs	0x00f77333
4001642c:	00000006 	andeq	r0, r0, r6
40016430:	db180000 	blle	40616438 <__ZI_LIMIT__+0x5fdf54>
40016434:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40016438:	db7e3c66 	blle	41fa55d8 <__ZI_LIMIT__+0x1f8d0f4>
4001643c:	00000018 	andeq	r0, r0, r8, lsl r0
40016440:	60400000 	subvs	r0, r0, r0
40016444:	7f7c7870 	svcvc	0x007c7870
40016448:	6070787c 	rsbsvs	r7, r0, ip, ror r8
4001644c:	00000040 	andeq	r0, r0, r0, asr #32
40016450:	03010000 	movweq	r0, #4096	; 0x1000
40016454:	7f1f0f07 	svcvc	0x001f0f07
40016458:	03070f1f 	movweq	r0, #32543	; 0x7f1f
4001645c:	00000001 	andeq	r0, r0, r1
40016460:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016464:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016468:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
4001646c:	00000018 	andeq	r0, r0, r8, lsl r0
40016470:	66660000 	strbtvs	r0, [r6], -r0
40016474:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016478:	66006666 	strvs	r6, [r0], -r6, ror #12
4001647c:	00000066 	andeq	r0, r0, r6, rrx
40016480:	db7f0000 	blle	41fd6488 <__ZI_LIMIT__+0x1fbdfa4>
40016484:	7bdbdbdb 	blvc	3f70d3f8 <GPM4DAT+0x2e70d114>
40016488:	1b1b1b1b 	blne	406dd0fc <__ZI_LIMIT__+0x6c4c18>
4001648c:	0000001b 	andeq	r0, r0, fp, lsl r0
40016490:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40016494:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40016498:	03033e63 	movweq	r3, #15971	; 0x3e63
4001649c:	00003e63 	andeq	r3, r0, r3, ror #28
	...
400164a8:	7f7f7f7f 	svcvc	0x007f7f7f
400164ac:	0000007f 	andeq	r0, r0, pc, ror r0
400164b0:	3c180000 	ldccc	0, cr0, [r8], {-0}
400164b4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
400164b8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
400164bc:	00007e18 	andeq	r7, r0, r8, lsl lr
400164c0:	3c180000 	ldccc	0, cr0, [r8], {-0}
400164c4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
400164c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164cc:	00000018 	andeq	r0, r0, r8, lsl r0
400164d0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400164d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164d8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
400164dc:	00000018 	andeq	r0, r0, r8, lsl r0
400164e0:	00000000 	andeq	r0, r0, r0
400164e4:	7f0e0c08 	svcvc	0x000e0c08
400164e8:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
400164f4:	7f381808 	svcvc	0x00381808
400164f8:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40016508:	60606060 	rsbvs	r6, r0, r0, rrx
4001650c:	0000007f 	andeq	r0, r0, pc, ror r0
40016510:	00000000 	andeq	r0, r0, r0
40016514:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40016518:	00082c6e 	andeq	r2, r8, lr, ror #24
4001651c:	00000000 	andeq	r0, r0, r0
40016520:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40016524:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40016528:	7f3e3e3e 	svcvc	0x003e3e3e
4001652c:	0000007f 	andeq	r0, r0, pc, ror r0
40016530:	7f7f0000 	svcvc	0x007f0000
40016534:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40016538:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
4001653c:	00000008 	andeq	r0, r0, r8
	...
40016550:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016554:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40016558:	18001818 	stmdane	r0, {r3, r4, fp, ip}
4001655c:	00000018 	andeq	r0, r0, r8, lsl r0
40016560:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40016564:	00000066 	andeq	r0, r0, r6, rrx
	...
40016570:	36360000 	ldrtcc	r0, [r6], -r0
40016574:	36367f36 	shasxcc	r7, r6, r6
40016578:	36367f36 	shasxcc	r7, r6, r6
4001657c:	00000036 	andeq	r0, r0, r6, lsr r0
40016580:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40016584:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016588:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
4001658c:	00001c1c 	andeq	r1, r0, ip, lsl ip
40016590:	63630000 	cmnvs	r3, #0
40016594:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40016598:	63333318 	teqvs	r3, #24, 6	; 0x60000000
4001659c:	00000063 	andeq	r0, r0, r3, rrx
400165a0:	6c380000 	ldcvs	0, cr0, [r8], #-0
400165a4:	3b386c6c 	blcc	40e3175c <__ZI_LIMIT__+0xe19278>
400165a8:	6f66666f 	svcvs	0x0066666f
400165ac:	0000003b 	andeq	r0, r0, fp, lsr r0
400165b0:	18181800 	ldmdane	r8, {fp, ip}
400165b4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
400165c0:	180c0600 	stmdane	ip, {r9, sl}
400165c4:	30303018 	eorscc	r3, r0, r8, lsl r0
400165c8:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
400165cc:	0000060c 	andeq	r0, r0, ip, lsl #12
400165d0:	0c183000 	ldceq	0, cr3, [r8], {-0}
400165d4:	0606060c 	streq	r0, [r6], -ip, lsl #12
400165d8:	0c0c0606 	stceq	6, cr0, [ip], {6}
400165dc:	00003018 	andeq	r3, r0, r8, lsl r0
400165e0:	00000000 	andeq	r0, r0, r0
400165e4:	7f1c3663 	svcvc	0x001c3663
400165e8:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
400165f4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400165f8:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40016608:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001660c:	00301818 	eorseq	r1, r0, r8, lsl r8
40016610:	00000000 	andeq	r0, r0, r0
40016614:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016628:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001662c:	00000018 	andeq	r0, r0, r8, lsl r0
40016630:	03030000 	movweq	r0, #12288	; 0x3000
40016634:	0c0c0606 	stceq	6, cr0, [ip], {6}
40016638:	30301818 	eorscc	r1, r0, r8, lsl r8
4001663c:	00000060 	andeq	r0, r0, r0, rrx
40016640:	633e0000 	teqvs	lr, #0
40016644:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016648:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001664c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016650:	1c0c0000 	stcne	0, cr0, [ip], {-0}
40016654:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016658:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001665c:	0000001e 	andeq	r0, r0, lr, lsl r0
40016660:	633e0000 	teqvs	lr, #0
40016664:	0c060303 	stceq	3, cr0, [r6], {3}
40016668:	60603018 	rsbvs	r3, r0, r8, lsl r0
4001666c:	0000007f 	andeq	r0, r0, pc, ror r0
40016670:	633e0000 	teqvs	lr, #0
40016674:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40016678:	63030303 	movwvs	r0, #13059	; 0x3303
4001667c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016680:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40016684:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40016688:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
4001668c:	00000006 	andeq	r0, r0, r6
40016690:	607f0000 	rsbsvs	r0, pc, r0
40016694:	037e6060 	cmneq	lr, #96	; 0x60
40016698:	63030303 	movwvs	r0, #13059	; 0x3303
4001669c:	0000003e 	andeq	r0, r0, lr, lsr r0
400166a0:	603e0000 	eorsvs	r0, lr, r0
400166a4:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
400166a8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400166ac:	0000003e 	andeq	r0, r0, lr, lsr r0
400166b0:	637f0000 	cmnvs	pc, #0
400166b4:	0c060303 	stceq	3, cr0, [r6], {3}
400166b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400166bc:	00000018 	andeq	r0, r0, r8, lsl r0
400166c0:	633e0000 	teqvs	lr, #0
400166c4:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
400166c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400166cc:	0000003e 	andeq	r0, r0, lr, lsr r0
400166d0:	633e0000 	teqvs	lr, #0
400166d4:	3f636363 	svccc	0x00636363
400166d8:	63030303 	movwvs	r0, #13059	; 0x3303
400166dc:	0000003e 	andeq	r0, r0, lr, lsr r0
400166e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
400166e4:	00001818 	andeq	r1, r0, r8, lsl r8
400166e8:	18181800 	ldmdane	r8, {fp, ip}
400166ec:	00000000 	andeq	r0, r0, r0
400166f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
400166f4:	00001818 	andeq	r1, r0, r8, lsl r8
400166f8:	18181800 	ldmdane	r8, {fp, ip}
400166fc:	00003018 	andeq	r3, r0, r8, lsl r0
40016700:	06030000 	streq	r0, [r3], -r0
40016704:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40016708:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
4001670c:	00000003 	andeq	r0, r0, r3
40016710:	00000000 	andeq	r0, r0, r0
40016714:	007f0000 	rsbseq	r0, pc, r0
40016718:	00007f00 	andeq	r7, r0, r0, lsl #30
4001671c:	00000000 	andeq	r0, r0, r0
40016720:	30600000 	rsbcc	r0, r0, r0
40016724:	03060c18 	movweq	r0, #27672	; 0x6c18
40016728:	30180c06 	andscc	r0, r8, r6, lsl #24
4001672c:	00000060 	andeq	r0, r0, r0, rrx
40016730:	633e0000 	teqvs	lr, #0
40016734:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40016738:	18001818 	stmdane	r0, {r3, r4, fp, ip}
4001673c:	00000018 	andeq	r0, r0, r8, lsl r0
40016740:	633e0000 	teqvs	lr, #0
40016744:	6f6f6f63 	svcvs	0x006f6f63
40016748:	60606e6e 	rsbvs	r6, r0, lr, ror #28
4001674c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016750:	1c080000 	stcne	0, cr0, [r8], {-0}
40016754:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40016758:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
4001675c:	00000063 	andeq	r0, r0, r3, rrx
40016760:	637e0000 	cmnvs	lr, #0
40016764:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40016768:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001676c:	0000007e 	andeq	r0, r0, lr, ror r0
40016770:	633e0000 	teqvs	lr, #0
40016774:	60606063 	rsbvs	r6, r0, r3, rrx
40016778:	63636060 	cmnvs	r3, #96	; 0x60
4001677c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016780:	667c0000 	ldrbtvs	r0, [ip], -r0
40016784:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016788:	66636363 	strbtvs	r6, [r3], -r3, ror #6
4001678c:	0000007c 	andeq	r0, r0, ip, ror r0
40016790:	607f0000 	rsbsvs	r0, pc, r0
40016794:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016798:	60606060 	rsbvs	r6, r0, r0, rrx
4001679c:	0000007f 	andeq	r0, r0, pc, ror r0
400167a0:	607f0000 	rsbsvs	r0, pc, r0
400167a4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
400167a8:	60606060 	rsbvs	r6, r0, r0, rrx
400167ac:	00000060 	andeq	r0, r0, r0, rrx
400167b0:	633e0000 	teqvs	lr, #0
400167b4:	60606063 	rsbvs	r6, r0, r3, rrx
400167b8:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
400167bc:	0000003b 	andeq	r0, r0, fp, lsr r0
400167c0:	63630000 	cmnvs	r3, #0
400167c4:	7f636363 	svcvc	0x00636363
400167c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400167cc:	00000063 	andeq	r0, r0, r3, rrx
400167d0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400167d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167dc:	00000018 	andeq	r0, r0, r8, lsl r0
400167e0:	03030000 	movweq	r0, #12288	; 0x3000
400167e4:	03030303 	movweq	r0, #13059	; 0x3303
400167e8:	63630303 	cmnvs	r3, #201326592	; 0xc000000
400167ec:	0000003e 	andeq	r0, r0, lr, lsr r0
400167f0:	63630000 	cmnvs	r3, #0
400167f4:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
400167f8:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
400167fc:	00000063 	andeq	r0, r0, r3, rrx
40016800:	60600000 	rsbvs	r0, r0, r0
40016804:	60606060 	rsbvs	r6, r0, r0, rrx
40016808:	60606060 	rsbvs	r6, r0, r0, rrx
4001680c:	0000007f 	andeq	r0, r0, pc, ror r0
40016810:	63630000 	cmnvs	r3, #0
40016814:	6b7f7f77 	blvs	41ff65f8 <__ZI_LIMIT__+0x1fde114>
40016818:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001681c:	00000063 	andeq	r0, r0, r3, rrx
40016820:	63630000 	cmnvs	r3, #0
40016824:	6b7b7373 	blvs	41ef35f8 <__ZI_LIMIT__+0x1edb114>
40016828:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
4001682c:	00000063 	andeq	r0, r0, r3, rrx
40016830:	633e0000 	teqvs	lr, #0
40016834:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016838:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001683c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016840:	337e0000 	cmncc	lr, #0
40016844:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40016848:	30303030 	eorscc	r3, r0, r0, lsr r0
4001684c:	00000078 	andeq	r0, r0, r8, ror r0
40016850:	633e0000 	teqvs	lr, #0
40016854:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016858:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
4001685c:	0007063e 	andeq	r0, r7, lr, lsr r6
40016860:	637e0000 	cmnvs	lr, #0
40016864:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40016868:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
4001686c:	00000063 	andeq	r0, r0, r3, rrx
40016870:	633e0000 	teqvs	lr, #0
40016874:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016878:	63630303 	cmnvs	r3, #201326592	; 0xc000000
4001687c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016880:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40016884:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016888:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001688c:	00000018 	andeq	r0, r0, r8, lsl r0
40016890:	63630000 	cmnvs	r3, #0
40016894:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016898:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001689c:	0000003e 	andeq	r0, r0, lr, lsr r0
400168a0:	63630000 	cmnvs	r3, #0
400168a4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400168a8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
400168ac:	00000008 	andeq	r0, r0, r8
400168b0:	63630000 	cmnvs	r3, #0
400168b4:	6b636363 	blvs	418ef648 <__ZI_LIMIT__+0x18d7164>
400168b8:	63777f7f 	cmnvs	r7, #508	; 0x1fc
400168bc:	00000063 	andeq	r0, r0, r3, rrx
400168c0:	63630000 	cmnvs	r3, #0
400168c4:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
400168c8:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
400168cc:	00000063 	andeq	r0, r0, r3, rrx
400168d0:	c3c30000 	bicgt	r0, r3, #0
400168d4:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
400168d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400168dc:	0000003c 	andeq	r0, r0, ip, lsr r0
400168e0:	437f0000 	cmnmi	pc, #0
400168e4:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
400168e8:	7f606030 	svcvc	0x00606030
400168ec:	0000007f 	andeq	r0, r0, pc, ror r0
400168f0:	303e0000 	eorscc	r0, lr, r0
400168f4:	30303030 	eorscc	r3, r0, r0, lsr r0
400168f8:	30303030 	eorscc	r3, r0, r0, lsr r0
400168fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016900:	60600000 	rsbvs	r0, r0, r0
40016904:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40016908:	06060c0c 	streq	r0, [r6], -ip, lsl #24
4001690c:	00000003 	andeq	r0, r0, r3
40016910:	063e0000 	ldrteq	r0, [lr], -r0
40016914:	06060606 	streq	r0, [r6], -r6, lsl #12
40016918:	06060606 	streq	r0, [r6], -r6, lsl #12
4001691c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016920:	1c080000 	stcne	0, cr0, [r8], {-0}
40016924:	00006336 	andeq	r6, r0, r6, lsr r3
	...
4001693c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40016940:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016944:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40016954:	03633e00 	cmneq	r3, #0, 28
40016958:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
4001695c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016960:	60600000 	rsbvs	r0, r0, r0
40016964:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40016968:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001696c:	0000007e 	andeq	r0, r0, lr, ror r0
40016970:	00000000 	andeq	r0, r0, r0
40016974:	63633e00 	cmnvs	r3, #0, 28
40016978:	63636060 	cmnvs	r3, #96	; 0x60
4001697c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016980:	03030000 	movweq	r0, #12288	; 0x3000
40016984:	63633f03 	cmnvs	r3, #3, 30
40016988:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001698c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016990:	00000000 	andeq	r0, r0, r0
40016994:	63633e00 	cmnvs	r3, #0, 28
40016998:	6363607f 	cmnvs	r3, #127	; 0x7f
4001699c:	0000003e 	andeq	r0, r0, lr, lsr r0
400169a0:	331e0000 	tstcc	lr, #0
400169a4:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
400169a8:	30303030 	eorscc	r3, r0, r0, lsr r0
400169ac:	00000030 	andeq	r0, r0, r0, lsr r0
400169b0:	00000000 	andeq	r0, r0, r0
400169b4:	63633e00 	cmnvs	r3, #0, 28
400169b8:	3f636363 	svccc	0x00636363
400169bc:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
400169c0:	60600000 	rsbvs	r0, r0, r0
400169c4:	63637e60 	cmnvs	r3, #96, 28	; 0x600
400169c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400169cc:	00000063 	andeq	r0, r0, r3, rrx
400169d0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400169d4:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400169d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400169dc:	00000018 	andeq	r0, r0, r8, lsl r0
400169e0:	06060000 	streq	r0, [r6], -r0
400169e4:	06060000 	streq	r0, [r6], -r0
400169e8:	06060606 	streq	r0, [r6], -r6, lsl #12
400169ec:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
400169f0:	60600000 	rsbvs	r0, r0, r0
400169f4:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
400169f8:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
400169fc:	00000063 	andeq	r0, r0, r3, rrx
40016a00:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016a04:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016a08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016a0c:	00000018 	andeq	r0, r0, r8, lsl r0
40016a10:	00000000 	andeq	r0, r0, r0
40016a14:	6b7f7600 	blvs	41ff421c <__ZI_LIMIT__+0x1fdbd38>
40016a18:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40016a1c:	00000063 	andeq	r0, r0, r3, rrx
40016a20:	00000000 	andeq	r0, r0, r0
40016a24:	63637e00 	cmnvs	r3, #0, 28
40016a28:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016a2c:	00000063 	andeq	r0, r0, r3, rrx
40016a30:	00000000 	andeq	r0, r0, r0
40016a34:	63633e00 	cmnvs	r3, #0, 28
40016a38:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016a3c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016a40:	00000000 	andeq	r0, r0, r0
40016a44:	63637e00 	cmnvs	r3, #0, 28
40016a48:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40016a4c:	60606060 	rsbvs	r6, r0, r0, rrx
40016a50:	00000000 	andeq	r0, r0, r0
40016a54:	63633f00 	cmnvs	r3, #0, 30
40016a58:	3f636363 	svccc	0x00636363
40016a5c:	03030303 	movweq	r0, #13059	; 0x3303
40016a60:	00000000 	andeq	r0, r0, r0
40016a64:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
40016a68:	60606060 	rsbvs	r6, r0, r0, rrx
40016a6c:	00000060 	andeq	r0, r0, r0, rrx
40016a70:	00000000 	andeq	r0, r0, r0
40016a74:	63633e00 	cmnvs	r3, #0, 28
40016a78:	63630e38 	cmnvs	r3, #56, 28	; 0x380
40016a7c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016a80:	30300000 	eorscc	r0, r0, r0
40016a84:	30307e30 	eorscc	r7, r0, r0, lsr lr
40016a88:	33333030 	teqcc	r3, #48	; 0x30
40016a8c:	0000001e 	andeq	r0, r0, lr, lsl r0
40016a90:	00000000 	andeq	r0, r0, r0
40016a94:	63636300 	cmnvs	r3, #0, 6
40016a98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016a9c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016aa0:	00000000 	andeq	r0, r0, r0
40016aa4:	63636300 	cmnvs	r3, #0, 6
40016aa8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40016aac:	00000008 	andeq	r0, r0, r8
40016ab0:	00000000 	andeq	r0, r0, r0
40016ab4:	63636300 	cmnvs	r3, #0, 6
40016ab8:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
40016abc:	00000063 	andeq	r0, r0, r3, rrx
40016ac0:	00000000 	andeq	r0, r0, r0
40016ac4:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40016ac8:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
40016acc:	00000063 	andeq	r0, r0, r3, rrx
40016ad0:	00000000 	andeq	r0, r0, r0
40016ad4:	63636300 	cmnvs	r3, #0, 6
40016ad8:	3f636363 	svccc	0x00636363
40016adc:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016ae0:	00000000 	andeq	r0, r0, r0
40016ae4:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40016ae8:	6130180c 	teqvs	r0, ip, lsl #16
40016aec:	0000007f 	andeq	r0, r0, pc, ror r0
40016af0:	18180e00 	ldmdane	r8, {r9, sl, fp}
40016af4:	70181818 	andsvc	r1, r8, r8, lsl r8
40016af8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016afc:	00000e18 	andeq	r0, r0, r8, lsl lr
40016b00:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016b04:	00181818 	andseq	r1, r8, r8, lsl r8
40016b08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016b0c:	00000018 	andeq	r0, r0, r8, lsl r0
40016b10:	18187000 	ldmdane	r8, {ip, sp, lr}
40016b14:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40016b18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016b1c:	00007018 	andeq	r7, r0, r8, lsl r0
40016b20:	00000000 	andeq	r0, r0, r0
40016b24:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
40016b30:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40016b34:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
40016b38:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b3c:	0000007f 	andeq	r0, r0, pc, ror r0
40016b40:	633e0000 	teqvs	lr, #0
40016b44:	60606063 	rsbvs	r6, r0, r3, rrx
40016b48:	63636060 	cmnvs	r3, #96	; 0x60
40016b4c:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40016b50:	63630000 	cmnvs	r3, #0
40016b54:	63636300 	cmnvs	r3, #0, 6
40016b58:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b5c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016b60:	180c0600 	stmdane	ip, {r9, sl}
40016b64:	63633e00 	cmnvs	r3, #0, 28
40016b68:	6360607f 	cmnvs	r0, #127	; 0x7f
40016b6c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b70:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40016b74:	03633e00 	cmneq	r3, #0, 28
40016b78:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016b7c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016b80:	36360000 	ldrtcc	r0, [r6], -r0
40016b84:	03633e00 	cmneq	r3, #0, 28
40016b88:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016b8c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016b90:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016b94:	03633e00 	cmneq	r3, #0, 28
40016b98:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016b9c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016ba0:	1c361c00 	ldcne	12, cr1, [r6], #-0
40016ba4:	03633e00 	cmneq	r3, #0, 28
40016ba8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016bac:	0000003f 	andeq	r0, r0, pc, lsr r0
40016bb0:	00000000 	andeq	r0, r0, r0
40016bb4:	63633e00 	cmnvs	r3, #0, 28
40016bb8:	63606060 	cmnvs	r0, #96	; 0x60
40016bbc:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40016bc0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40016bc4:	63633e00 	cmnvs	r3, #0, 28
40016bc8:	6360607f 	cmnvs	r0, #127	; 0x7f
40016bcc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016bd0:	36360000 	ldrtcc	r0, [r6], -r0
40016bd4:	63633e00 	cmnvs	r3, #0, 28
40016bd8:	6360607f 	cmnvs	r0, #127	; 0x7f
40016bdc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016be0:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016be4:	63633e00 	cmnvs	r3, #0, 28
40016be8:	6360607f 	cmnvs	r0, #127	; 0x7f
40016bec:	0000003e 	andeq	r0, r0, lr, lsr r0
40016bf0:	66660000 	strbtvs	r0, [r6], -r0
40016bf4:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016bf8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016bfc:	00000018 	andeq	r0, r0, r8, lsl r0
40016c00:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016c04:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40016c08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016c0c:	00000018 	andeq	r0, r0, r8, lsl r0
40016c10:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
40016c14:	1818000c 	ldmdane	r8, {r2, r3}
40016c18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016c1c:	00000018 	andeq	r0, r0, r8, lsl r0
40016c20:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
40016c24:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016c28:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016c2c:	00000063 	andeq	r0, r0, r3, rrx
40016c30:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
40016c34:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016c38:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016c3c:	00000063 	andeq	r0, r0, r3, rrx
40016c40:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
40016c44:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
40016c48:	63636060 	cmnvs	r3, #96	; 0x60
40016c4c:	0000007f 	andeq	r0, r0, pc, ror r0
40016c50:	00000000 	andeq	r0, r0, r0
40016c54:	1b3b6e00 	blne	40ef245c <__ZI_LIMIT__+0xed9f78>
40016c58:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
40016c5c:	00000077 	andeq	r0, r0, r7, ror r0
40016c60:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 40016c68 <eng8x16+0x928>
40016c64:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
40016c68:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
40016c6c:	0000006f 	andeq	r0, r0, pc, rrx
40016c70:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40016c74:	63633e00 	cmnvs	r3, #0, 28
40016c78:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016c7c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016c80:	36360000 	ldrtcc	r0, [r6], -r0
40016c84:	63633e00 	cmnvs	r3, #0, 28
40016c88:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016c8c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016c90:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016c94:	63633e00 	cmnvs	r3, #0, 28
40016c98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016c9c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016ca0:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
40016ca4:	63636300 	cmnvs	r3, #0, 6
40016ca8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016cac:	0000003f 	andeq	r0, r0, pc, lsr r0
40016cb0:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016cb4:	63636300 	cmnvs	r3, #0, 6
40016cb8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016cbc:	0000003f 	andeq	r0, r0, pc, lsr r0
40016cc0:	36360000 	ldrtcc	r0, [r6], -r0
40016cc4:	63636300 	cmnvs	r3, #0, 6
40016cc8:	3f636363 	svccc	0x00636363
40016ccc:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016cd0:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
40016cd4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016cd8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016cdc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016ce0:	63006363 	movwvs	r6, #867	; 0x363
40016ce4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ce8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016cec:	0000003f 	andeq	r0, r0, pc, lsr r0
40016cf0:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40016cf4:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40016cf8:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
40016cfc:	0000000c 	andeq	r0, r0, ip
40016d00:	361c0000 	ldrcc	r0, [ip], -r0
40016d04:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40016d08:	73303030 	teqvc	r0, #48	; 0x30
40016d0c:	0000007e 	andeq	r0, r0, lr, ror r0
40016d10:	c3c30000 	bicgt	r0, r3, #0
40016d14:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40016d18:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40016d1c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016d20:	66fc0000 	ldrbtvs	r0, [ip], r0
40016d24:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40016d28:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
40016d2c:	000000f3 	strdeq	r0, [r0], -r3
40016d30:	1b0e0000 	blne	40396d38 <__ZI_LIMIT__+0x37e854>
40016d34:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
40016d38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d3c:	00000070 	andeq	r0, r0, r0, ror r0
40016d40:	30180c00 	andscc	r0, r8, r0, lsl #24
40016d44:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
40016d48:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
40016d4c:	0000003b 	andeq	r0, r0, fp, lsr r0
40016d50:	30180c00 	andscc	r0, r8, r0, lsl #24
40016d54:	18183800 	ldmdane	r8, {fp, ip, sp}
40016d58:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d5c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016d60:	180c0600 	stmdane	ip, {r9, sl}
40016d64:	63633e00 	cmnvs	r3, #0, 28
40016d68:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016d6c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016d70:	30180c00 	andscc	r0, r8, r0, lsl #24
40016d74:	63636300 	cmnvs	r3, #0, 6
40016d78:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016d7c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016d80:	3b6e0000 	blcc	41b96d88 <__ZI_LIMIT__+0x1b7e8a4>
40016d84:	63637e00 	cmnvs	r3, #0, 28
40016d88:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016d8c:	00000063 	andeq	r0, r0, r3, rrx
40016d90:	63006e3b 	movwvs	r6, #3643	; 0xe3b
40016d94:	6b7b7373 	blvs	41ef3b68 <__ZI_LIMIT__+0x1edb684>
40016d98:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016d9c:	00000063 	andeq	r0, r0, r3, rrx
40016da0:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
40016da4:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40016db0:	6c6c3800 	stclvs	8, cr3, [ip], #-0
40016db4:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
40016dc0:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40016dc4:	180c0c00 	stmdane	ip, {sl, fp}
40016dc8:	63636030 	cmnvs	r3, #48	; 0x30
40016dcc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016dd0:	00000000 	andeq	r0, r0, r0
40016dd4:	7f000000 	svcvc	0x00000000
40016dd8:	60606060 	rsbvs	r6, r0, r0, rrx
40016ddc:	00000060 	andeq	r0, r0, r0, rrx
40016de0:	00000000 	andeq	r0, r0, r0
40016de4:	7f000000 	svcvc	0x00000000
40016de8:	03030303 	movweq	r0, #13059	; 0x3303
40016dec:	00000003 	andeq	r0, r0, r3
40016df0:	63e06000 	mvnvs	r6, #0
40016df4:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40016df8:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
40016dfc:	0000001f 	andeq	r0, r0, pc, lsl r0
40016e00:	63e06000 	mvnvs	r6, #0
40016e04:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40016e08:	3f36de6e 	svccc	0x0036de6e
40016e0c:	00000006 	andeq	r0, r0, r6
40016e10:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016e14:	18181800 	ldmdane	r8, {fp, ip}
40016e18:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40016e1c:	00000018 	andeq	r0, r0, r8, lsl r0
40016e20:	1b090000 	blne	40256e28 <__ZI_LIMIT__+0x23e944>
40016e24:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40016e28:	1b1b3636 	blne	406e4708 <__ZI_LIMIT__+0x6cc224>
40016e2c:	00000009 	andeq	r0, r0, r9
40016e30:	6c480000 	marvs	acc0, r0, r8
40016e34:	1b36366c 	blne	40da47ec <__ZI_LIMIT__+0xd8c308>
40016e38:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
40016e3c:	00000048 	andeq	r0, r0, r8, asr #32
40016e40:	11441144 	cmpne	r4, r4, asr #2
40016e44:	11441144 	cmpne	r4, r4, asr #2
40016e48:	11441144 	cmpne	r4, r4, asr #2
40016e4c:	11441144 	cmpne	r4, r4, asr #2
40016e50:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016e54:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016e58:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016e5c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016e60:	bbeebbee 	bllt	3fbc5e20 <GPM4DAT+0x2ebc5b3c>
40016e64:	bbeebbee 	bllt	3fbc5e24 <GPM4DAT+0x2ebc5b40>
40016e68:	bbeebbee 	bllt	3fbc5e28 <GPM4DAT+0x2ebc5b44>
40016e6c:	bbeebbee 	bllt	3fbc5e2c <GPM4DAT+0x2ebc5b48>
40016e70:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e74:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e7c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e80:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e84:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
40016e88:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e8c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e90:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e94:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016e98:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016e9c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016ea0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ea4:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40016ea8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016eac:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016eb0:	00000000 	andeq	r0, r0, r0
40016eb4:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
40016eb8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ebc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ec0:	00000000 	andeq	r0, r0, r0
40016ec4:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40016ec8:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016ecc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016ed0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ed4:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016ed8:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016edc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ee0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ee4:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ee8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016eec:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ef0:	00000000 	andeq	r0, r0, r0
40016ef4:	06fe0000 	ldrbteq	r0, [lr], r0
40016ef8:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016efc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f00:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f04:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016f08:	000000fe 	strdeq	r0, [r0], -lr
40016f0c:	00000000 	andeq	r0, r0, r0
40016f10:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f14:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40016f20:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f24:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016f28:	000000f8 	strdeq	r0, [r0], -r8
	...
40016f34:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
40016f38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f3c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f40:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f44:	1f181818 	svcne	0x00181818
	...
40016f50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f54:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
40016f64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
40016f68:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f6c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f70:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f74:	1f181818 	svcne	0x00181818
40016f78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f7c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f80:	00000000 	andeq	r0, r0, r0
40016f84:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016f90:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f94:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016f98:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f9c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016fa0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016fa4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016fa8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016fac:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016fb0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016fb4:	37363636 			; <UNDEFINED> instruction: 0x37363636
40016fb8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016fbc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016fc0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016fc4:	30373636 	eorscc	r3, r7, r6, lsr r6
40016fc8:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
40016fd4:	303f0000 	eorscc	r0, pc, r0
40016fd8:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016fdc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016fe0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016fe4:	00f73636 	rscseq	r3, r7, r6, lsr r6
40016fe8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40016ff4:	00ff0000 	rscseq	r0, pc, r0
40016ff8:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
40016ffc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017000:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017004:	36373636 			; <UNDEFINED> instruction: 0x36373636
40017008:	36363637 			; <UNDEFINED> instruction: 0x36363637
4001700c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017010:	00000000 	andeq	r0, r0, r0
40017014:	00ff0000 	rscseq	r0, pc, r0
40017018:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001701c:	00000000 	andeq	r0, r0, r0
40017020:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017024:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40017028:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001702c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017030:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017034:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40017038:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001703c:	00000000 	andeq	r0, r0, r0
40017040:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017044:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
40017054:	00ff0000 	rscseq	r0, pc, r0
40017058:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
4001705c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017060:	00000000 	andeq	r0, r0, r0
40017064:	ff000000 			; <UNDEFINED> instruction: 0xff000000

40017068 <.LANCHOR2>:
40017068:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001706c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017070:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017074:	3f363636 	svccc	0x00363636
	...
40017080:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017084:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40017088:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40017094:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
40017098:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
4001709c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400170a0:	00000000 	andeq	r0, r0, r0
400170a4:	3f000000 	svccc	0x00000000
400170a8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400170ac:	36363636 			; <UNDEFINED> instruction: 0x36363636
400170b0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400170b4:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
400170b8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400170bc:	36363636 			; <UNDEFINED> instruction: 0x36363636
400170c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400170c4:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
400170c8:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
400170cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400170d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400170d4:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
400170e4:	1f000000 	svcne	0x00000000
400170e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400170ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400170f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400170f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400170f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400170fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001710c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017110:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017114:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017118:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
4001711c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017120:	0f0f0f0f 	svceq	0x000f0f0f
40017124:	0f0f0f0f 	svceq	0x000f0f0f
40017128:	0f0f0f0f 	svceq	0x000f0f0f
4001712c:	0f0f0f0f 	svceq	0x000f0f0f
40017130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017144:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
40017148:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
4001714c:	0000003b 	andeq	r0, r0, fp, lsr r0
40017150:	663c0000 	ldrtvs	r0, [ip], -r0
40017154:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
40017158:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001715c:	6060607c 	rsbvs	r6, r0, ip, ror r0
40017160:	637f0000 	cmnvs	pc, #0
40017164:	60606063 	rsbvs	r6, r0, r3, rrx
40017168:	60606060 	rsbvs	r6, r0, r0, rrx
4001716c:	00000060 	andeq	r0, r0, r0, rrx
40017170:	00000000 	andeq	r0, r0, r0
40017174:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
40017178:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001717c:	00000036 	andeq	r0, r0, r6, lsr r0
40017180:	637f0000 	cmnvs	pc, #0
40017184:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
40017188:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
4001718c:	0000007f 	andeq	r0, r0, pc, ror r0
40017190:	00000000 	andeq	r0, r0, r0
40017194:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
40017198:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001719c:	0000003c 	andeq	r0, r0, ip, lsr r0
400171a0:	00000000 	andeq	r0, r0, r0
400171a4:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
400171a8:	76666666 	strbtvc	r6, [r6], -r6, ror #12
400171ac:	6060607f 	rsbvs	r6, r0, pc, ror r0
400171b0:	00000000 	andeq	r0, r0, r0
400171b4:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
400171b8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400171bc:	0000000c 	andeq	r0, r0, ip
400171c0:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
400171c4:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
400171c8:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
400171cc:	0000007e 	andeq	r0, r0, lr, ror r0
400171d0:	663c0000 	ldrtvs	r0, [ip], -r0
400171d4:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
400171d8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400171dc:	0000003c 	andeq	r0, r0, ip, lsr r0
400171e0:	633e0000 	teqvs	lr, #0
400171e4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400171e8:	36363677 			; <UNDEFINED> instruction: 0x36363677
400171ec:	00000077 	andeq	r0, r0, r7, ror r0
400171f0:	1b0e0000 	blne	403971f8 <__ZI_LIMIT__+0x37ed14>
400171f4:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
400171f8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400171fc:	0000003c 	andeq	r0, r0, ip, lsr r0
40017200:	00000000 	andeq	r0, r0, r0
40017204:	6b7f3600 	blvs	41fe4a0c <__ZI_LIMIT__+0x1fcc528>
40017208:	0000367f 	andeq	r3, r0, pc, ror r6
4001720c:	00000000 	andeq	r0, r0, r0
40017210:	06060000 	streq	r0, [r6], -r0
40017214:	6f673e1e 	svcvs	0x00673e1e
40017218:	3e737b7f 	vmovcc.s8	r7, d3[7]
4001721c:	0030303c 	eorseq	r3, r0, ip, lsr r0
40017220:	1f000000 	svcne	0x00000000
40017224:	7f606030 	svcvc	0x00606030
40017228:	1f306060 	svcne	0x00306060
4001722c:	00000000 	andeq	r0, r0, r0
40017230:	633e0000 	teqvs	lr, #0
40017234:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017238:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001723c:	00000063 	andeq	r0, r0, r3, rrx
40017240:	00000000 	andeq	r0, r0, r0
40017244:	7f00007f 	svcvc	0x0000007f
40017248:	007f0000 	rsbseq	r0, pc, r0
	...
40017254:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40017258:	00181818 	andseq	r1, r8, r8, lsl r8
4001725c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40017260:	30600000 	rsbcc	r0, r0, r0
40017264:	0c060c18 	stceq	12, cr0, [r6], {24}
40017268:	00603018 	rsbeq	r3, r0, r8, lsl r0
4001726c:	0000007e 	andeq	r0, r0, lr, ror r0
40017270:	0c060000 	stceq	0, cr0, [r6], {-0}
40017274:	30603018 	rsbcc	r3, r0, r8, lsl r0
40017278:	00060c18 	andeq	r0, r6, r8, lsl ip
4001727c:	0000007e 	andeq	r0, r0, lr, ror r0
40017280:	1b0e0000 	blne	40397288 <__ZI_LIMIT__+0x37eda4>
40017284:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017288:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001728c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017290:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017294:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017298:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
4001729c:	00000070 	andeq	r0, r0, r0, ror r0
400172a0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
400172a4:	ff000018 			; <UNDEFINED> instruction: 0xff000018
400172a8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
400172b4:	700edb70 	andvc	sp, lr, r0, ror fp
400172b8:	00000edb 	ldrdeq	r0, [r0], -fp
400172bc:	00000000 	andeq	r0, r0, r0
400172c0:	361c0000 	ldrcc	r0, [ip], -r0
400172c4:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
400172d4:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
400172d8:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
400172e4:	3c3c1800 	ldccc	8, cr1, [ip], #-0
400172e8:	00000018 	andeq	r0, r0, r8, lsl r0
400172ec:	00000000 	andeq	r0, r0, r0
400172f0:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
400172f4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400172f8:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
400172fc:	0000000c 	andeq	r0, r0, ip
40017300:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
40017304:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40017310:	0c6c3800 	stcleq	8, cr3, [ip], #-0
40017314:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
40017324:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
40017328:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

40017340 <_ctype_>:
40017340:	20202000 	eorcs	r2, r0, r0
40017344:	20202020 	eorcs	r2, r0, r0, lsr #32
40017348:	28282020 	stmdacs	r8!, {r5, sp}
4001734c:	20282828 	eorcs	r2, r8, r8, lsr #16
40017350:	20202020 	eorcs	r2, r0, r0, lsr #32
40017354:	20202020 	eorcs	r2, r0, r0, lsr #32
40017358:	20202020 	eorcs	r2, r0, r0, lsr #32
4001735c:	20202020 	eorcs	r2, r0, r0, lsr #32
40017360:	10108820 	andsne	r8, r0, r0, lsr #16
40017364:	10101010 	andsne	r1, r0, r0, lsl r0
40017368:	10101010 	andsne	r1, r0, r0, lsl r0
4001736c:	10101010 	andsne	r1, r0, r0, lsl r0
40017370:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
40017374:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
40017378:	10040404 	andne	r0, r4, r4, lsl #8
4001737c:	10101010 	andsne	r1, r0, r0, lsl r0
40017380:	41411010 	cmpmi	r1, r0, lsl r0
40017384:	41414141 	cmpmi	r1, r1, asr #2
40017388:	01010101 	tsteq	r1, r1, lsl #2
4001738c:	01010101 	tsteq	r1, r1, lsl #2
40017390:	01010101 	tsteq	r1, r1, lsl #2
40017394:	01010101 	tsteq	r1, r1, lsl #2
40017398:	01010101 	tsteq	r1, r1, lsl #2
4001739c:	10101010 	andsne	r1, r0, r0, lsl r0
400173a0:	42421010 	submi	r1, r2, #16
400173a4:	42424242 	submi	r4, r2, #536870916	; 0x20000004
400173a8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400173ac:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400173b0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400173b4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400173b8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400173bc:	10101010 	andsne	r1, r0, r0, lsl r0
400173c0:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40017444 <_global_impure_ptr>:
40017444:	40017f10 	andmi	r7, r1, r0, lsl pc

40017448 <blanks.6744>:
40017448:	20202020 	eorcs	r2, r0, r0, lsr #32
4001744c:	20202020 	eorcs	r2, r0, r0, lsr #32
40017450:	20202020 	eorcs	r2, r0, r0, lsr #32
40017454:	20202020 	eorcs	r2, r0, r0, lsr #32

40017458 <zeroes.6745>:
40017458:	30303030 	eorscc	r3, r0, r0, lsr r0
4001745c:	30303030 	eorscc	r3, r0, r0, lsr r0
40017460:	30303030 	eorscc	r3, r0, r0, lsr r0
40017464:	30303030 	eorscc	r3, r0, r0, lsr r0

40017468 <p05.5289>:
40017468:	00000005 	andeq	r0, r0, r5
4001746c:	00000019 	andeq	r0, r0, r9, lsl r0
40017470:	0000007d 	andeq	r0, r0, sp, ror r0
40017474:	00000000 	andeq	r0, r0, r0

40017478 <__mprec_tens>:
40017478:	00000000 	andeq	r0, r0, r0
4001747c:	3ff00000 	svccc	0x00f00000	; IMB
40017480:	00000000 	andeq	r0, r0, r0
40017484:	40240000 	eormi	r0, r4, r0
40017488:	00000000 	andeq	r0, r0, r0
4001748c:	40590000 	subsmi	r0, r9, r0
40017490:	00000000 	andeq	r0, r0, r0
40017494:	408f4000 	addmi	r4, pc, r0
40017498:	00000000 	andeq	r0, r0, r0
4001749c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
400174a0:	00000000 	andeq	r0, r0, r0
400174a4:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
400174a8:	00000000 	andeq	r0, r0, r0
400174ac:	412e8480 	smlawbmi	lr, r0, r4, r8
400174b0:	00000000 	andeq	r0, r0, r0
400174b4:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
400174b8:	00000000 	andeq	r0, r0, r0
400174bc:	4197d784 	orrsmi	sp, r7, r4, lsl #15
400174c0:	00000000 	andeq	r0, r0, r0
400174c4:	41cdcd65 	bicmi	ip, sp, r5, ror #26
400174c8:	20000000 	andcs	r0, r0, r0
400174cc:	4202a05f 	andmi	sl, r2, #95	; 0x5f
400174d0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
400174d4:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
400174d8:	a2000000 	andge	r0, r0, #0
400174dc:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
400174e0:	e5400000 	strb	r0, [r0, #-0]
400174e4:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
400174e8:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
400174ec:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
400174f0:	26340000 	ldrtcs	r0, [r4], -r0
400174f4:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
400174f8:	37e08000 	strbcc	r8, [r0, r0]!
400174fc:	4341c379 	movtmi	ip, #4985	; 0x1379
40017500:	85d8a000 	ldrbhi	sl, [r8]
40017504:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40017508:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
4001750c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40017510:	60913d00 	addsvs	r3, r1, r0, lsl #26
40017514:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40017518:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
4001751c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40017520:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40017524:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40017528:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
4001752c:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40017530:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40017534:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40017538:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
4001753c:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40017540 <__mprec_tinytens>:
40017540:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
40017544:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40017548:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
4001754c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40017550:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
40017554:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40017558:	cf8c979d 	svcgt	0x008c979d
4001755c:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40017560:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
40017564:	0ac80628 	beq	3f218e0c <GPM4DAT+0x2e218b28>

40017568 <__mprec_bigtens>:
40017568:	37e08000 	strbcc	r8, [r0, r0]!
4001756c:	4341c379 	movtmi	ip, #4985	; 0x1379
40017570:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
40017574:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40017578:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
4001757c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40017580:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40017584:	5a827748 	bpl	3e0b52ac <GPM4DAT+0x2d0b4fc8>
40017588:	7f73bf3c 	svcvc	0x0073bf3c
4001758c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40017590 <blanks.6688>:
40017590:	20202020 	eorcs	r2, r0, r0, lsr #32
40017594:	20202020 	eorcs	r2, r0, r0, lsr #32
40017598:	20202020 	eorcs	r2, r0, r0, lsr #32
4001759c:	20202020 	eorcs	r2, r0, r0, lsr #32

400175a0 <zeroes.6689>:
400175a0:	30303030 	eorscc	r3, r0, r0, lsr r0
400175a4:	30303030 	eorscc	r3, r0, r0, lsr r0
400175a8:	30303030 	eorscc	r3, r0, r0, lsr r0
400175ac:	30303030 	eorscc	r3, r0, r0, lsr r0
400175b0:	61766e49 	cmnvs	r6, r9, asr #28
400175b4:	5f64696c 	svcpl	0x0064696c
400175b8:	0a525349 	beq	414ac2e4 <__ZI_LIMIT__+0x1493e00>
400175bc:	00000000 	andeq	r0, r0, r0
400175c0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
400175c4:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
400175c8:	0a632520 	beq	418e0a50 <__ZI_LIMIT__+0x18c856c>
400175cc:	00000000 	andeq	r0, r0, r0
400175d0:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
400175d4:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
400175d8:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
400175dc:	0000000a 	andeq	r0, r0, sl
400175e0:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
400175e4:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
400175e8:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
400175ec:	0000000a 	andeq	r0, r0, sl
400175f0:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
400175f4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
400175f8:	6f697470 	svcvs	0x00697470
400175fc:	5b40206e 	blpl	4101f7bc <__ZI_LIMIT__+0x10072d8>
40017600:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017604:	6f4d0a5d 	svcvs	0x004d0a5d
40017608:	305b6564 	subscc	r6, fp, r4, ror #10
4001760c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017610:	0000000a 	andeq	r0, r0, sl
40017614:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40017618:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
4001761c:	6f432064 	svcvs	0x00432064
40017620:	56206564 	strtpl	r6, [r0], -r4, ror #10
40017624:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
40017628:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
4001762c:	000a5d58 	andeq	r5, sl, r8, asr sp
40017630:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40017634:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40017638:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
4001763c:	40206e6f 	eormi	r6, r0, pc, ror #28
40017640:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017644:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40017648:	5b65646f 	blpl	4197080c <__ZI_LIMIT__+0x1958328>
4001764c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017650:	00000a5d 	andeq	r0, r0, sp, asr sl
40017654:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40017658:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
4001765c:	4120746c 	teqmi	r0, ip, ror #8
40017660:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40017664:	305b7373 	subscc	r7, fp, r3, ror r3
40017668:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
4001766c:	0000000a 	andeq	r0, r0, sl
40017670:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40017674:	305b6e6f 	subscc	r6, fp, pc, ror #28
40017678:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
4001767c:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 4001765c <zeroes.6689+0xbc>
40017680:	5b6e6961 	blpl	41bb1c0c <__ZI_LIMIT__+0x1b99728>
40017684:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017688:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
4001768c:	30286461 	eorcc	r6, r8, r1, ror #8
40017690:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40017694:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40017698:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
4001769c:	410a5d64 	tstmi	sl, r4, ror #26
400176a0:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
400176a4:	646f6365 	strbtvs	r6, [pc], #-869	; 400176ac <zeroes.6689+0x10c>
400176a8:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
400176ac:	616c532f 	cmnvs	ip, pc, lsr #6
400176b0:	31286576 	teqcc	r8, r6, ror r5
400176b4:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
400176b8:	00000a5d 	andeq	r0, r0, sp, asr sl
400176bc:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
400176c0:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
400176c4:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
400176c8:	40206e6f 	eormi	r6, r0, pc, ror #28
400176cc:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
400176d0:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
400176d4:	5b65646f 	blpl	41970898 <__ZI_LIMIT__+0x19583b4>
400176d8:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
400176dc:	00000a5d 	andeq	r0, r0, sp, asr sl
400176e0:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
400176e4:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
400176e8:	4120746c 	teqmi	r0, ip, ror #8
400176ec:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
400176f0:	305b7373 	subscc	r7, fp, r3, ror r3
400176f4:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
400176f8:	0000000a 	andeq	r0, r0, sl
400176fc:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40017700:	305b6e6f 	subscc	r6, fp, pc, ror #28
40017704:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017708:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
4001770c:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40017710:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40017714:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40017718:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
4001771c:	5b293128 	blpl	40a63bc4 <__ZI_LIMIT__+0xa4b6e0>
40017720:	0a5d6425 	beq	417707bc <__ZI_LIMIT__+0x17582d8>
40017724:	00000000 	andeq	r0, r0, r0
40017728:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
4001772c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40017730:	6f697470 	svcvs	0x00697470
40017734:	5b40206e 	blpl	4101f8f4 <__ZI_LIMIT__+0x1007410>
40017738:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4001773c:	6f4d0a5d 	svcvs	0x004d0a5d
40017740:	305b6564 	subscc	r6, fp, r4, ror #10
40017744:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017748:	0000000a 	andeq	r0, r0, sl
4001774c:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40017750:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
40017754:	000a5d75 	andeq	r5, sl, r5, ror sp
40017758:	30505041 	subscc	r5, r0, r1, asr #32
4001775c:	41545320 	cmpmi	r4, r0, lsr #6
40017760:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40017764:	00747365 	rsbseq	r7, r4, r5, ror #6
40017768:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
4001776c:	202c7823 	eorcs	r7, ip, r3, lsr #16
40017770:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40017774:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
40017778:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
4001777c:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40017780:	0a64253d 	beq	41920c7c <__ZI_LIMIT__+0x1908798>
40017784:	00000000 	andeq	r0, r0, r0
40017788:	20534f0a 	subscs	r4, r3, sl, lsl #30
4001778c:	706d6554 	rsbvc	r6, sp, r4, asr r5
40017790:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
40017794:	0000000a 	andeq	r0, r0, sl
40017798:	5050410a 	subspl	r4, r0, sl, lsl #2
4001779c:	55522030 	ldrbpl	r2, [r2, #-48]	; 0xffffffd0
400177a0:	00000a4e 	andeq	r0, r0, lr, asr #20
400177a4:	00082008 	andeq	r2, r8, r8
400177a8:	00000043 	andeq	r0, r0, r3, asr #32
400177ac:	00464e49 	subeq	r4, r6, r9, asr #28
400177b0:	00666e69 	rsbeq	r6, r6, r9, ror #28
400177b4:	004e414e 	subeq	r4, lr, lr, asr #2
400177b8:	006e616e 	rsbeq	r6, lr, lr, ror #2
400177bc:	33323130 	teqcc	r2, #48, 2
400177c0:	37363534 			; <UNDEFINED> instruction: 0x37363534
400177c4:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
400177c8:	46454443 	strbmi	r4, [r5], -r3, asr #8
400177cc:	00000000 	andeq	r0, r0, r0
400177d0:	33323130 	teqcc	r2, #48, 2
400177d4:	37363534 			; <UNDEFINED> instruction: 0x37363534
400177d8:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
400177dc:	66656463 	strbtvs	r6, [r5], -r3, ror #8
400177e0:	00000000 	andeq	r0, r0, r0
400177e4:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
400177e8:	0000296c 	andeq	r2, r0, ip, ror #18
400177ec:	00000030 	andeq	r0, r0, r0, lsr r0
400177f0:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
400177f4:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
400177f8:	00000000 	andeq	r0, r0, r0
400177fc:	004e614e 	subeq	r6, lr, lr, asr #2
40017800:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40017804:	00000058 	andeq	r0, r0, r8, asr r0
40017808:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

4001780c <.ARM.exidx>:
4001780c:	7fff6ef4 	svcvc	0x00ff6ef4
40017810:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40017818 <SVC_Handler_Vector>:
40017818:	40003558 	andmi	r3, r0, r8, asr r5
4001781c:	4000367c 	andmi	r3, r0, ip, ror r6
40017820:	40005b40 	andmi	r5, r0, r0, asr #22
40017824:	400046f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
40017828:	400045b0 			; <UNDEFINED> instruction: 0x400045b0
4001782c:	400045c4 	andmi	r4, r0, r4, asr #11
40017830:	400045dc 	ldrdmi	r4, [r0], -ip
40017834:	00000000 	andeq	r0, r0, r0

40017838 <ISR_Vector>:
40017838:	400001ac 	andmi	r0, r0, ip, lsr #3
4001783c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017840:	400001ac 	andmi	r0, r0, ip, lsr #3
40017844:	400001ac 	andmi	r0, r0, ip, lsr #3
40017848:	400001ac 	andmi	r0, r0, ip, lsr #3
4001784c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017850:	400001ac 	andmi	r0, r0, ip, lsr #3
40017854:	400001ac 	andmi	r0, r0, ip, lsr #3
40017858:	400001ac 	andmi	r0, r0, ip, lsr #3
4001785c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017860:	400001ac 	andmi	r0, r0, ip, lsr #3
40017864:	400001ac 	andmi	r0, r0, ip, lsr #3
40017868:	400001ac 	andmi	r0, r0, ip, lsr #3
4001786c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017870:	400001ac 	andmi	r0, r0, ip, lsr #3
40017874:	400001ac 	andmi	r0, r0, ip, lsr #3
40017878:	400001ac 	andmi	r0, r0, ip, lsr #3
4001787c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017880:	400001ac 	andmi	r0, r0, ip, lsr #3
40017884:	400001ac 	andmi	r0, r0, ip, lsr #3
40017888:	400001ac 	andmi	r0, r0, ip, lsr #3
4001788c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017890:	400001ac 	andmi	r0, r0, ip, lsr #3
40017894:	400001ac 	andmi	r0, r0, ip, lsr #3
40017898:	400001ac 	andmi	r0, r0, ip, lsr #3
4001789c:	400001ac 	andmi	r0, r0, ip, lsr #3
400178a0:	400001ac 	andmi	r0, r0, ip, lsr #3
400178a4:	400001ac 	andmi	r0, r0, ip, lsr #3
400178a8:	400001ac 	andmi	r0, r0, ip, lsr #3
400178ac:	400001ac 	andmi	r0, r0, ip, lsr #3
400178b0:	400001ac 	andmi	r0, r0, ip, lsr #3
400178b4:	400001ac 	andmi	r0, r0, ip, lsr #3
400178b8:	400001ac 	andmi	r0, r0, ip, lsr #3
400178bc:	400001ac 	andmi	r0, r0, ip, lsr #3
400178c0:	400001ac 	andmi	r0, r0, ip, lsr #3
400178c4:	400001ac 	andmi	r0, r0, ip, lsr #3
400178c8:	400001ac 	andmi	r0, r0, ip, lsr #3
400178cc:	400001ac 	andmi	r0, r0, ip, lsr #3
400178d0:	400001ac 	andmi	r0, r0, ip, lsr #3
400178d4:	400001ac 	andmi	r0, r0, ip, lsr #3
400178d8:	400001ac 	andmi	r0, r0, ip, lsr #3
400178dc:	400001ac 	andmi	r0, r0, ip, lsr #3
400178e0:	400001ac 	andmi	r0, r0, ip, lsr #3
400178e4:	400001ac 	andmi	r0, r0, ip, lsr #3
400178e8:	400001ac 	andmi	r0, r0, ip, lsr #3
400178ec:	400001ac 	andmi	r0, r0, ip, lsr #3
400178f0:	400001ac 	andmi	r0, r0, ip, lsr #3
400178f4:	400001ac 	andmi	r0, r0, ip, lsr #3
400178f8:	400001ac 	andmi	r0, r0, ip, lsr #3
400178fc:	400001ac 	andmi	r0, r0, ip, lsr #3
40017900:	400001ac 	andmi	r0, r0, ip, lsr #3
40017904:	4000032c 	andmi	r0, r0, ip, lsr #6
40017908:	4000037c 	andmi	r0, r0, ip, ror r3
4001790c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017910:	400001ac 	andmi	r0, r0, ip, lsr #3
40017914:	400001ac 	andmi	r0, r0, ip, lsr #3
40017918:	400001ac 	andmi	r0, r0, ip, lsr #3
4001791c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017920:	400001ac 	andmi	r0, r0, ip, lsr #3
40017924:	400001ac 	andmi	r0, r0, ip, lsr #3
40017928:	400001ac 	andmi	r0, r0, ip, lsr #3
4001792c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017930:	400001ac 	andmi	r0, r0, ip, lsr #3
40017934:	400001ac 	andmi	r0, r0, ip, lsr #3
40017938:	400001ac 	andmi	r0, r0, ip, lsr #3
4001793c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017940:	400001ac 	andmi	r0, r0, ip, lsr #3
40017944:	400001ac 	andmi	r0, r0, ip, lsr #3
40017948:	400001ac 	andmi	r0, r0, ip, lsr #3
4001794c:	40006060 	andmi	r6, r0, r0, rrx
40017950:	400001ac 	andmi	r0, r0, ip, lsr #3
40017954:	400001ac 	andmi	r0, r0, ip, lsr #3
40017958:	400001ac 	andmi	r0, r0, ip, lsr #3
4001795c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017960:	400001ac 	andmi	r0, r0, ip, lsr #3
40017964:	400001ac 	andmi	r0, r0, ip, lsr #3
40017968:	400001ac 	andmi	r0, r0, ip, lsr #3
4001796c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017970:	400001ac 	andmi	r0, r0, ip, lsr #3
40017974:	400001ac 	andmi	r0, r0, ip, lsr #3
40017978:	400001ac 	andmi	r0, r0, ip, lsr #3
4001797c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017980:	400001ac 	andmi	r0, r0, ip, lsr #3
40017984:	400001ac 	andmi	r0, r0, ip, lsr #3
40017988:	400001ac 	andmi	r0, r0, ip, lsr #3
4001798c:	400002d0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
40017990:	400001ac 	andmi	r0, r0, ip, lsr #3
40017994:	400001ac 	andmi	r0, r0, ip, lsr #3
40017998:	400001ac 	andmi	r0, r0, ip, lsr #3
4001799c:	400001ac 	andmi	r0, r0, ip, lsr #3
400179a0:	400001ac 	andmi	r0, r0, ip, lsr #3
400179a4:	400001ac 	andmi	r0, r0, ip, lsr #3
400179a8:	400001ac 	andmi	r0, r0, ip, lsr #3
400179ac:	400001ac 	andmi	r0, r0, ip, lsr #3
400179b0:	400001ac 	andmi	r0, r0, ip, lsr #3
400179b4:	400001ac 	andmi	r0, r0, ip, lsr #3
400179b8:	400001ac 	andmi	r0, r0, ip, lsr #3
400179bc:	400001ac 	andmi	r0, r0, ip, lsr #3
400179c0:	400001ac 	andmi	r0, r0, ip, lsr #3
400179c4:	400001ac 	andmi	r0, r0, ip, lsr #3
400179c8:	400001ac 	andmi	r0, r0, ip, lsr #3
400179cc:	400001ac 	andmi	r0, r0, ip, lsr #3
400179d0:	400001ac 	andmi	r0, r0, ip, lsr #3
400179d4:	400001ac 	andmi	r0, r0, ip, lsr #3
400179d8:	400001ac 	andmi	r0, r0, ip, lsr #3
400179dc:	400001ac 	andmi	r0, r0, ip, lsr #3
400179e0:	400001ac 	andmi	r0, r0, ip, lsr #3
400179e4:	400001d8 	ldrdmi	r0, [r0], -r8
400179e8:	400001ac 	andmi	r0, r0, ip, lsr #3
400179ec:	400001ac 	andmi	r0, r0, ip, lsr #3
400179f0:	400001ac 	andmi	r0, r0, ip, lsr #3
400179f4:	400001ac 	andmi	r0, r0, ip, lsr #3
400179f8:	400001ac 	andmi	r0, r0, ip, lsr #3
400179fc:	400001ac 	andmi	r0, r0, ip, lsr #3
40017a00:	400001ac 	andmi	r0, r0, ip, lsr #3
40017a04:	400001ac 	andmi	r0, r0, ip, lsr #3
40017a08:	400001ac 	andmi	r0, r0, ip, lsr #3
40017a0c:	400001ac 	andmi	r0, r0, ip, lsr #3
40017a10:	400001ac 	andmi	r0, r0, ip, lsr #3
40017a14:	400001ac 	andmi	r0, r0, ip, lsr #3

40017a18 <ICCICR>:
40017a18:	10480000 	subne	r0, r8, r0
40017a1c:	10484000 	subne	r4, r8, r0
40017a20:	10488000 	subne	r8, r8, r0
40017a24:	1048c000 	subne	ip, r8, r0

40017a28 <ICCPMR>:
40017a28:	10480004 	subne	r0, r8, r4
40017a2c:	10484004 	subne	r4, r8, r4
40017a30:	10488004 	subne	r8, r8, r4
40017a34:	1048c004 	subne	ip, r8, r4

40017a38 <ICDISER0>:
40017a38:	10490100 	subne	r0, r9, r0, lsl #2
40017a3c:	10494100 	subne	r4, r9, r0, lsl #2
40017a40:	10498100 	subne	r8, r9, r0, lsl #2
40017a44:	1049c100 	subne	ip, r9, r0, lsl #2

40017a48 <ICDISERn>:
40017a48:	00000000 	andeq	r0, r0, r0
40017a4c:	10490104 	subne	r0, r9, r4, lsl #2
40017a50:	10490108 	subne	r0, r9, r8, lsl #2
40017a54:	1049010c 	subne	r0, r9, ip, lsl #2

40017a58 <ICDICER0>:
40017a58:	10490180 	subne	r0, r9, r0, lsl #3
40017a5c:	10494180 	subne	r4, r9, r0, lsl #3
40017a60:	10498180 	subne	r8, r9, r0, lsl #3
40017a64:	1049c180 	subne	ip, r9, r0, lsl #3

40017a68 <ICDICERn>:
40017a68:	00000000 	andeq	r0, r0, r0
40017a6c:	10490184 	subne	r0, r9, r4, lsl #3
40017a70:	10490188 	subne	r0, r9, r8, lsl #3
40017a74:	1049018c 	subne	r0, r9, ip, lsl #3

40017a78 <ICDIPR0>:
40017a78:	10490400 	subne	r0, r9, r0, lsl #8
40017a7c:	10494400 	subne	r4, r9, r0, lsl #8
40017a80:	10498400 	subne	r8, r9, r0, lsl #8
40017a84:	1049c400 	subne	ip, r9, r0, lsl #8

40017a88 <ICDIPTR0>:
40017a88:	10490800 	subne	r0, r9, r0, lsl #16
40017a8c:	10494800 	subne	r4, r9, r0, lsl #16
40017a90:	10498800 	subne	r8, r9, r0, lsl #16
40017a94:	1049c800 	subne	ip, r9, r0, lsl #16

40017a98 <ICDICPR0>:
40017a98:	10490280 	subne	r0, r9, r0, lsl #5
40017a9c:	10494280 	subne	r4, r9, r0, lsl #5
40017aa0:	10498280 	subne	r8, r9, r0, lsl #5
40017aa4:	1049c280 	subne	ip, r9, r0, lsl #5

40017aa8 <ICCIAR>:
40017aa8:	1048000c 	subne	r0, r8, ip
40017aac:	1048400c 	subne	r4, r8, ip
40017ab0:	1048800c 	subne	r8, r8, ip
40017ab4:	1048c00c 	subne	ip, r8, ip

40017ab8 <ICCEOIR>:
40017ab8:	10480010 	subne	r0, r8, r0, lsl r0
40017abc:	10484010 	subne	r4, r8, r0, lsl r0
40017ac0:	10488010 	subne	r8, r8, r0, lsl r0
40017ac4:	1048c010 	subne	ip, r8, r0, lsl r0

40017ac8 <ArrFbSel>:
40017ac8:	4b000000 	blmi	40017ad0 <ArrFbSel+0x8>
40017acc:	4b400000 	blmi	41017ad4 <__ZI_LIMIT__+0xfff5f0>
40017ad0:	4b800000 	blmi	3e017ad8 <GPM4DAT+0x2d0177f4>
40017ad4:	4bc00000 	blmi	3f017adc <GPM4DAT+0x2e0177f8>
40017ad8:	4c000000 	stcmi	0, cr0, [r0], {-0}
40017adc:	4c400000 	marmi	acc0, r0, r0
40017ae0:	4c800000 	stcmi	0, cr0, [r0], {0}
40017ae4:	4cc00000 	stclmi	0, cr0, [r0], {0}
40017ae8:	4d000000 	stcmi	0, cr0, [r0, #-0]
40017aec:	4d400000 	stclmi	0, cr0, [r0, #-0]

40017af0 <__ctype_ptr__>:
40017af0:	40017340 	andmi	r7, r1, r0, asr #6

40017af4 <__malloc_av_>:
	...
40017afc:	40017af4 	strdmi	r7, [r1], -r4
40017b00:	40017af4 	strdmi	r7, [r1], -r4
40017b04:	40017afc 	strdmi	r7, [r1], -ip
40017b08:	40017afc 	strdmi	r7, [r1], -ip
40017b0c:	40017b04 	andmi	r7, r1, r4, lsl #22
40017b10:	40017b04 	andmi	r7, r1, r4, lsl #22
40017b14:	40017b0c 	andmi	r7, r1, ip, lsl #22
40017b18:	40017b0c 	andmi	r7, r1, ip, lsl #22
40017b1c:	40017b14 	andmi	r7, r1, r4, lsl fp
40017b20:	40017b14 	andmi	r7, r1, r4, lsl fp
40017b24:	40017b1c 	andmi	r7, r1, ip, lsl fp
40017b28:	40017b1c 	andmi	r7, r1, ip, lsl fp
40017b2c:	40017b24 	andmi	r7, r1, r4, lsr #22
40017b30:	40017b24 	andmi	r7, r1, r4, lsr #22
40017b34:	40017b2c 	andmi	r7, r1, ip, lsr #22
40017b38:	40017b2c 	andmi	r7, r1, ip, lsr #22
40017b3c:	40017b34 	andmi	r7, r1, r4, lsr fp
40017b40:	40017b34 	andmi	r7, r1, r4, lsr fp
40017b44:	40017b3c 	andmi	r7, r1, ip, lsr fp
40017b48:	40017b3c 	andmi	r7, r1, ip, lsr fp
40017b4c:	40017b44 	andmi	r7, r1, r4, asr #22
40017b50:	40017b44 	andmi	r7, r1, r4, asr #22
40017b54:	40017b4c 	andmi	r7, r1, ip, asr #22
40017b58:	40017b4c 	andmi	r7, r1, ip, asr #22
40017b5c:	40017b54 	andmi	r7, r1, r4, asr fp
40017b60:	40017b54 	andmi	r7, r1, r4, asr fp
40017b64:	40017b5c 	andmi	r7, r1, ip, asr fp
40017b68:	40017b5c 	andmi	r7, r1, ip, asr fp
40017b6c:	40017b64 	andmi	r7, r1, r4, ror #22
40017b70:	40017b64 	andmi	r7, r1, r4, ror #22
40017b74:	40017b6c 	andmi	r7, r1, ip, ror #22
40017b78:	40017b6c 	andmi	r7, r1, ip, ror #22
40017b7c:	40017b74 	andmi	r7, r1, r4, ror fp
40017b80:	40017b74 	andmi	r7, r1, r4, ror fp
40017b84:	40017b7c 	andmi	r7, r1, ip, ror fp
40017b88:	40017b7c 	andmi	r7, r1, ip, ror fp
40017b8c:	40017b84 	andmi	r7, r1, r4, lsl #23
40017b90:	40017b84 	andmi	r7, r1, r4, lsl #23
40017b94:	40017b8c 	andmi	r7, r1, ip, lsl #23
40017b98:	40017b8c 	andmi	r7, r1, ip, lsl #23
40017b9c:	40017b94 	mulmi	r1, r4, fp
40017ba0:	40017b94 	mulmi	r1, r4, fp
40017ba4:	40017b9c 	mulmi	r1, ip, fp
40017ba8:	40017b9c 	mulmi	r1, ip, fp
40017bac:	40017ba4 	andmi	r7, r1, r4, lsr #23
40017bb0:	40017ba4 	andmi	r7, r1, r4, lsr #23
40017bb4:	40017bac 	andmi	r7, r1, ip, lsr #23
40017bb8:	40017bac 	andmi	r7, r1, ip, lsr #23
40017bbc:	40017bb4 			; <UNDEFINED> instruction: 0x40017bb4
40017bc0:	40017bb4 			; <UNDEFINED> instruction: 0x40017bb4
40017bc4:	40017bbc 			; <UNDEFINED> instruction: 0x40017bbc
40017bc8:	40017bbc 			; <UNDEFINED> instruction: 0x40017bbc
40017bcc:	40017bc4 	andmi	r7, r1, r4, asr #23
40017bd0:	40017bc4 	andmi	r7, r1, r4, asr #23
40017bd4:	40017bcc 	andmi	r7, r1, ip, asr #23
40017bd8:	40017bcc 	andmi	r7, r1, ip, asr #23
40017bdc:	40017bd4 	ldrdmi	r7, [r1], -r4
40017be0:	40017bd4 	ldrdmi	r7, [r1], -r4
40017be4:	40017bdc 	ldrdmi	r7, [r1], -ip
40017be8:	40017bdc 	ldrdmi	r7, [r1], -ip
40017bec:	40017be4 	andmi	r7, r1, r4, ror #23
40017bf0:	40017be4 	andmi	r7, r1, r4, ror #23
40017bf4:	40017bec 	andmi	r7, r1, ip, ror #23
40017bf8:	40017bec 	andmi	r7, r1, ip, ror #23
40017bfc:	40017bf4 	strdmi	r7, [r1], -r4
40017c00:	40017bf4 	strdmi	r7, [r1], -r4
40017c04:	40017bfc 	strdmi	r7, [r1], -ip
40017c08:	40017bfc 	strdmi	r7, [r1], -ip
40017c0c:	40017c04 	andmi	r7, r1, r4, lsl #24
40017c10:	40017c04 	andmi	r7, r1, r4, lsl #24
40017c14:	40017c0c 	andmi	r7, r1, ip, lsl #24
40017c18:	40017c0c 	andmi	r7, r1, ip, lsl #24
40017c1c:	40017c14 	andmi	r7, r1, r4, lsl ip
40017c20:	40017c14 	andmi	r7, r1, r4, lsl ip
40017c24:	40017c1c 	andmi	r7, r1, ip, lsl ip
40017c28:	40017c1c 	andmi	r7, r1, ip, lsl ip
40017c2c:	40017c24 	andmi	r7, r1, r4, lsr #24
40017c30:	40017c24 	andmi	r7, r1, r4, lsr #24
40017c34:	40017c2c 	andmi	r7, r1, ip, lsr #24
40017c38:	40017c2c 	andmi	r7, r1, ip, lsr #24
40017c3c:	40017c34 	andmi	r7, r1, r4, lsr ip
40017c40:	40017c34 	andmi	r7, r1, r4, lsr ip
40017c44:	40017c3c 	andmi	r7, r1, ip, lsr ip
40017c48:	40017c3c 	andmi	r7, r1, ip, lsr ip
40017c4c:	40017c44 	andmi	r7, r1, r4, asr #24
40017c50:	40017c44 	andmi	r7, r1, r4, asr #24
40017c54:	40017c4c 	andmi	r7, r1, ip, asr #24
40017c58:	40017c4c 	andmi	r7, r1, ip, asr #24
40017c5c:	40017c54 	andmi	r7, r1, r4, asr ip
40017c60:	40017c54 	andmi	r7, r1, r4, asr ip
40017c64:	40017c5c 	andmi	r7, r1, ip, asr ip
40017c68:	40017c5c 	andmi	r7, r1, ip, asr ip
40017c6c:	40017c64 	andmi	r7, r1, r4, ror #24
40017c70:	40017c64 	andmi	r7, r1, r4, ror #24
40017c74:	40017c6c 	andmi	r7, r1, ip, ror #24
40017c78:	40017c6c 	andmi	r7, r1, ip, ror #24
40017c7c:	40017c74 	andmi	r7, r1, r4, ror ip
40017c80:	40017c74 	andmi	r7, r1, r4, ror ip
40017c84:	40017c7c 	andmi	r7, r1, ip, ror ip
40017c88:	40017c7c 	andmi	r7, r1, ip, ror ip
40017c8c:	40017c84 	andmi	r7, r1, r4, lsl #25
40017c90:	40017c84 	andmi	r7, r1, r4, lsl #25
40017c94:	40017c8c 	andmi	r7, r1, ip, lsl #25
40017c98:	40017c8c 	andmi	r7, r1, ip, lsl #25
40017c9c:	40017c94 	mulmi	r1, r4, ip
40017ca0:	40017c94 	mulmi	r1, r4, ip
40017ca4:	40017c9c 	mulmi	r1, ip, ip
40017ca8:	40017c9c 	mulmi	r1, ip, ip
40017cac:	40017ca4 	andmi	r7, r1, r4, lsr #25
40017cb0:	40017ca4 	andmi	r7, r1, r4, lsr #25
40017cb4:	40017cac 	andmi	r7, r1, ip, lsr #25
40017cb8:	40017cac 	andmi	r7, r1, ip, lsr #25
40017cbc:	40017cb4 			; <UNDEFINED> instruction: 0x40017cb4
40017cc0:	40017cb4 			; <UNDEFINED> instruction: 0x40017cb4
40017cc4:	40017cbc 			; <UNDEFINED> instruction: 0x40017cbc
40017cc8:	40017cbc 			; <UNDEFINED> instruction: 0x40017cbc
40017ccc:	40017cc4 	andmi	r7, r1, r4, asr #25
40017cd0:	40017cc4 	andmi	r7, r1, r4, asr #25
40017cd4:	40017ccc 	andmi	r7, r1, ip, asr #25
40017cd8:	40017ccc 	andmi	r7, r1, ip, asr #25
40017cdc:	40017cd4 	ldrdmi	r7, [r1], -r4
40017ce0:	40017cd4 	ldrdmi	r7, [r1], -r4
40017ce4:	40017cdc 	ldrdmi	r7, [r1], -ip
40017ce8:	40017cdc 	ldrdmi	r7, [r1], -ip
40017cec:	40017ce4 	andmi	r7, r1, r4, ror #25
40017cf0:	40017ce4 	andmi	r7, r1, r4, ror #25
40017cf4:	40017cec 	andmi	r7, r1, ip, ror #25
40017cf8:	40017cec 	andmi	r7, r1, ip, ror #25
40017cfc:	40017cf4 	strdmi	r7, [r1], -r4
40017d00:	40017cf4 	strdmi	r7, [r1], -r4
40017d04:	40017cfc 	strdmi	r7, [r1], -ip
40017d08:	40017cfc 	strdmi	r7, [r1], -ip
40017d0c:	40017d04 	andmi	r7, r1, r4, lsl #26
40017d10:	40017d04 	andmi	r7, r1, r4, lsl #26
40017d14:	40017d0c 	andmi	r7, r1, ip, lsl #26
40017d18:	40017d0c 	andmi	r7, r1, ip, lsl #26
40017d1c:	40017d14 	andmi	r7, r1, r4, lsl sp
40017d20:	40017d14 	andmi	r7, r1, r4, lsl sp
40017d24:	40017d1c 	andmi	r7, r1, ip, lsl sp
40017d28:	40017d1c 	andmi	r7, r1, ip, lsl sp
40017d2c:	40017d24 	andmi	r7, r1, r4, lsr #26
40017d30:	40017d24 	andmi	r7, r1, r4, lsr #26
40017d34:	40017d2c 	andmi	r7, r1, ip, lsr #26
40017d38:	40017d2c 	andmi	r7, r1, ip, lsr #26
40017d3c:	40017d34 	andmi	r7, r1, r4, lsr sp
40017d40:	40017d34 	andmi	r7, r1, r4, lsr sp
40017d44:	40017d3c 	andmi	r7, r1, ip, lsr sp
40017d48:	40017d3c 	andmi	r7, r1, ip, lsr sp
40017d4c:	40017d44 	andmi	r7, r1, r4, asr #26
40017d50:	40017d44 	andmi	r7, r1, r4, asr #26
40017d54:	40017d4c 	andmi	r7, r1, ip, asr #26
40017d58:	40017d4c 	andmi	r7, r1, ip, asr #26
40017d5c:	40017d54 	andmi	r7, r1, r4, asr sp
40017d60:	40017d54 	andmi	r7, r1, r4, asr sp
40017d64:	40017d5c 	andmi	r7, r1, ip, asr sp
40017d68:	40017d5c 	andmi	r7, r1, ip, asr sp
40017d6c:	40017d64 	andmi	r7, r1, r4, ror #26
40017d70:	40017d64 	andmi	r7, r1, r4, ror #26
40017d74:	40017d6c 	andmi	r7, r1, ip, ror #26
40017d78:	40017d6c 	andmi	r7, r1, ip, ror #26
40017d7c:	40017d74 	andmi	r7, r1, r4, ror sp
40017d80:	40017d74 	andmi	r7, r1, r4, ror sp
40017d84:	40017d7c 	andmi	r7, r1, ip, ror sp
40017d88:	40017d7c 	andmi	r7, r1, ip, ror sp
40017d8c:	40017d84 	andmi	r7, r1, r4, lsl #27
40017d90:	40017d84 	andmi	r7, r1, r4, lsl #27
40017d94:	40017d8c 	andmi	r7, r1, ip, lsl #27
40017d98:	40017d8c 	andmi	r7, r1, ip, lsl #27
40017d9c:	40017d94 	mulmi	r1, r4, sp
40017da0:	40017d94 	mulmi	r1, r4, sp
40017da4:	40017d9c 	mulmi	r1, ip, sp
40017da8:	40017d9c 	mulmi	r1, ip, sp
40017dac:	40017da4 	andmi	r7, r1, r4, lsr #27
40017db0:	40017da4 	andmi	r7, r1, r4, lsr #27
40017db4:	40017dac 	andmi	r7, r1, ip, lsr #27
40017db8:	40017dac 	andmi	r7, r1, ip, lsr #27
40017dbc:	40017db4 			; <UNDEFINED> instruction: 0x40017db4
40017dc0:	40017db4 			; <UNDEFINED> instruction: 0x40017db4
40017dc4:	40017dbc 			; <UNDEFINED> instruction: 0x40017dbc
40017dc8:	40017dbc 			; <UNDEFINED> instruction: 0x40017dbc
40017dcc:	40017dc4 	andmi	r7, r1, r4, asr #27
40017dd0:	40017dc4 	andmi	r7, r1, r4, asr #27
40017dd4:	40017dcc 	andmi	r7, r1, ip, asr #27
40017dd8:	40017dcc 	andmi	r7, r1, ip, asr #27
40017ddc:	40017dd4 	ldrdmi	r7, [r1], -r4
40017de0:	40017dd4 	ldrdmi	r7, [r1], -r4
40017de4:	40017ddc 	ldrdmi	r7, [r1], -ip
40017de8:	40017ddc 	ldrdmi	r7, [r1], -ip
40017dec:	40017de4 	andmi	r7, r1, r4, ror #27
40017df0:	40017de4 	andmi	r7, r1, r4, ror #27
40017df4:	40017dec 	andmi	r7, r1, ip, ror #27
40017df8:	40017dec 	andmi	r7, r1, ip, ror #27
40017dfc:	40017df4 	strdmi	r7, [r1], -r4
40017e00:	40017df4 	strdmi	r7, [r1], -r4
40017e04:	40017dfc 	strdmi	r7, [r1], -ip
40017e08:	40017dfc 	strdmi	r7, [r1], -ip
40017e0c:	40017e04 	andmi	r7, r1, r4, lsl #28
40017e10:	40017e04 	andmi	r7, r1, r4, lsl #28
40017e14:	40017e0c 	andmi	r7, r1, ip, lsl #28
40017e18:	40017e0c 	andmi	r7, r1, ip, lsl #28
40017e1c:	40017e14 	andmi	r7, r1, r4, lsl lr
40017e20:	40017e14 	andmi	r7, r1, r4, lsl lr
40017e24:	40017e1c 	andmi	r7, r1, ip, lsl lr
40017e28:	40017e1c 	andmi	r7, r1, ip, lsl lr
40017e2c:	40017e24 	andmi	r7, r1, r4, lsr #28
40017e30:	40017e24 	andmi	r7, r1, r4, lsr #28
40017e34:	40017e2c 	andmi	r7, r1, ip, lsr #28
40017e38:	40017e2c 	andmi	r7, r1, ip, lsr #28
40017e3c:	40017e34 	andmi	r7, r1, r4, lsr lr
40017e40:	40017e34 	andmi	r7, r1, r4, lsr lr
40017e44:	40017e3c 	andmi	r7, r1, ip, lsr lr
40017e48:	40017e3c 	andmi	r7, r1, ip, lsr lr
40017e4c:	40017e44 	andmi	r7, r1, r4, asr #28
40017e50:	40017e44 	andmi	r7, r1, r4, asr #28
40017e54:	40017e4c 	andmi	r7, r1, ip, asr #28
40017e58:	40017e4c 	andmi	r7, r1, ip, asr #28
40017e5c:	40017e54 	andmi	r7, r1, r4, asr lr
40017e60:	40017e54 	andmi	r7, r1, r4, asr lr
40017e64:	40017e5c 	andmi	r7, r1, ip, asr lr
40017e68:	40017e5c 	andmi	r7, r1, ip, asr lr
40017e6c:	40017e64 	andmi	r7, r1, r4, ror #28
40017e70:	40017e64 	andmi	r7, r1, r4, ror #28
40017e74:	40017e6c 	andmi	r7, r1, ip, ror #28
40017e78:	40017e6c 	andmi	r7, r1, ip, ror #28
40017e7c:	40017e74 	andmi	r7, r1, r4, ror lr
40017e80:	40017e74 	andmi	r7, r1, r4, ror lr
40017e84:	40017e7c 	andmi	r7, r1, ip, ror lr
40017e88:	40017e7c 	andmi	r7, r1, ip, ror lr
40017e8c:	40017e84 	andmi	r7, r1, r4, lsl #29
40017e90:	40017e84 	andmi	r7, r1, r4, lsl #29
40017e94:	40017e8c 	andmi	r7, r1, ip, lsl #29
40017e98:	40017e8c 	andmi	r7, r1, ip, lsl #29
40017e9c:	40017e94 	mulmi	r1, r4, lr
40017ea0:	40017e94 	mulmi	r1, r4, lr
40017ea4:	40017e9c 	mulmi	r1, ip, lr
40017ea8:	40017e9c 	mulmi	r1, ip, lr
40017eac:	40017ea4 	andmi	r7, r1, r4, lsr #29
40017eb0:	40017ea4 	andmi	r7, r1, r4, lsr #29
40017eb4:	40017eac 	andmi	r7, r1, ip, lsr #29
40017eb8:	40017eac 	andmi	r7, r1, ip, lsr #29
40017ebc:	40017eb4 			; <UNDEFINED> instruction: 0x40017eb4
40017ec0:	40017eb4 			; <UNDEFINED> instruction: 0x40017eb4
40017ec4:	40017ebc 			; <UNDEFINED> instruction: 0x40017ebc
40017ec8:	40017ebc 			; <UNDEFINED> instruction: 0x40017ebc
40017ecc:	40017ec4 	andmi	r7, r1, r4, asr #29
40017ed0:	40017ec4 	andmi	r7, r1, r4, asr #29
40017ed4:	40017ecc 	andmi	r7, r1, ip, asr #29
40017ed8:	40017ecc 	andmi	r7, r1, ip, asr #29
40017edc:	40017ed4 	ldrdmi	r7, [r1], -r4
40017ee0:	40017ed4 	ldrdmi	r7, [r1], -r4
40017ee4:	40017edc 	ldrdmi	r7, [r1], -ip
40017ee8:	40017edc 	ldrdmi	r7, [r1], -ip
40017eec:	40017ee4 	andmi	r7, r1, r4, ror #29
40017ef0:	40017ee4 	andmi	r7, r1, r4, ror #29
40017ef4:	40017eec 	andmi	r7, r1, ip, ror #29
40017ef8:	40017eec 	andmi	r7, r1, ip, ror #29

40017efc <__malloc_sbrk_base>:
40017efc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

40017f00 <__malloc_trim_threshold>:
40017f00:	00020000 	andeq	r0, r2, r0
40017f04:	00000000 	andeq	r0, r0, r0

40017f08 <_impure_ptr>:
40017f08:	40017f10 	andmi	r7, r1, r0, lsl pc
40017f0c:	00000000 	andeq	r0, r0, r0

40017f10 <impure_data>:
40017f10:	00000000 	andeq	r0, r0, r0
40017f14:	400181fc 	strdmi	r8, [r1], -ip
40017f18:	40018264 	andmi	r8, r1, r4, ror #4
40017f1c:	400182cc 	andmi	r8, r1, ip, asr #5
	...
40017f44:	400177a8 	andmi	r7, r1, r8, lsr #15
	...
40017fb8:	00000001 	andeq	r0, r0, r1
40017fbc:	00000000 	andeq	r0, r0, r0
40017fc0:	abcd330e 	blge	3f364c00 <GPM4DAT+0x2e36491c>
40017fc4:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40017fc8:	0005deec 	andeq	sp, r5, ip, ror #29
40017fcc:	0000000b 	andeq	r0, r0, fp
	...

40018338 <lc_ctype_charset>:
40018338:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
4001833c:	00000049 	andeq	r0, r0, r9, asr #32
	...

40018358 <__mb_cur_max>:
40018358:	00000001 	andeq	r0, r0, r1

4001835c <lc_message_charset>:
4001835c:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40018360:	00000049 	andeq	r0, r0, r9, asr #32
	...

4001837c <lconv>:
4001837c:	40017808 	andmi	r7, r1, r8, lsl #16
40018380:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
40018384:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
40018388:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
4001838c:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
40018390:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
40018394:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
40018398:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
4001839c:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400183a0:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400183a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400183a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400183ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400183b0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .bss:

400183b8 <__ZI_BASE__>:
400183b8:	00000000 	andeq	r0, r0, r0

400183bc <sd_rd_buffer_flag>:
400183bc:	00000000 	andeq	r0, r0, r0

400183c0 <sd_wr_buffer_flag>:
400183c0:	00000000 	andeq	r0, r0, r0

400183c4 <sd_tr_flag>:
400183c4:	00000000 	andeq	r0, r0, r0

400183c8 <sd_command_complete_flag>:
400183c8:	00000000 	andeq	r0, r0, r0

400183cc <value.7004>:
400183cc:	00000000 	andeq	r0, r0, r0

400183d0 <pLcdFb>:
400183d0:	00000000 	andeq	r0, r0, r0

400183d4 <ArrWinInfo>:
	...

40018474 <Selected_win>:
40018474:	00000000 	andeq	r0, r0, r0

40018478 <Selected_frame>:
	...

40018480 <Display_frame>:
	...

40018488 <ptr_PCB_Creator>:
40018488:	00000000 	andeq	r0, r0, r0

4001848c <ptr_PCB_Current>:
4001848c:	00000000 	andeq	r0, r0, r0

40018490 <ptr_PCB_Head>:
40018490:	00000000 	andeq	r0, r0, r0

40018494 <pcb_app0_addr>:
40018494:	00000000 	andeq	r0, r0, r0

40018498 <pcb_app1_addr>:
40018498:	00000000 	andeq	r0, r0, r0

4001849c <heap>:
4001849c:	00000000 	andeq	r0, r0, r0

400184a0 <sd_rca>:
400184a0:	00000000 	andeq	r0, r0, r0

400184a4 <__malloc_top_pad>:
400184a4:	00000000 	andeq	r0, r0, r0

400184a8 <__malloc_current_mallinfo>:
	...

400184d0 <__malloc_max_sbrked_mem>:
400184d0:	00000000 	andeq	r0, r0, r0

400184d4 <__malloc_max_total_mem>:
400184d4:	00000000 	andeq	r0, r0, r0

400184d8 <_PathLocale>:
400184d8:	00000000 	andeq	r0, r0, r0

400184dc <__mlocale_changed>:
400184dc:	00000000 	andeq	r0, r0, r0

400184e0 <__nlocale_changed>:
400184e0:	00000000 	andeq	r0, r0, r0

400184e4 <__ZI_LIMIT__>:
400184e4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000071a 	andeq	r0, r0, sl, lsl r7
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000001a6 	andeq	r0, r0, r6, lsr #3
      10:	00011201 	andeq	r1, r1, r1, lsl #4
      14:	00028d00 	andeq	r8, r2, r0, lsl #26
      18:	0001ac00 	andeq	sl, r1, r0, lsl #24
      1c:	00046c40 	andeq	r6, r4, r0, asr #24
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000000e7 	andeq	r0, r0, r7, ror #1
      2c:	e5080102 	str	r0, [r8, #-258]	; 0xfffffefe
      30:	02000000 	andeq	r0, r0, #0
      34:	02e80502 	rsceq	r0, r8, #8388608	; 0x800000
      38:	02020000 	andeq	r0, r2, #0
      3c:	00006107 	andeq	r6, r0, r7, lsl #2
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00746e69 	rsbseq	r6, r4, r9, ror #28
      48:	8d070402 	cfstrshi	mvf0, [r7, #-8]
      4c:	02000001 	andeq	r0, r0, #1
      50:	02730508 	rsbseq	r0, r3, #8, 10	; 0x2000000
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	00018307 	andeq	r8, r1, r7, lsl #6
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	00000278 	andeq	r0, r0, r8, ror r2
      64:	5f070402 	svcpl	0x00070402
      68:	04000002 	streq	r0, [r0], #-2
      6c:	07040204 	streq	r0, [r4, -r4, lsl #4]
      70:	00000188 	andeq	r0, r0, r8, lsl #3
      74:	007a0405 	rsbseq	r0, sl, r5, lsl #8
      78:	02060000 	andeq	r0, r6, #0
      7c:	00ee0801 	rsceq	r0, lr, r1, lsl #16
      80:	04050000 	streq	r0, [r5], #-0
      84:	00000088 	andeq	r0, r0, r8, lsl #1
      88:	00007b07 	andeq	r7, r0, r7, lsl #22
      8c:	43500800 	cmpmi	r0, #0, 16
      90:	024c0042 	subeq	r0, ip, #66	; 0x42
      94:	0000d50b 	andeq	sp, r0, fp, lsl #10
      98:	49500900 	ldmdbmi	r0, {r8, fp}^
      9c:	0c020044 	stceq	0, cr0, [r2], {68}	; 0x44
      a0:	00000048 	andeq	r0, r0, r8, asr #32
      a4:	008f0a00 	addeq	r0, pc, r0, lsl #20
      a8:	0d020000 	stceq	0, cr0, [r2, #-0]
      ac:	00000048 	andeq	r0, r0, r8, asr #32
      b0:	43500904 	cmpmi	r0, #4, 18	; 0x10000
      b4:	480e0200 	stmdami	lr, {r9}
      b8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      bc:	000cd40a 	andeq	sp, ip, sl, lsl #8
      c0:	480f0200 	stmdami	pc, {r9}	; <UNPREDICTABLE>
      c4:	0c000000 	stceq	0, cr0, [r0], {-0}
      c8:	0002fa0a 	andeq	pc, r2, sl, lsl #20
      cc:	d5100200 	ldrle	r0, [r0, #-512]	; 0xfffffe00
      d0:	10000000 	andne	r0, r0, r0
      d4:	00480b00 	subeq	r0, r8, r0, lsl #22
      d8:	00e50000 	rsceq	r0, r5, r0
      dc:	640c0000 	strvs	r0, [ip], #-0
      e0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
      e4:	02f20d00 	rscseq	r0, r2, #0, 26
      e8:	07040000 	streq	r0, [r4, -r0]
      ec:	00000048 	andeq	r0, r0, r8, asr #32
      f0:	0002810e 	andeq	r8, r2, lr, lsl #2
      f4:	acbb0100 	ldfges	f0, [fp]
      f8:	2c400001 	mcrrcs	0, 0, r0, r0, cr1
      fc:	01000000 	mrseq	r0, (UNDEF: 0)
     100:	0001199c 	muleq	r1, ip, r9
     104:	01c80f00 	biceq	r0, r8, r0, lsl #30
     108:	06684000 	strbteq	r4, [r8], -r0
     10c:	01100000 	tsteq	r0, r0
     110:	b0030550 	andlt	r0, r3, r0, asr r5
     114:	00400175 	subeq	r0, r0, r5, ror r1
     118:	03340e00 	teqeq	r4, #0, 28
     11c:	c6010000 	strgt	r0, [r1], -r0
     120:	400001d8 	ldrdmi	r0, [r0], -r8
     124:	000000f8 	strdeq	r0, [r0], -r8
     128:	016b9c01 	cmneq	fp, r1, lsl #24
     12c:	74110000 	ldrvc	r0, [r1], #-0
     130:	0100706d 	tsteq	r0, sp, rrx
     134:	00016bc8 	andeq	r6, r1, r8, asr #23
     138:	5c910200 	lfmpl	f0, 4, [r1], {0}
     13c:	0002b412 	andeq	fp, r2, r2, lsl r4
     140:	00067a40 	andeq	r7, r6, r0, asr #20
     144:	00015500 	andeq	r5, r1, r0, lsl #10
     148:	51011000 	mrspl	r1, (UNDEF: 1)
     14c:	106b0802 	rsbne	r0, fp, r2, lsl #16
     150:	30015001 	andcc	r5, r1, r1
     154:	02c00f00 	sbceq	r0, r0, #0, 30
     158:	06904000 	ldreq	r4, [r0], r0
     15c:	01100000 	tsteq	r0, r0
     160:	6b080251 	blvs	200aac <IRQ_STACK_SIZE+0x1f8aac>
     164:	01500110 	cmpeq	r0, r0, lsl r1
     168:	13000030 	movwne	r0, #48	; 0x30
     16c:	00000048 	andeq	r0, r0, r8, asr #32
     170:	0000000e 	andeq	r0, r0, lr
     174:	d0dd0100 	sbcsle	r0, sp, r0, lsl #2
     178:	5c400002 	mcrrpl	0, 0, r0, r0, cr2
     17c:	01000000 	mrseq	r0, (UNDEF: 0)
     180:	0001cb9c 	muleq	r1, ip, fp
     184:	03001200 	movweq	r1, #512	; 0x200
     188:	067a4000 	ldrbteq	r4, [sl], -r0
     18c:	019e0000 	orrseq	r0, lr, r0
     190:	01100000 	tsteq	r0, r0
     194:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     198:	01500110 	cmpeq	r0, r0, lsl r1
     19c:	0c120030 	ldceq	0, cr0, [r2], {48}	; 0x30
     1a0:	90400003 	subls	r0, r0, r3
     1a4:	b7000006 	strlt	r0, [r0, -r6]
     1a8:	10000001 	andne	r0, r0, r1
     1ac:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     1b0:	50011055 	andpl	r1, r1, r5, asr r0
     1b4:	0f003001 	svceq	0x00003001
     1b8:	4000031c 	andmi	r0, r0, ip, lsl r3
     1bc:	00000668 	andeq	r0, r0, r8, ror #12
     1c0:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
     1c4:	0175c003 	cmneq	r5, r3
     1c8:	0e000040 	cdpeq	0, 0, cr0, cr0, cr0, {2}
     1cc:	0000030f 	andeq	r0, r0, pc, lsl #6
     1d0:	032ce801 	teqeq	ip, #65536	; 0x10000
     1d4:	00504000 	subseq	r4, r0, r0
     1d8:	9c010000 	stcls	0, cr0, [r1], {-0}
     1dc:	00000226 	andeq	r0, r0, r6, lsr #4
     1e0:	00035412 	andeq	r5, r3, r2, lsl r4
     1e4:	00066840 	andeq	r6, r6, r0, asr #16
     1e8:	0001f700 	andeq	pc, r1, r0, lsl #14
     1ec:	50011000 	andpl	r1, r1, r0
     1f0:	75d00305 	ldrbvc	r0, [r0, #773]	; 0x305
     1f4:	12004001 	andne	r4, r0, #1
     1f8:	40000360 	andmi	r0, r0, r0, ror #6
     1fc:	0000067a 	andeq	r0, r0, sl, ror r6
     200:	00000210 	andeq	r0, r0, r0, lsl r2
     204:	02510110 	subseq	r0, r1, #16, 2
     208:	01103308 	tsteq	r0, r8, lsl #6
     20c:	00300150 	eorseq	r0, r0, r0, asr r1
     210:	00036c0f 	andeq	r6, r3, pc, lsl #24
     214:	00069040 	andeq	r9, r6, r0, asr #32
     218:	51011000 	mrspl	r1, (UNDEF: 1)
     21c:	10330802 	eorsne	r0, r3, r2, lsl #16
     220:	30015001 	andcc	r5, r1, r1
     224:	580e0000 	stmdapl	lr, {}	; <UNPREDICTABLE>
     228:	01000000 	mrseq	r0, (UNDEF: 0)
     22c:	00037cf2 	strdeq	r7, [r3], -r2
     230:	00005040 	andeq	r5, r0, r0, asr #32
     234:	819c0100 	orrshi	r0, ip, r0, lsl #2
     238:	12000002 	andne	r0, r0, #2
     23c:	400003a4 	andmi	r0, r0, r4, lsr #7
     240:	00000668 	andeq	r0, r0, r8, ror #12
     244:	00000252 	andeq	r0, r0, r2, asr r2
     248:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
     24c:	0175e003 	cmneq	r5, r3
     250:	b0120040 	andslt	r0, r2, r0, asr #32
     254:	7a400003 	bvc	1000268 <STACK_SIZE+0x800268>
     258:	6b000006 	blvs	278 <NOINT+0x1b8>
     25c:	10000002 	andne	r0, r0, r2
     260:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     264:	50011034 	andpl	r1, r1, r4, lsr r0
     268:	0f003001 	svceq	0x00003001
     26c:	400003bc 			; <UNDEFINED> instruction: 0x400003bc
     270:	00000690 	muleq	r0, r0, r6
     274:	02510110 	subseq	r0, r1, #16, 2
     278:	01103408 	tsteq	r0, r8, lsl #8
     27c:	00300150 	eorseq	r0, r0, r0, asr r1
     280:	00d70e00 	sbcseq	r0, r7, r0, lsl #28
     284:	06010000 	streq	r0, [r1], -r0
     288:	400003cc 	andmi	r0, r0, ip, asr #7
     28c:	00000038 	andeq	r0, r0, r8, lsr r0
     290:	02ec9c01 	rsceq	r9, ip, #256	; 0x100
     294:	f4140000 			; <UNDEFINED> instruction: 0xf4140000
     298:	0100000c 	tsteq	r0, ip
     29c:	00004806 	andeq	r4, r0, r6, lsl #16
     2a0:	00000000 	andeq	r0, r0, r0
     2a4:	0a841400 	beq	fe1052ac <IRQ_STACK_BASE+0xba1052ac>
     2a8:	06010000 	streq	r0, [r1], -r0
     2ac:	00000048 	andeq	r0, r0, r8, asr #32
     2b0:	0000001e 	andeq	r0, r0, lr, lsl r0
     2b4:	0003f012 	andeq	pc, r3, r2, lsl r0	; <UNPREDICTABLE>
     2b8:	00066840 	andeq	r6, r6, r0, asr #16
     2bc:	0002d800 	andeq	sp, r2, r0, lsl #16
     2c0:	52011000 	andpl	r1, r1, #0
     2c4:	5101f303 	tstpl	r1, r3, lsl #6
     2c8:	02510110 	subseq	r0, r1, #16, 2
     2cc:	01100074 	tsteq	r0, r4, ror r0
     2d0:	f0030550 			; <UNDEFINED> instruction: 0xf0030550
     2d4:	00400175 	subeq	r0, r0, r5, ror r1
     2d8:	0004000f 	andeq	r0, r4, pc
     2dc:	00066840 	andeq	r6, r6, r0, asr #16
     2e0:	50011000 	andpl	r1, r1, r0
     2e4:	76140305 	ldrvc	r0, [r4], -r5, lsl #6
     2e8:	00004001 	andeq	r4, r0, r1
     2ec:	0000940e 	andeq	r9, r0, lr, lsl #8
     2f0:	040d0100 	streq	r0, [sp], #-256	; 0xffffff00
     2f4:	74400004 	strbvc	r0, [r0], #-4
     2f8:	01000000 	mrseq	r0, (UNDEF: 0)
     2fc:	0003c39c 	muleq	r3, ip, r3
     300:	0cf41400 	cfldrdeq	mvd1, [r4]
     304:	0d010000 	stceq	0, cr0, [r1, #-0]
     308:	00000048 	andeq	r0, r0, r8, asr #32
     30c:	0000004a 	andeq	r0, r0, sl, asr #32
     310:	000a8414 	andeq	r8, sl, r4, lsl r4
     314:	480d0100 	stmdami	sp, {r8}
     318:	76000000 	strvc	r0, [r0], -r0
     31c:	15000000 	strne	r0, [r0, #-0]
     320:	0f010072 	svceq	0x00010072
     324:	00000048 	andeq	r0, r0, r8, asr #32
     328:	000000a2 	andeq	r0, r0, r2, lsr #1
     32c:	01006415 	tsteq	r0, r5, lsl r4
     330:	0000480f 	andeq	r4, r0, pc, lsl #16
     334:	0000d800 	andeq	sp, r0, r0, lsl #16
     338:	00731500 	rsbseq	r1, r3, r0, lsl #10
     33c:	00480f01 	subeq	r0, r8, r1, lsl #30
     340:	00f10000 	rscseq	r0, r1, r0
     344:	77150000 	ldrvc	r0, [r5, -r0]
     348:	480f0100 	stmdami	pc, {r8}	; <UNPREDICTABLE>
     34c:	0a000000 	beq	354 <NOINT+0x294>
     350:	15000001 	strne	r0, [r0, #-1]
     354:	01006473 	tsteq	r0, r3, ror r4
     358:	0000480f 	andeq	r4, r0, pc, lsl #16
     35c:	00012300 	andeq	r2, r1, r0, lsl #6
     360:	042c1200 	strteq	r1, [ip], #-512	; 0xfffffe00
     364:	06684000 	strbteq	r4, [r8], -r0
     368:	03860000 	orreq	r0, r6, #0
     36c:	01100000 	tsteq	r0, r0
     370:	01f30352 	mvnseq	r0, r2, asr r3
     374:	51011051 	qaddpl	r1, r1, r1
     378:	5001f303 	andpl	pc, r1, r3, lsl #6
     37c:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
     380:	01763003 	cmneq	r6, r3
     384:	30160040 	andscc	r0, r6, r0, asr #32
     388:	a6400004 	strbge	r0, [r0], -r4
     38c:	12000006 	andne	r0, r0, #6
     390:	40000440 	andmi	r0, r0, r0, asr #8
     394:	00000668 	andeq	r0, r0, r8, ror #12
     398:	000003a6 	andeq	r0, r0, r6, lsr #7
     39c:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
     3a0:	01765403 	cmneq	r6, r3, lsl #8
     3a4:	44160040 	ldrmi	r0, [r6], #-64	; 0xffffffc0
     3a8:	b1400004 	cmplt	r0, r4
     3ac:	0f000006 	svceq	0x00000006
     3b0:	40000470 	andmi	r0, r0, r0, ror r4
     3b4:	00000668 	andeq	r0, r0, r8, ror #12
     3b8:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
     3bc:	01767003 	cmneq	r6, r3
     3c0:	0e000040 	cdpeq	0, 0, cr0, cr0, cr0, {2}
     3c4:	00000318 	andeq	r0, r0, r8, lsl r3
     3c8:	04782101 	ldrbteq	r2, [r8], #-257	; 0xfffffeff
     3cc:	00604000 	rsbeq	r4, r0, r0
     3d0:	9c010000 	stcls	0, cr0, [r1], {-0}
     3d4:	00000480 	andeq	r0, r0, r0, lsl #9
     3d8:	000cf414 	andeq	pc, ip, r4, lsl r4	; <UNPREDICTABLE>
     3dc:	48210100 	stmdami	r1!, {r8}
     3e0:	52000000 	andpl	r0, r0, #0
     3e4:	14000001 	strne	r0, [r0], #-1
     3e8:	00000a84 	andeq	r0, r0, r4, lsl #21
     3ec:	00482101 	subeq	r2, r8, r1, lsl #2
     3f0:	017e0000 	cmneq	lr, r0
     3f4:	72150000 	andsvc	r0, r5, #0
     3f8:	48230100 	stmdami	r3!, {r8}
     3fc:	aa000000 	bge	404 <ABORT_STACK_SIZE+0x4>
     400:	15000001 	strne	r0, [r0, #-1]
     404:	23010073 	movwcs	r0, #4211	; 0x1073
     408:	00000048 	andeq	r0, r0, r8, asr #32
     40c:	000001c8 	andeq	r0, r0, r8, asr #3
     410:	00647315 	rsbeq	r7, r4, r5, lsl r3
     414:	00482301 	subeq	r2, r8, r1, lsl #6
     418:	01e10000 	mvneq	r0, r0
     41c:	9c120000 	ldcls	0, cr0, [r2], {-0}
     420:	68400004 	stmdavs	r0, {r2}^
     424:	43000006 	movwmi	r0, #6
     428:	10000004 	andne	r0, r0, r4
     42c:	f3035201 	vhsub.u8	d5, d3, d1
     430:	01105101 	tsteq	r0, r1, lsl #2
     434:	01f30351 	mvnseq	r0, r1, asr r3
     438:	50011050 	andpl	r1, r1, r0, asr r0
     43c:	76bc0305 	ldrtvc	r0, [ip], r5, lsl #6
     440:	16004001 	strne	r4, [r0], -r1
     444:	400004a0 	andmi	r0, r0, r0, lsr #9
     448:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
     44c:	0004b012 	andeq	fp, r4, r2, lsl r0
     450:	00066840 	andeq	r6, r6, r0, asr #16
     454:	00046300 	andeq	r6, r4, r0, lsl #6
     458:	50011000 	andpl	r1, r1, r0
     45c:	76e00305 	strbtvc	r0, [r0], r5, lsl #6
     460:	16004001 	strne	r4, [r0], -r1
     464:	400004b4 			; <UNDEFINED> instruction: 0x400004b4
     468:	000006c7 	andeq	r0, r0, r7, asr #13
     46c:	0004d40f 	andeq	sp, r4, pc, lsl #8
     470:	00066840 	andeq	r6, r6, r0, asr #16
     474:	50011000 	andpl	r1, r1, r0
     478:	76fc0305 	ldrbtvc	r0, [ip], r5, lsl #6
     47c:	00004001 	andeq	r4, r0, r1
     480:	00013b0e 	andeq	r3, r1, lr, lsl #22
     484:	d8300100 	ldmdale	r0!, {r8}
     488:	40400004 	submi	r0, r0, r4
     48c:	01000000 	mrseq	r0, (UNDEF: 0)
     490:	0004eb9c 	muleq	r4, ip, fp
     494:	0cf41400 	cfldrdeq	mvd1, [r4]
     498:	30010000 	andcc	r0, r1, r0
     49c:	00000048 	andeq	r0, r0, r8, asr #32
     4a0:	00000210 	andeq	r0, r0, r0, lsl r2
     4a4:	000a8414 	andeq	r8, sl, r4, lsl r4
     4a8:	48300100 	ldmdami	r0!, {r8}
     4ac:	3c000000 	stccc	0, cr0, [r0], {-0}
     4b0:	12000002 	andne	r0, r0, #2
     4b4:	400004fc 	strdmi	r0, [r0], -ip
     4b8:	00000668 	andeq	r0, r0, r8, ror #12
     4bc:	000004d7 	ldrdeq	r0, [r0], -r7
     4c0:	03520110 	cmpeq	r2, #16, 2
     4c4:	105101f3 	ldrshne	r0, [r1], #-19	; 0xffffffed
     4c8:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
     4cc:	50011000 	andpl	r1, r1, r0
     4d0:	77280305 	strvc	r0, [r8, -r5, lsl #6]!
     4d4:	17004001 	strne	r4, [r0, -r1]
     4d8:	40000518 	andmi	r0, r0, r8, lsl r5
     4dc:	00000668 	andeq	r0, r0, r8, ror #12
     4e0:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
     4e4:	01774c03 	cmneq	r7, r3, lsl #24
     4e8:	0e000040 	cdpeq	0, 0, cr0, cr0, cr0, {2}
     4ec:	0000011e 	andeq	r0, r0, lr, lsl r1
     4f0:	0518fc01 	ldreq	pc, [r8, #-3073]	; 0xfffff3ff
     4f4:	007c4000 	rsbseq	r4, ip, r0
     4f8:	9c010000 	stcls	0, cr0, [r1], {-0}
     4fc:	0000054d 	andeq	r0, r0, sp, asr #10
     500:	00003618 	andeq	r3, r0, r8, lsl r6
     504:	41fe0100 	mvnsmi	r0, r0, lsl #2
     508:	05000000 	streq	r0, [r0, #-0]
     50c:	0183cc03 	orreq	ip, r3, r3, lsl #24
     510:	05501240 	ldrbeq	r1, [r0, #-576]	; 0xfffffdc0
     514:	067a4000 	ldrbteq	r4, [sl], -r0
     518:	052a0000 	streq	r0, [sl, #-0]!
     51c:	01100000 	tsteq	r0, r0
     520:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
     524:	01500110 	cmpeq	r0, r0, lsl r1
     528:	5c120030 	ldcpl	0, cr0, [r2], {48}	; 0x30
     52c:	90400005 	subls	r0, r0, r5
     530:	43000006 	movwmi	r0, #6
     534:	10000005 	andne	r0, r0, r5
     538:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     53c:	50011045 	andpl	r1, r1, r5, asr #32
     540:	16003001 	strne	r3, [r0], -r1
     544:	40000564 	andmi	r0, r0, r4, ror #10
     548:	000006d2 	ldrdeq	r0, [r0], -r2
     54c:	000a1900 	andeq	r1, sl, r0, lsl #18
     550:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
     554:	00059401 	andeq	r9, r5, r1, lsl #8
     558:	00008440 	andeq	r8, r0, r0, asr #8
     55c:	ca9c0100 	bgt	fe700964 <IRQ_STACK_BASE+0xba700964>
     560:	1a000005 	bne	57c <ABORT_STACK_SIZE+0x17c>
     564:	0000003c 	andeq	r0, r0, ip, lsr r0
     568:	ca012101 	bgt	48974 <IRQ_STACK_SIZE+0x40974>
     56c:	68000005 	stmdavs	r0, {r0, r2}
     570:	12000002 	andne	r0, r0, #2
     574:	400005c4 	andmi	r0, r0, r4, asr #11
     578:	0000067a 	andeq	r0, r0, sl, ror r6
     57c:	0000058c 	andeq	r0, r0, ip, lsl #11
     580:	02510110 	subseq	r0, r1, #16, 2
     584:	01104508 	tsteq	r0, r8, lsl #10
     588:	00300150 	eorseq	r0, r0, r0, asr r1
     58c:	0005d012 	andeq	sp, r5, r2, lsl r0
     590:	00069040 	andeq	r9, r6, r0, asr #32
     594:	0005a500 	andeq	sl, r5, r0, lsl #10
     598:	51011000 	mrspl	r1, (UNDEF: 1)
     59c:	10450802 	subne	r0, r5, r2, lsl #16
     5a0:	30015001 	andcc	r5, r1, r1
     5a4:	05d41600 	ldrbeq	r1, [r4, #1536]	; 0x600
     5a8:	06e34000 	strbteq	r4, [r3], r0
     5ac:	e0160000 	ands	r0, r6, r0
     5b0:	f4400005 	vst4.8	{d16-d19}, [r0], r5
     5b4:	16000006 	strne	r0, [r0], -r6
     5b8:	40000604 	andmi	r0, r0, r4, lsl #12
     5bc:	00000705 	andeq	r0, r0, r5, lsl #14
     5c0:	00060816 	andeq	r0, r6, r6, lsl r8
     5c4:	00071640 	andeq	r1, r7, r0, asr #12
     5c8:	04050000 	streq	r0, [r5], #-0
     5cc:	0000008d 	andeq	r0, r0, sp, lsl #1
     5d0:	0000740b 	andeq	r7, r0, fp, lsl #8
     5d4:	0005e000 	andeq	lr, r5, r0
     5d8:	00640c00 	rsbeq	r0, r4, r0, lsl #24
     5dc:	00770000 	rsbseq	r0, r7, r0
     5e0:	0003041b 	andeq	r0, r3, fp, lsl r4
     5e4:	d03f0100 	eorsle	r0, pc, r0, lsl #2
     5e8:	05000005 	streq	r0, [r0, #-5]
     5ec:	01783803 	cmneq	r8, r3, lsl #16
     5f0:	00c81b40 	sbceq	r1, r8, r0, asr #22
     5f4:	c0010000 	andgt	r0, r1, r0
     5f8:	0000016b 	andeq	r0, r0, fp, ror #2
     5fc:	83b80305 			; <UNDEFINED> instruction: 0x83b80305
     600:	3d1b4001 	ldccc	0, cr4, [fp, #-4]
     604:	01000003 	tsteq	r0, r3
     608:	00016bc1 	andeq	r6, r1, r1, asr #23
     60c:	c8030500 	stmdagt	r3, {r8, sl}
     610:	1b400183 	blne	1000c24 <STACK_SIZE+0x800c24>
     614:	000000b6 	strheq	r0, [r0], -r6
     618:	016bc201 	cmneq	fp, r1, lsl #4
     61c:	03050000 	movweq	r0, #20480	; 0x5000
     620:	400183bc 			; <UNDEFINED> instruction: 0x400183bc
     624:	0001291b 	andeq	r2, r1, fp, lsl r9
     628:	6bc30100 	blvs	ff0c0a30 <IRQ_STACK_BASE+0xbb0c0a30>
     62c:	05000001 	streq	r0, [r0, #-1]
     630:	0183c003 	orreq	ip, r3, r3
     634:	02681b40 	rsbeq	r1, r8, #64, 22	; 0x10000
     638:	c4010000 	strgt	r0, [r1], #-0
     63c:	0000016b 	andeq	r0, r0, fp, ror #2
     640:	83c40305 	bichi	r0, r4, #335544320	; 0x14000000
     644:	6b0b4001 	blvs	2d0650 <IRQ_STACK_SIZE+0x2c8650>
     648:	56000000 	strpl	r0, [r0], -r0
     64c:	0c000006 	stceq	0, cr0, [r0], {6}
     650:	00000064 	andeq	r0, r0, r4, rrx
     654:	a31c0006 	tstge	ip, #6
     658:	01000000 	mrseq	r0, (UNDEF: 0)
     65c:	0646013a 			; <UNDEFINED> instruction: 0x0646013a
     660:	03050000 	movweq	r0, #20480	; 0x5000
     664:	40017818 	andmi	r7, r1, r8, lsl r8
     668:	0003271d 	andeq	r2, r3, sp, lsl r7
     66c:	7a220300 	bvc	881274 <STACK_SIZE+0x81274>
     670:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     674:	00000082 	andeq	r0, r0, r2, lsl #1
     678:	5a1d001f 	bpl	7406fc <IRQ_STACK_SIZE+0x7386fc>
     67c:	03000001 	movweq	r0, #1
     680:	0006904c 	andeq	r9, r6, ip, asr #32
     684:	00411e00 	subeq	r1, r1, r0, lsl #28
     688:	411e0000 	tstmi	lr, r0
     68c:	00000000 	andeq	r0, r0, r0
     690:	00004a1d 	andeq	r4, r0, sp, lsl sl
     694:	a64f0300 	strbge	r0, [pc], -r0, lsl #6
     698:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     69c:	00000041 	andeq	r0, r0, r1, asr #32
     6a0:	0000411e 	andeq	r4, r0, lr, lsl r1
     6a4:	f3200000 	vhadd.u32	d0, d0, d0
     6a8:	03000000 	movweq	r0, #0
     6ac:	0000482c 	andeq	r4, r0, ip, lsr #16
     6b0:	00242000 	eoreq	r2, r4, r0
     6b4:	2b030000 	blcs	c06bc <IRQ_STACK_SIZE+0xb86bc>
     6b8:	00000048 	andeq	r0, r0, r8, asr #32
     6bc:	00014720 	andeq	r4, r1, r0, lsr #14
     6c0:	482a0300 	stmdami	sl!, {r8, r9}
     6c4:	20000000 	andcs	r0, r0, r0
     6c8:	000002d6 	ldrdeq	r0, [r0], -r6
     6cc:	00482903 	subeq	r2, r8, r3, lsl #18
     6d0:	061d0000 	ldreq	r0, [sp], -r0
     6d4:	03000001 	movweq	r0, #1
     6d8:	0006e319 	andeq	lr, r6, r9, lsl r3
     6dc:	00411e00 	subeq	r1, r1, r0, lsl #28
     6e0:	21000000 	mrscs	r0, (UNDEF: 0)
     6e4:	00000172 	andeq	r0, r0, r2, ror r1
     6e8:	00e51804 	rsceq	r1, r5, r4, lsl #16
     6ec:	06f40000 	ldrbteq	r0, [r4], r0
     6f0:	001f0000 	andseq	r0, pc, r0
     6f4:	00008b1d 	andeq	r8, r0, sp, lsl fp
     6f8:	05350300 	ldreq	r0, [r5, #-768]!	; 0xfffffd00
     6fc:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
     700:	00000048 	andeq	r0, r0, r8, asr #32
     704:	019a1d00 	orrseq	r1, sl, r0, lsl #26
     708:	aa050000 	bge	140710 <IRQ_STACK_SIZE+0x138710>
     70c:	00000716 	andeq	r0, r0, r6, lsl r7
     710:	0000481e 	andeq	r4, r0, lr, lsl r8
     714:	74220000 	strtvc	r0, [r2], #-0
     718:	03000000 	movweq	r0, #0
     71c:	1bf70033 	blne	ffdc07f0 <IRQ_STACK_BASE+0xbbdc07f0>
     720:	00040000 	andeq	r0, r4, r0
     724:	000001cf 	andeq	r0, r0, pc, asr #3
     728:	01a60104 			; <UNDEFINED> instruction: 0x01a60104
     72c:	10010000 	andne	r0, r1, r0
     730:	8d000005 	stchi	0, cr0, [r0, #-20]	; 0xffffffec
     734:	18000002 	stmdane	r0, {r1}
     738:	d0400006 	suble	r0, r0, r6
     73c:	0b000020 	bleq	7c4 <ABORT_STACK_SIZE+0x3c4>
     740:	02000001 	andeq	r0, r0, #1
     744:	000005d1 	ldrdeq	r0, [r0], -r1
     748:	3c015001 	stccc	0, cr5, [r1], {1}
     74c:	03000000 	movweq	r0, #0
     750:	01006170 	tsteq	r0, r0, ror r1
     754:	00003c50 	andeq	r3, r0, r0, asr ip
     758:	04040000 	streq	r0, [r4], #-0
     75c:	00018d07 	andeq	r8, r1, r7, lsl #26
     760:	04600200 	strbteq	r0, [r0], #-512	; 0xfffffe00
     764:	64010000 	strvs	r0, [r1], #-0
     768:	00005a01 	andeq	r5, r0, r1, lsl #20
     76c:	61700300 	cmnvs	r0, r0, lsl #6
     770:	3c640100 	stfcce	f0, [r4], #-0
     774:	00000000 	andeq	r0, r0, r0
     778:	0003ea02 	andeq	lr, r3, r2, lsl #20
     77c:	017e0100 	cmneq	lr, r0, lsl #2
     780:	00000071 	andeq	r0, r0, r1, ror r0
     784:	00617003 	rsbeq	r7, r1, r3
     788:	003c7e01 	eorseq	r7, ip, r1, lsl #28
     78c:	02000000 	andeq	r0, r0, #0
     790:	00000623 	andeq	r0, r0, r3, lsr #12
     794:	c9019101 	stmdbgt	r1, {r0, r8, ip, pc}
     798:	05000000 	streq	r0, [r0, #-0]
     79c:	0000043f 	andeq	r0, r0, pc, lsr r4
     7a0:	003c9101 	eorseq	r9, ip, r1, lsl #2
     7a4:	85050000 	strhi	r0, [r5, #-0]
     7a8:	01000004 	tsteq	r0, r4
     7ac:	00003c91 	muleq	r0, r1, ip
     7b0:	05a10500 	streq	r0, [r1, #1280]!	; 0x500
     7b4:	91010000 	mrsls	r0, (UNDEF: 1)
     7b8:	0000003c 	andeq	r0, r0, ip, lsr r0
     7bc:	00048005 	andeq	r8, r4, r5
     7c0:	3c910100 	ldfccs	f0, [r1], {0}
     7c4:	06000000 	streq	r0, [r0], -r0
     7c8:	93010069 	movwls	r0, #4201	; 0x1069
     7cc:	000000c9 	andeq	r0, r0, r9, asr #1
     7d0:	54547006 	ldrbpl	r7, [r4], #-6
     7d4:	d0940100 	addsle	r0, r4, r0, lsl #2
     7d8:	07000000 	streq	r0, [r0, -r0]
     7dc:	000003e0 	andeq	r0, r0, r0, ror #7
     7e0:	003c9501 	eorseq	r9, ip, r1, lsl #10
     7e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     7e8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     7ec:	04090074 	streq	r0, [r9], #-116	; 0xffffff8c
     7f0:	0000003c 	andeq	r0, r0, ip, lsr r0
     7f4:	0005f60a 	andeq	pc, r5, sl, lsl #12
     7f8:	01770100 	cmneq	r7, r0, lsl #2
     7fc:	00068002 	andeq	r8, r6, r2
     800:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
     804:	00000136 	andeq	r0, r0, r6, lsr r1
     808:	00043f05 	andeq	r3, r4, r5, lsl #30
     80c:	3ca20100 	stfccs	f0, [r2]
     810:	05000000 	streq	r0, [r0, #-0]
     814:	00000485 	andeq	r0, r0, r5, lsl #9
     818:	003ca201 	eorseq	sl, ip, r1, lsl #4
     81c:	a1050000 	mrsge	r0, (UNDEF: 5)
     820:	01000005 	tsteq	r0, r5
     824:	00003ca2 	andeq	r3, r0, r2, lsr #25
     828:	04800500 	streq	r0, [r0], #1280	; 0x500
     82c:	a2010000 	andge	r0, r1, #0
     830:	0000003c 	andeq	r0, r0, ip, lsr r0
     834:	01006906 	tsteq	r0, r6, lsl #18
     838:	0000c9a4 	andeq	ip, r0, r4, lsr #19
     83c:	54700600 	ldrbtpl	r0, [r0], #-1536	; 0xfffffa00
     840:	a5010054 	strge	r0, [r1, #-84]	; 0xffffffac
     844:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     848:	0003e007 	andeq	lr, r3, r7
     84c:	3ca60100 	stfccs	f0, [r6]
     850:	00000000 	andeq	r0, r0, r0
     854:	0004320b 	andeq	r3, r4, fp, lsl #4
     858:	01510100 	cmpeq	r1, r0, lsl #2
     85c:	40000618 	andmi	r0, r0, r8, lsl r6
     860:	00000844 	andeq	r0, r0, r4, asr #16
     864:	06659c01 	strbteq	r9, [r5], -r1, lsl #24
     868:	710c0000 	mrsvc	r0, (UNDEF: 12)
     86c:	2c000000 	stccs	0, cr0, [r0], {-0}
     870:	00400006 	subeq	r0, r0, r6
     874:	01000000 	mrseq	r0, (UNDEF: 0)
     878:	019b0153 	orrseq	r0, fp, r3, asr r1
     87c:	9e0d0000 	cdpls	0, 0, cr0, cr13, cr0, {0}
     880:	22000000 	andcs	r0, r0, #0
     884:	00930e0c 	addseq	r0, r3, ip, lsl #28
     888:	0f000000 	svceq	0x00000000
     88c:	00000088 	andeq	r0, r0, r8, lsl #1
     890:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
     894:	00007d0e 	andeq	r7, r0, lr, lsl #26
     898:	00100000 	andseq	r0, r0, r0
     89c:	11000000 	mrsne	r0, (UNDEF: 0)
     8a0:	000000a9 	andeq	r0, r0, r9, lsr #1
     8a4:	00000286 	andeq	r0, r0, r6, lsl #5
     8a8:	0000b211 	andeq	fp, r0, r1, lsl r2
     8ac:	0002d500 	andeq	sp, r2, r0, lsl #10
     8b0:	00bd1200 	adcseq	r1, sp, r0, lsl #4
     8b4:	00cd0000 	sbceq	r0, sp, r0
     8b8:	00711300 	rsbseq	r1, r1, r0, lsl #6
     8bc:	07180000 	ldreq	r0, [r8, -r0]
     8c0:	00ec4000 	rsceq	r4, ip, r0
     8c4:	54010000 	strpl	r0, [r1], #-0
     8c8:	0001e501 	andeq	lr, r1, r1, lsl #10
     8cc:	009e1400 	addseq	r1, lr, r0, lsl #8
     8d0:	93140000 	tstls	r4, #0
     8d4:	14000000 	strne	r0, [r0], #-0
     8d8:	00000088 	andeq	r0, r0, r8, lsl #1
     8dc:	00007d14 	andeq	r7, r0, r4, lsl sp
     8e0:	07181500 	ldreq	r1, [r8, -r0, lsl #10]
     8e4:	00ec4000 	rsceq	r4, ip, r0
     8e8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     8ec:	10000000 	andne	r0, r0, r0
     8f0:	11000003 	tstne	r0, r3
     8f4:	000000b2 	strheq	r0, [r0], -r2
     8f8:	00000353 	andeq	r0, r0, r3, asr r3
     8fc:	0000bd16 	andeq	fp, r0, r6, lsl sp
     900:	0c000000 	stceq	0, cr0, [r0], {-0}
     904:	00000071 	andeq	r0, r0, r1, ror r0
     908:	40000804 	andmi	r0, r0, r4, lsl #16
     90c:	00000018 	andeq	r0, r0, r8, lsl r0
     910:	2b015501 	blcs	55d1c <IRQ_STACK_SIZE+0x4dd1c>
     914:	14000002 	strne	r0, [r0], #-2
     918:	0000009e 	muleq	r0, lr, r0
     91c:	00009314 	andeq	r9, r0, r4, lsl r3
     920:	00881400 	addeq	r1, r8, r0, lsl #8
     924:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     928:	10000000 	andne	r0, r0, r0
     92c:	00000018 	andeq	r0, r0, r8, lsl r0
     930:	0000a911 	andeq	sl, r0, r1, lsl r9
     934:	0003a700 	andeq	sl, r3, r0, lsl #14
     938:	00b21100 	adcseq	r1, r2, r0, lsl #2
     93c:	03ea0000 	mvneq	r0, #0
     940:	bd160000 	ldclt	0, cr0, [r6, #-0]
     944:	00000000 	andeq	r0, r0, r0
     948:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     94c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     950:	00384000 	eorseq	r4, r8, r0
     954:	56010000 	strpl	r0, [r1], -r0
     958:	00027101 	andeq	r7, r2, r1, lsl #2
     95c:	009e1400 	addseq	r1, lr, r0, lsl #8
     960:	93140000 	tstls	r4, #0
     964:	14000000 	strne	r0, [r0], #-0
     968:	00000088 	andeq	r0, r0, r8, lsl #1
     96c:	00007d14 	andeq	r7, r0, r4, lsl sp
     970:	00381000 	eorseq	r1, r8, r0
     974:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     978:	17000000 	strne	r0, [r0, -r0]
     97c:	11000004 	tstne	r0, r4
     980:	000000b2 	strheq	r0, [r0], -r2
     984:	00000442 	andeq	r0, r0, r2, asr #8
     988:	0000bd16 	andeq	fp, r0, r6, lsl sp
     98c:	13000000 	movwne	r0, #0
     990:	00000071 	andeq	r0, r0, r1, ror r0
     994:	40000930 	andmi	r0, r0, r0, lsr r9
     998:	00000020 	andeq	r0, r0, r0, lsr #32
     99c:	bb015701 	bllt	565a8 <IRQ_STACK_SIZE+0x4e5a8>
     9a0:	14000002 	strne	r0, [r0], #-2
     9a4:	0000009e 	muleq	r0, lr, r0
     9a8:	00009314 	andeq	r9, r0, r4, lsl r3
     9ac:	00881400 	addeq	r1, r8, r0, lsl #8
     9b0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     9b4:	15000000 	strne	r0, [r0, #-0]
     9b8:	40000930 	andmi	r0, r0, r0, lsr r9
     9bc:	00000020 	andeq	r0, r0, r0, lsr #32
     9c0:	0000a911 	andeq	sl, r0, r1, lsl r9
     9c4:	00045500 	andeq	r5, r4, r0, lsl #10
     9c8:	00b21700 	adcseq	r1, r2, r0, lsl #14
     9cc:	11040000 	mrsne	r0, (UNDEF: 4)
     9d0:	bd164400 	cfldrslt	mvf4, [r6, #-0]
     9d4:	00000000 	andeq	r0, r0, r0
     9d8:	00711300 	rsbseq	r1, r1, r0, lsl #6
     9dc:	09500000 	ldmdbeq	r0, {}^	; <UNPREDICTABLE>
     9e0:	00e84000 	rsceq	r4, r8, r0
     9e4:	5a010000 	bpl	409ec <IRQ_STACK_SIZE+0x389ec>
     9e8:	00030501 	andeq	r0, r3, r1, lsl #10
     9ec:	009e1400 	addseq	r1, lr, r0, lsl #8
     9f0:	93140000 	tstls	r4, #0
     9f4:	14000000 	strne	r0, [r0], #-0
     9f8:	00000088 	andeq	r0, r0, r8, lsl #1
     9fc:	00007d14 	andeq	r7, r0, r4, lsl sp
     a00:	09501500 	ldmdbeq	r0, {r8, sl, ip}^
     a04:	00e84000 	rsceq	r4, r8, r0
     a08:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     a0c:	75000000 	strvc	r0, [r0, #-0]
     a10:	11000004 	tstne	r0, r4
     a14:	000000b2 	strheq	r0, [r0], -r2
     a18:	000004c4 	andeq	r0, r0, r4, asr #9
     a1c:	0000bd16 	andeq	fp, r0, r6, lsl sp
     a20:	0c000000 	stceq	0, cr0, [r0], {-0}
     a24:	00000071 	andeq	r0, r0, r1, ror r0
     a28:	40000a38 	andmi	r0, r0, r8, lsr sl
     a2c:	00000058 	andeq	r0, r0, r8, asr r0
     a30:	4b016601 	blmi	5a23c <IRQ_STACK_SIZE+0x5223c>
     a34:	14000003 	strne	r0, [r0], #-3
     a38:	0000009e 	muleq	r0, lr, r0
     a3c:	00009314 	andeq	r9, r0, r4, lsl r3
     a40:	00881400 	addeq	r1, r8, r0, lsl #8
     a44:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     a48:	10000000 	andne	r0, r0, r0
     a4c:	00000058 	andeq	r0, r0, r8, asr r0
     a50:	0000a911 	andeq	sl, r0, r1, lsl r9
     a54:	00053500 	andeq	r3, r5, r0, lsl #10
     a58:	00b21100 	adcseq	r1, r2, r0, lsl #2
     a5c:	05790000 	ldrbeq	r0, [r9, #-0]!
     a60:	bd160000 	ldclt	0, cr0, [r6, #-0]
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     a6c:	0a3c0000 	beq	f00a74 <STACK_SIZE+0x700a74>
     a70:	00b04000 	adcseq	r4, r0, r0
     a74:	5d010000 	stcpl	0, cr0, [r1, #-0]
     a78:	00039101 	andeq	r9, r3, r1, lsl #2
     a7c:	009e1400 	addseq	r1, lr, r0, lsl #8
     a80:	93140000 	tstls	r4, #0
     a84:	14000000 	strne	r0, [r0], #-0
     a88:	00000088 	andeq	r0, r0, r8, lsl #1
     a8c:	00007d14 	andeq	r7, r0, r4, lsl sp
     a90:	00b01000 	adcseq	r1, r0, r0
     a94:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     a98:	c1000000 	mrsgt	r0, (UNDEF: 0)
     a9c:	11000005 	tstne	r0, r5
     aa0:	000000b2 	strheq	r0, [r0], -r2
     aa4:	000005f9 	strdeq	r0, [r0], -r9
     aa8:	0000bd16 	andeq	fp, r0, r6, lsl sp
     aac:	0c000000 	stceq	0, cr0, [r0], {-0}
     ab0:	00000071 	andeq	r0, r0, r1, ror r0
     ab4:	40000a5c 	andmi	r0, r0, ip, asr sl
     ab8:	000000f8 	strdeq	r0, [r0], -r8
     abc:	d7015e01 	strle	r5, [r1, -r1, lsl #28]
     ac0:	14000003 	strne	r0, [r0], #-3
     ac4:	0000009e 	muleq	r0, lr, r0
     ac8:	00009314 	andeq	r9, r0, r4, lsl r3
     acc:	00881400 	addeq	r1, r8, r0, lsl #8
     ad0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     ad4:	10000000 	andne	r0, r0, r0
     ad8:	000000f8 	strdeq	r0, [r0], -r8
     adc:	0000a911 	andeq	sl, r0, r1, lsl r9
     ae0:	00064100 	andeq	r4, r6, r0, lsl #2
     ae4:	00b21100 	adcseq	r1, r2, r0, lsl #2
     ae8:	06610000 	strbteq	r0, [r1], -r0
     aec:	bd160000 	ldclt	0, cr0, [r6, #-0]
     af0:	00000000 	andeq	r0, r0, r0
     af4:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     af8:	0a6c0000 	beq	1b00b00 <STACK_SIZE+0x1300b00>
     afc:	01384000 	teqeq	r8, r0
     b00:	5f010000 	svcpl	0x00010000
     b04:	00041d01 	andeq	r1, r4, r1, lsl #26
     b08:	009e1400 	addseq	r1, lr, r0, lsl #8
     b0c:	93140000 	tstls	r4, #0
     b10:	14000000 	strne	r0, [r0], #-0
     b14:	00000088 	andeq	r0, r0, r8, lsl #1
     b18:	00007d14 	andeq	r7, r0, r4, lsl sp
     b1c:	01381000 	teqeq	r8, r0
     b20:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     b24:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
     b28:	11000006 	tstne	r0, r6
     b2c:	000000b2 	strheq	r0, [r0], -r2
     b30:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
     b34:	0000bd16 	andeq	fp, r0, r6, lsl sp
     b38:	0c000000 	stceq	0, cr0, [r0], {-0}
     b3c:	00000071 	andeq	r0, r0, r1, ror r0
     b40:	40000a8c 	andmi	r0, r0, ip, lsl #21
     b44:	00000180 	andeq	r0, r0, r0, lsl #3
     b48:	63016001 	movwvs	r6, #4097	; 0x1001
     b4c:	14000004 	strne	r0, [r0], #-4
     b50:	0000009e 	muleq	r0, lr, r0
     b54:	00009314 	andeq	r9, r0, r4, lsl r3
     b58:	00881400 	addeq	r1, r8, r0, lsl #8
     b5c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     b60:	10000000 	andne	r0, r0, r0
     b64:	00000180 	andeq	r0, r0, r0, lsl #3
     b68:	0000a911 	andeq	sl, r0, r1, lsl r9
     b6c:	0006ed00 	andeq	lr, r6, r0, lsl #26
     b70:	00b21100 	adcseq	r1, r2, r0, lsl #2
     b74:	07250000 	streq	r0, [r5, -r0]!
     b78:	bd160000 	ldclt	0, cr0, [r6, #-0]
     b7c:	00000000 	andeq	r0, r0, r0
     b80:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     b84:	0ab00000 	beq	fec00b8c <IRQ_STACK_BASE+0xbac00b8c>
     b88:	01c84000 	biceq	r4, r8, r0
     b8c:	61010000 	mrsvs	r0, (UNDEF: 1)
     b90:	0004a901 	andeq	sl, r4, r1, lsl #18
     b94:	009e1400 	addseq	r1, lr, r0, lsl #8
     b98:	93140000 	tstls	r4, #0
     b9c:	14000000 	strne	r0, [r0], #-0
     ba0:	00000088 	andeq	r0, r0, r8, lsl #1
     ba4:	00007d14 	andeq	r7, r0, r4, lsl sp
     ba8:	01c81000 	biceq	r1, r8, r0
     bac:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     bb0:	5d000000 	stcpl	0, cr0, [r0, #-0]
     bb4:	11000007 	tstne	r0, r7
     bb8:	000000b2 	strheq	r0, [r0], -r2
     bbc:	00000795 	muleq	r0, r5, r7
     bc0:	0000bd16 	andeq	fp, r0, r6, lsl sp
     bc4:	0c000000 	stceq	0, cr0, [r0], {-0}
     bc8:	00000071 	andeq	r0, r0, r1, ror r0
     bcc:	40000ab4 			; <UNDEFINED> instruction: 0x40000ab4
     bd0:	00000218 	andeq	r0, r0, r8, lsl r2
     bd4:	ef016201 	svc	0x00016201
     bd8:	14000004 	strne	r0, [r0], #-4
     bdc:	0000009e 	muleq	r0, lr, r0
     be0:	00009314 	andeq	r9, r0, r4, lsl r3
     be4:	00881400 	addeq	r1, r8, r0, lsl #8
     be8:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     bec:	10000000 	andne	r0, r0, r0
     bf0:	00000218 	andeq	r0, r0, r8, lsl r2
     bf4:	0000a911 	andeq	sl, r0, r1, lsl r9
     bf8:	0007cd00 	andeq	ip, r7, r0, lsl #26
     bfc:	00b21100 	adcseq	r1, r2, r0, lsl #2
     c00:	08110000 	ldmdaeq	r1, {}	; <UNPREDICTABLE>
     c04:	bd160000 	ldclt	0, cr0, [r6, #-0]
     c08:	00000000 	andeq	r0, r0, r0
     c0c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     c10:	0af40000 	beq	ffd00c18 <IRQ_STACK_BASE+0xbbd00c18>
     c14:	02704000 	rsbseq	r4, r0, #0
     c18:	63010000 	movwvs	r0, #4096	; 0x1000
     c1c:	00053201 	andeq	r3, r5, r1, lsl #4
     c20:	009e1400 	addseq	r1, lr, r0, lsl #8
     c24:	93140000 	tstls	r4, #0
     c28:	14000000 	strne	r0, [r0], #-0
     c2c:	00000088 	andeq	r0, r0, r8, lsl #1
     c30:	00007d14 	andeq	r7, r0, r4, lsl sp
     c34:	02701000 	rsbseq	r1, r0, #0
     c38:	a9120000 	ldmdbge	r2, {}	; <UNPREDICTABLE>
     c3c:	04000000 	streq	r0, [r0], #-0
     c40:	0000b217 	andeq	fp, r0, r7, lsl r2
     c44:	00133000 	andseq	r3, r3, r0
     c48:	00bd1644 	adcseq	r1, sp, r4, asr #12
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	0000710c 	andeq	r7, r0, ip, lsl #2
     c54:	000b2400 	andeq	r2, fp, r0, lsl #8
     c58:	0002d840 	andeq	sp, r2, r0, asr #16
     c5c:	01640100 	cmneq	r4, r0, lsl #2
     c60:	00000578 	andeq	r0, r0, r8, ror r5
     c64:	00009e14 	andeq	r9, r0, r4, lsl lr
     c68:	00931400 	addseq	r1, r3, r0, lsl #8
     c6c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c70:	14000000 	strne	r0, [r0], #-0
     c74:	0000007d 	andeq	r0, r0, sp, ror r0
     c78:	0002d810 	andeq	sp, r2, r0, lsl r8
     c7c:	00a91100 	adceq	r1, r9, r0, lsl #2
     c80:	08590000 	ldmdaeq	r9, {}^	; <UNPREDICTABLE>
     c84:	b2110000 	andslt	r0, r1, #0
     c88:	91000000 	mrsls	r0, (UNDEF: 0)
     c8c:	16000008 	strne	r0, [r0], -r8
     c90:	000000bd 	strheq	r0, [r0], -sp
     c94:	710c0000 	mrsvc	r0, (UNDEF: 12)
     c98:	ac000000 	stcge	0, cr0, [r0], {-0}
     c9c:	3840000b 	stmdacc	r0, {r0, r1, r3}^
     ca0:	01000003 	tsteq	r0, r3
     ca4:	05be0165 	ldreq	r0, [lr, #357]!	; 0x165
     ca8:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     cac:	14000000 	strne	r0, [r0], #-0
     cb0:	00000093 	muleq	r0, r3, r0
     cb4:	00008814 	andeq	r8, r0, r4, lsl r8
     cb8:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     cbc:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     cc0:	11000003 	tstne	r0, r3
     cc4:	000000a9 	andeq	r0, r0, r9, lsr #1
     cc8:	000008c9 	andeq	r0, r0, r9, asr #17
     ccc:	0000b211 	andeq	fp, r0, r1, lsl r2
     cd0:	00090d00 	andeq	r0, r9, r0, lsl #26
     cd4:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	00007113 	andeq	r7, r0, r3, lsl r1
     ce0:	000c4400 	andeq	r4, ip, r0, lsl #8
     ce4:	00011440 	andeq	r1, r1, r0, asr #8
     ce8:	01680100 	cmneq	r8, r0, lsl #2
     cec:	00000608 	andeq	r0, r0, r8, lsl #12
     cf0:	00009e14 	andeq	r9, r0, r4, lsl lr
     cf4:	00931400 	addseq	r1, r3, r0, lsl #8
     cf8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     cfc:	14000000 	strne	r0, [r0], #-0
     d00:	0000007d 	andeq	r0, r0, sp, ror r0
     d04:	000c4415 	andeq	r4, ip, r5, lsl r4
     d08:	00011440 	andeq	r1, r1, r0, asr #8
     d0c:	00a91100 	adceq	r1, r9, r0, lsl #2
     d10:	09550000 	ldmdbeq	r5, {}^	; <UNPREDICTABLE>
     d14:	b2110000 	andslt	r0, r1, #0
     d18:	a4000000 	strge	r0, [r0], #-0
     d1c:	16000009 	strne	r0, [r0], -r9
     d20:	000000bd 	strheq	r0, [r0], -sp
     d24:	71130000 	tstvc	r3, r0
     d28:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     d2c:	e440000d 	strb	r0, [r0], #-13
     d30:	01000000 	mrseq	r0, (UNDEF: 0)
     d34:	06520169 	ldrbeq	r0, [r2], -r9, ror #2
     d38:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     d3c:	14000000 	strne	r0, [r0], #-0
     d40:	00000093 	muleq	r0, r3, r0
     d44:	00008814 	andeq	r8, r0, r4, lsl r8
     d48:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     d4c:	58150000 	ldmdapl	r5, {}	; <UNPREDICTABLE>
     d50:	e440000d 	strb	r0, [r0], #-13
     d54:	11000000 	mrsne	r0, (UNDEF: 0)
     d58:	000000a9 	andeq	r0, r0, r9, lsr #1
     d5c:	00000a15 	andeq	r0, r0, r5, lsl sl
     d60:	0000b211 	andeq	fp, r0, r1, lsl r2
     d64:	000a5800 	andeq	r5, sl, r0, lsl #16
     d68:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     d6c:	00000000 	andeq	r0, r0, r0
     d70:	000e4818 	andeq	r4, lr, r8, lsl r8
     d74:	001af240 	andseq	pc, sl, r0, asr #4
     d78:	0e5c1900 	cdpeq	9, 5, cr1, cr12, cr0, {0}
     d7c:	1b034000 	blne	d0d84 <IRQ_STACK_SIZE+0xc8d84>
     d80:	1a000000 	bne	d88 <ABORT_STACK_SIZE+0x988>
     d84:	000003a2 	andeq	r0, r0, r2, lsr #7
     d88:	003c0601 	eorseq	r0, ip, r1, lsl #12
     d8c:	94010000 	strls	r0, [r1], #-0
     d90:	03000006 	movweq	r0, #6
     d94:	01006176 	tsteq	r0, r6, ror r1
     d98:	00003c06 	andeq	r3, r0, r6, lsl #24
     d9c:	0a840500 	beq	fe1021a4 <IRQ_STACK_BASE+0xba1021a4>
     da0:	06010000 	streq	r0, [r1], -r0
     da4:	000000c9 	andeq	r0, r0, r9, asr #1
     da8:	01007206 	tsteq	r0, r6, lsl #4
     dac:	00003c08 	andeq	r3, r0, r8, lsl #24
     db0:	651b0000 	ldrvs	r0, [fp, #-0]
     db4:	5c000006 	stcpl	0, cr0, [r0], {6}
     db8:	8040000e 	subhi	r0, r0, lr
     dbc:	01000000 	mrseq	r0, (UNDEF: 0)
     dc0:	0006e79c 	muleq	r6, ip, r7
     dc4:	06751c00 	ldrbteq	r1, [r5], -r0, lsl #24
     dc8:	0a850000 	beq	fe140dd0 <IRQ_STACK_BASE+0xba140dd0>
     dcc:	7f1c0000 	svcvc	0x001c0000
     dd0:	09000006 	stmdbeq	r0, {r1, r2}
     dd4:	1100000b 	tstne	r0, fp
     dd8:	0000068a 	andeq	r0, r0, sl, lsl #13
     ddc:	00000b80 	andeq	r0, r0, r0, lsl #23
     de0:	000e8c18 	andeq	r8, lr, r8, lsl ip
     de4:	001b1440 	andseq	r1, fp, r0, asr #8
     de8:	0ea81800 	cdpeq	8, 10, cr1, cr8, cr0, {0}
     dec:	1b294000 	blne	a50df4 <STACK_SIZE+0x250df4>
     df0:	c8180000 	ldmdagt	r8, {}	; <UNPREDICTABLE>
     df4:	3e40000e 	cdpcc	0, 4, cr0, cr0, cr14, {0}
     df8:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
     dfc:	40000ed0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     e00:	00001b53 	andeq	r1, r0, r3, asr fp
     e04:	06531d00 	ldrbeq	r1, [r3], -r0, lsl #26
     e08:	16010000 	strne	r0, [r1], -r0
     e0c:	40000edc 	ldrdmi	r0, [r0], -ip
     e10:	00000088 	andeq	r0, r0, r8, lsl #1
     e14:	07919c01 	ldreq	r9, [r1, r1, lsl #24]
     e18:	761e0000 	ldrvc	r0, [lr], -r0
     e1c:	16010061 	strne	r0, [r1], -r1, rrx
     e20:	0000003c 	andeq	r0, r0, ip, lsr r0
     e24:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e28:	000a841f 	andeq	r8, sl, pc, lsl r4
     e2c:	c9160100 	ldmdbgt	r6, {r8}
     e30:	74000000 	strvc	r0, [r0], #-0
     e34:	0600000c 	streq	r0, [r0], -ip
     e38:	18010072 	stmdane	r1, {r1, r4, r5, r6}
     e3c:	0000003c 	andeq	r0, r0, ip, lsr r0
     e40:	00066520 	andeq	r6, r6, r0, lsr #10
     e44:	000eec00 	andeq	lr, lr, r0, lsl #24
     e48:	00037040 	andeq	r7, r3, r0, asr #32
     e4c:	7b180100 	blvc	601254 <IRQ_STACK_SIZE+0x5f9254>
     e50:	1c000007 	stcne	0, cr0, [r0], {7}
     e54:	0000067f 	andeq	r0, r0, pc, ror r6
     e58:	00000ceb 	andeq	r0, r0, fp, ror #25
     e5c:	0006751c 	andeq	r7, r6, ip, lsl r5
     e60:	000d6200 	andeq	r6, sp, r0, lsl #4
     e64:	03701000 	cmneq	r0, #0
     e68:	8a110000 	bhi	440e70 <IRQ_STACK_SIZE+0x438e70>
     e6c:	e6000006 	str	r0, [r0], -r6
     e70:	1800000d 	stmdane	r0, {r0, r2, r3}
     e74:	40000f0c 	andmi	r0, r0, ip, lsl #30
     e78:	00001b14 	andeq	r1, r0, r4, lsl fp
     e7c:	000f4818 	andeq	r4, pc, r8, lsl r8	; <UNPREDICTABLE>
     e80:	001b2940 	andseq	r2, fp, r0, asr #18
     e84:	0f501800 	svceq	0x00501800
     e88:	1b534000 	blne	14d0e90 <STACK_SIZE+0xcd0e90>
     e8c:	58180000 	ldmdapl	r8, {}	; <UNPREDICTABLE>
     e90:	3e40000f 	cdpcc	0, 4, cr0, cr0, cr15, {0}
     e94:	0000001b 	andeq	r0, r0, fp, lsl r0
     e98:	00252100 	eoreq	r2, r5, r0, lsl #2
     e9c:	0f280000 	svceq	0x00280000
     ea0:	001c4000 	andseq	r4, ip, r0
     ea4:	1b010000 	blne	40eac <IRQ_STACK_SIZE+0x38eac>
     ea8:	00003114 	andeq	r3, r0, r4, lsl r1
     eac:	1d000000 	stcne	0, cr0, [r0, #-0]
     eb0:	000006c5 	andeq	r0, r0, r5, asr #13
     eb4:	0f641e01 	svceq	0x00641e01
     eb8:	00884000 	addeq	r4, r8, r0
     ebc:	9c010000 	stcls	0, cr0, [r1], {-0}
     ec0:	0000083b 	andeq	r0, r0, fp, lsr r8
     ec4:	0061761e 	rsbeq	r7, r1, lr, lsl r6
     ec8:	003c1e01 	eorseq	r1, ip, r1, lsl #28
     ecc:	0e560000 	cdpeq	0, 5, cr0, cr6, cr0, {0}
     ed0:	841f0000 	ldrhi	r0, [pc], #-0	; ed8 <ABORT_STACK_SIZE+0xad8>
     ed4:	0100000a 	tsteq	r0, sl
     ed8:	0000c91e 	andeq	ip, r0, lr, lsl r9
     edc:	000eda00 	andeq	sp, lr, r0, lsl #20
     ee0:	00720600 	rsbseq	r0, r2, r0, lsl #12
     ee4:	003c2001 	eorseq	r2, ip, r1
     ee8:	65200000 	strvs	r0, [r0, #-0]!
     eec:	74000006 	strvc	r0, [r0], #-6
     ef0:	8840000f 	stmdahi	r0, {r0, r1, r2, r3}^
     ef4:	01000003 	tsteq	r0, r3
     ef8:	00082520 	andeq	r2, r8, r0, lsr #10
     efc:	067f1c00 	ldrbteq	r1, [pc], -r0, lsl #24
     f00:	0f510000 	svceq	0x00510000
     f04:	751c0000 	ldrvc	r0, [ip, #-0]
     f08:	c8000006 	stmdagt	r0, {r1, r2}
     f0c:	1000000f 	andne	r0, r0, pc
     f10:	00000388 	andeq	r0, r0, r8, lsl #7
     f14:	00068a11 	andeq	r8, r6, r1, lsl sl
     f18:	00104c00 	andseq	r4, r0, r0, lsl #24
     f1c:	0f941800 	svceq	0x00941800
     f20:	1b144000 	blne	510f28 <IRQ_STACK_SIZE+0x508f28>
     f24:	d0180000 	andsle	r0, r8, r0
     f28:	2940000f 	stmdbcs	r0, {r0, r1, r2, r3}^
     f2c:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
     f30:	40000fd8 	ldrdmi	r0, [r0], -r8
     f34:	00001b53 	andeq	r1, r0, r3, asr fp
     f38:	000fe018 	andeq	lr, pc, r8, lsl r0	; <UNPREDICTABLE>
     f3c:	001b3e40 	andseq	r3, fp, r0, asr #28
     f40:	21000000 	mrscs	r0, (UNDEF: 0)
     f44:	00000043 	andeq	r0, r0, r3, asr #32
     f48:	40000fb0 			; <UNDEFINED> instruction: 0x40000fb0
     f4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f50:	4f142301 	svcmi	0x00142301
     f54:	00000000 	andeq	r0, r0, r0
     f58:	04a31d00 	strteq	r1, [r3], #3328	; 0xd00
     f5c:	26010000 	strcs	r0, [r1], -r0
     f60:	40000fec 	andmi	r0, r0, ip, ror #31
     f64:	00000088 	andeq	r0, r0, r8, lsl #1
     f68:	08e59c01 	stmiaeq	r5!, {r0, sl, fp, ip, pc}^
     f6c:	761e0000 	ldrvc	r0, [lr], -r0
     f70:	26010061 	strcs	r0, [r1], -r1, rrx
     f74:	0000003c 	andeq	r0, r0, ip, lsr r0
     f78:	000010bc 	strheq	r1, [r0], -ip
     f7c:	000a841f 	andeq	r8, sl, pc, lsl r4
     f80:	c9260100 	stmdbgt	r6!, {r8}
     f84:	40000000 	andmi	r0, r0, r0
     f88:	06000011 			; <UNDEFINED> instruction: 0x06000011
     f8c:	28010072 	stmdacs	r1, {r1, r4, r5, r6}
     f90:	0000003c 	andeq	r0, r0, ip, lsr r0
     f94:	00066520 	andeq	r6, r6, r0, lsr #10
     f98:	000ffc00 	andeq	pc, pc, r0, lsl #24
     f9c:	0003a040 	andeq	sl, r3, r0, asr #32
     fa0:	cf280100 	svcgt	0x00280100
     fa4:	1c000008 	stcne	0, cr0, [r0], {8}
     fa8:	0000067f 	andeq	r0, r0, pc, ror r6
     fac:	000011b7 			; <UNDEFINED> instruction: 0x000011b7
     fb0:	0006751c 	andeq	r7, r6, ip, lsl r5
     fb4:	00122e00 	andseq	r2, r2, r0, lsl #28
     fb8:	03a01000 	moveq	r1, #0
     fbc:	8a110000 	bhi	440fc4 <IRQ_STACK_SIZE+0x438fc4>
     fc0:	b2000006 	andlt	r0, r0, #6
     fc4:	18000012 	stmdane	r0, {r1, r4}
     fc8:	4000101c 	andmi	r1, r0, ip, lsl r0
     fcc:	00001b14 	andeq	r1, r0, r4, lsl fp
     fd0:	00105818 	andseq	r5, r0, r8, lsl r8
     fd4:	001b2940 	andseq	r2, fp, r0, asr #18
     fd8:	10601800 	rsbne	r1, r0, r0, lsl #16
     fdc:	1b534000 	blne	14d0fe4 <STACK_SIZE+0xcd0fe4>
     fe0:	68180000 	ldmdavs	r8, {}	; <UNPREDICTABLE>
     fe4:	3e400010 	mcrcc	0, 2, r0, cr0, cr0, {0}
     fe8:	0000001b 	andeq	r0, r0, fp, lsl r0
     fec:	005a2100 	subseq	r2, sl, r0, lsl #2
     ff0:	10380000 	eorsne	r0, r8, r0
     ff4:	001c4000 	andseq	r4, ip, r0
     ff8:	2b010000 	blcs	41000 <IRQ_STACK_SIZE+0x39000>
     ffc:	00006614 	andeq	r6, r0, r4, lsl r6
    1000:	0a000000 	beq	1008 <ABORT_STACK_SIZE+0xc08>
    1004:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
    1008:	1b012e01 	blne	4c814 <IRQ_STACK_SIZE+0x44814>
    100c:	000008e5 	andeq	r0, r0, r5, ror #17
    1010:	40001074 	andmi	r1, r0, r4, ror r0
    1014:	0000005c 	andeq	r0, r0, ip, asr r0
    1018:	096d9c01 	stmdbeq	sp!, {r0, sl, fp, ip, pc}^
    101c:	98220000 	stmdals	r2!, {}	; <UNPREDICTABLE>
    1020:	68400010 	stmdavs	r0, {r4}^
    1024:	2200001b 	andcs	r0, r0, #27
    1028:	23000009 	movwcs	r0, #9
    102c:	0a035201 	beq	d5838 <IRQ_STACK_SIZE+0xcd838>
    1030:	01230120 	teqeq	r3, r0, lsr #2
    1034:	100a0351 	andne	r0, sl, r1, asr r3
    1038:	50012301 	andpl	r2, r1, r1, lsl #6
    103c:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    1040:	0010b022 	andseq	fp, r0, r2, lsr #32
    1044:	001b6840 	andseq	r6, fp, r0, asr #16
    1048:	00094000 	andeq	r4, r9, r0
    104c:	53012300 	movwpl	r2, #4864	; 0x1300
    1050:	01233001 	teqeq	r3, r1
    1054:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1058:	09025001 	stmdbeq	r2, {r0, ip, lr}
    105c:	c42200e9 	strtgt	r0, [r2], #-233	; 0xffffff17
    1060:	68400010 	stmdavs	r0, {r4}^
    1064:	6300001b 	movwvs	r0, #27
    1068:	23000009 	movwcs	r0, #9
    106c:	30015301 	andcc	r5, r1, r1, lsl #6
    1070:	01520123 	cmpeq	r2, r3, lsr #2
    1074:	51012330 	tstpl	r1, r0, lsr r3
    1078:	01233101 	teqeq	r3, r1, lsl #2
    107c:	eb090250 	bl	2419c4 <IRQ_STACK_SIZE+0x2399c4>
    1080:	10d01900 	sbcsne	r1, r0, r0, lsl #18
    1084:	1b884000 	blne	fe21108c <IRQ_STACK_BASE+0xba21108c>
    1088:	0a000000 	beq	1090 <ABORT_STACK_SIZE+0xc90>
    108c:	00000504 	andeq	r0, r0, r4, lsl #10
    1090:	1b013e01 	blne	5089c <IRQ_STACK_SIZE+0x4889c>
    1094:	0000096d 	andeq	r0, r0, sp, ror #18
    1098:	400010d0 	ldrdmi	r1, [r0], -r0
    109c:	0000002c 	andeq	r0, r0, ip, lsr #32
    10a0:	09b19c01 	ldmibeq	r1!, {r0, sl, fp, ip, pc}
    10a4:	e0180000 	ands	r0, r8, r0
    10a8:	8f400010 	svchi	0x00400010
    10ac:	2400001b 	strcs	r0, [r0], #-27	; 0xffffffe5
    10b0:	400010fc 	strdmi	r1, [r0], -ip
    10b4:	00001b68 	andeq	r1, r0, r8, ror #22
    10b8:	01530123 	cmpeq	r3, r3, lsr #2
    10bc:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    10c0:	01233001 	teqeq	r3, r1
    10c4:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    10c8:	09025001 	stmdbeq	r2, {r0, ip, lr}
    10cc:	250000eb 	strcs	r0, [r0, #-235]	; 0xffffff15
    10d0:	0000046d 	andeq	r0, r0, sp, ror #8
    10d4:	10fc4901 	rscsne	r4, ip, r1, lsl #18
    10d8:	00304000 	eorseq	r4, r0, r0
    10dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    10e0:	0000251b 	andeq	r2, r0, fp, lsl r5
    10e4:	00112c00 	andseq	r2, r1, r0, lsl #24
    10e8:	00001c40 	andeq	r1, r0, r0, asr #24
    10ec:	df9c0100 	svcle	0x009c0100
    10f0:	1c000009 	stcne	0, cr0, [r0], {9}
    10f4:	00000031 	andeq	r0, r0, r1, lsr r0
    10f8:	00001322 	andeq	r1, r0, r2, lsr #6
    10fc:	05e31d00 	strbeq	r1, [r3, #3328]!	; 0xd00
    1100:	56010000 	strpl	r0, [r1], -r0
    1104:	40001148 	andmi	r1, r0, r8, asr #2
    1108:	00000034 	andeq	r0, r0, r4, lsr r0
    110c:	0a049c01 	beq	128118 <IRQ_STACK_SIZE+0x120118>
    1110:	771e0000 	ldrvc	r0, [lr, -r0]
    1114:	01007961 	tsteq	r0, r1, ror #18
    1118:	00003c56 	andeq	r3, r0, r6, asr ip
    111c:	00134300 	andseq	r4, r3, r0, lsl #6
    1120:	45250000 	strmi	r0, [r5, #-0]!
    1124:	01000006 	tsteq	r0, r6
    1128:	00117c5d 	andseq	r7, r1, sp, asr ip
    112c:	00003040 	andeq	r3, r0, r0, asr #32
    1130:	1b9c0100 	blne	fe701538 <IRQ_STACK_BASE+0xba701538>
    1134:	00000043 	andeq	r0, r0, r3, asr #32
    1138:	400011ac 	andmi	r1, r0, ip, lsr #3
    113c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1140:	0a329c01 	beq	ca814c <STACK_SIZE+0x4a814c>
    1144:	4f1c0000 	svcmi	0x001c0000
    1148:	64000000 	strvs	r0, [r0], #-0
    114c:	00000013 	andeq	r0, r0, r3, lsl r0
    1150:	0005aa1d 	andeq	sl, r5, sp, lsl sl
    1154:	c86a0100 	stmdagt	sl!, {r8}^
    1158:	20400011 	subcs	r0, r0, r1, lsl r0
    115c:	01000000 	mrseq	r0, (UNDEF: 0)
    1160:	000a669c 	muleq	sl, ip, r6
    1164:	65731e00 	ldrbvs	r1, [r3, #-3584]!	; 0xfffff200
    1168:	6a010074 	bvs	41340 <IRQ_STACK_SIZE+0x39340>
    116c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1170:	00001385 	andeq	r1, r0, r5, lsl #7
    1174:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    1178:	3c6a0100 	stfcce	f0, [sl], #-0
    117c:	a6000000 	strge	r0, [r0], -r0
    1180:	00000013 	andeq	r0, r0, r3, lsl r0
    1184:	0005481d 	andeq	r4, r5, sp, lsl r8
    1188:	e8700100 	ldmda	r0!, {r8}^
    118c:	34400011 	strbcc	r0, [r0], #-17	; 0xffffffef
    1190:	01000000 	mrseq	r0, (UNDEF: 0)
    1194:	000a8b9c 	muleq	sl, ip, fp
    1198:	61771e00 	cmnvs	r7, r0, lsl #28
    119c:	70010079 	andvc	r0, r1, r9, ror r0
    11a0:	0000003c 	andeq	r0, r0, ip, lsr r0
    11a4:	000013c7 	andeq	r1, r0, r7, asr #7
    11a8:	00d62600 	sbcseq	r2, r6, r0, lsl #12
    11ac:	121c0000 	andsne	r0, ip, #0
    11b0:	00304000 	eorseq	r4, r0, r0
    11b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    11b8:	00005a1b 	andeq	r5, r0, fp, lsl sl
    11bc:	00124c00 	andseq	r4, r2, r0, lsl #24
    11c0:	00001c40 	andeq	r1, r0, r0, asr #24
    11c4:	b79c0100 	ldrlt	r0, [ip, r0, lsl #2]
    11c8:	1c00000a 	stcne	0, cr0, [r0], {10}
    11cc:	00000066 	andeq	r0, r0, r6, rrx
    11d0:	000013e8 	andeq	r1, r0, r8, ror #7
    11d4:	036e1d00 	cmneq	lr, #0, 26
    11d8:	84010000 	strhi	r0, [r1], #-0
    11dc:	40001268 	andmi	r1, r0, r8, ror #4
    11e0:	00000020 	andeq	r0, r0, r0, lsr #32
    11e4:	0aeb9c01 	beq	ffae81f0 <IRQ_STACK_BASE+0xbbae81f0>
    11e8:	731e0000 	tstvc	lr, #0
    11ec:	01007465 	tsteq	r0, r5, ror #8
    11f0:	00003c84 	andeq	r3, r0, r4, lsl #25
    11f4:	00140900 	andseq	r0, r4, r0, lsl #18
    11f8:	61771e00 	cmnvs	r7, r0, lsl #28
    11fc:	84010079 	strhi	r0, [r1], #-121	; 0xffffff87
    1200:	0000003c 	andeq	r0, r0, ip, lsr r0
    1204:	0000142a 	andeq	r1, r0, sl, lsr #8
    1208:	05861d00 	streq	r1, [r6, #3328]	; 0xd00
    120c:	8a010000 	bhi	41214 <IRQ_STACK_SIZE+0x39214>
    1210:	40001288 	andmi	r1, r0, r8, lsl #5
    1214:	00000034 	andeq	r0, r0, r4, lsr r0
    1218:	0b109c01 	bleq	428224 <IRQ_STACK_SIZE+0x420224>
    121c:	771e0000 	ldrvc	r0, [lr, -r0]
    1220:	01007961 	tsteq	r0, r1, ror #18
    1224:	00003c8a 	andeq	r3, r0, sl, lsl #25
    1228:	00144b00 	andseq	r4, r4, r0, lsl #22
    122c:	711b0000 	tstvc	fp, r0
    1230:	bc000000 	stclt	0, cr0, [r0], {-0}
    1234:	44400012 	strbmi	r0, [r0], #-18	; 0xffffffee
    1238:	01000000 	mrseq	r0, (UNDEF: 0)
    123c:	000b5d9c 	muleq	fp, ip, sp
    1240:	007d1c00 	rsbseq	r1, sp, r0, lsl #24
    1244:	146c0000 	strbtne	r0, [ip], #-0
    1248:	881c0000 	ldmdahi	ip, {}	; <UNPREDICTABLE>
    124c:	a0000000 	andge	r0, r0, r0
    1250:	1c000014 	stcne	0, cr0, [r0], {20}
    1254:	00000093 	muleq	r0, r3, r0
    1258:	000014c1 	andeq	r1, r0, r1, asr #9
    125c:	00009e27 	andeq	r9, r0, r7, lsr #28
    1260:	11530100 	cmpne	r3, r0, lsl #2
    1264:	000000a9 	andeq	r0, r0, r9, lsr #1
    1268:	000014ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    126c:	0000b228 	andeq	fp, r0, r8, lsr #4
    1270:	28510100 	ldmdacs	r1, {r8}^
    1274:	000000bd 	strheq	r0, [r0], -sp
    1278:	1b005c01 	blne	18284 <IRQ_STACK_SIZE+0x10284>
    127c:	000000de 	ldrdeq	r0, [r0], -lr
    1280:	40001300 	andmi	r1, r0, r0, lsl #6
    1284:	00000048 	andeq	r0, r0, r8, asr #32
    1288:	0baa9c01 	bleq	feaa8294 <IRQ_STACK_BASE+0xbaaa8294>
    128c:	ea1c0000 	b	701294 <IRQ_STACK_SIZE+0x6f9294>
    1290:	36000000 	strcc	r0, [r0], -r0
    1294:	1c000015 	stcne	0, cr0, [r0], {21}
    1298:	000000f5 	strdeq	r0, [r0], -r5
    129c:	0000156a 	andeq	r1, r0, sl, ror #10
    12a0:	0001001c 	andeq	r0, r1, ip, lsl r0
    12a4:	00158b00 	andseq	r8, r5, r0, lsl #22
    12a8:	010b2700 	tsteq	fp, r0, lsl #14
    12ac:	53010000 	movwpl	r0, #4096	; 0x1000
    12b0:	00011611 	andeq	r1, r1, r1, lsl r6
    12b4:	0015c900 	andseq	ip, r5, r0, lsl #18
    12b8:	011f2800 	tsteq	pc, r0, lsl #16
    12bc:	50010000 	andpl	r0, r1, r0
    12c0:	00012a28 	andeq	r2, r1, r8, lsr #20
    12c4:	005c0100 	subseq	r0, ip, r0, lsl #2
    12c8:	0005bb1d 	andeq	fp, r5, sp, lsl fp
    12cc:	48b60100 	ldmmi	r6!, {r8}
    12d0:	a8400013 	stmdage	r0, {r0, r1, r4}^
    12d4:	01000000 	mrseq	r0, (UNDEF: 0)
    12d8:	000c8f9c 	muleq	ip, ip, pc	; <UNPREDICTABLE>
    12dc:	00692900 	rsbeq	r2, r9, r0, lsl #18
    12e0:	00c9b801 	sbceq	fp, r9, r1, lsl #16
    12e4:	16000000 	strne	r0, [r0], -r0
    12e8:	6a290000 	bvs	a412f0 <STACK_SIZE+0x2412f0>
    12ec:	c9b80100 	ldmibgt	r8!, {r8}
    12f0:	13000000 	movwne	r0, #0
    12f4:	2a000016 	bcs	1354 <ABORT_STACK_SIZE+0xf54>
    12f8:	0000096d 	andeq	r0, r0, sp, ror #18
    12fc:	4000138c 	andmi	r1, r0, ip, lsl #7
    1300:	00000018 	andeq	r0, r0, r8, lsl r0
    1304:	0c15c601 	ldceq	6, cr12, [r5], {1}
    1308:	90180000 	andsls	r0, r8, r0
    130c:	8f400013 	svchi	0x00400013
    1310:	2b00001b 	blcs	1384 <ABORT_STACK_SIZE+0xf84>
    1314:	400013a4 	andmi	r1, r0, r4, lsr #7
    1318:	00001b68 	andeq	r1, r0, r8, ror #22
    131c:	01530123 	cmpeq	r3, r3, lsr #2
    1320:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1324:	01233001 	teqeq	r3, r1
    1328:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    132c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1330:	2c0000eb 	stccs	0, cr0, [r0], {235}	; 0xeb
    1334:	000000d6 	ldrdeq	r0, [r0], -r6
    1338:	400013a4 	andmi	r1, r0, r4, lsr #7
    133c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1340:	5818c701 	ldmdapl	r8, {r0, r8, r9, sl, lr, pc}
    1344:	96400013 			; <UNDEFINED> instruction: 0x96400013
    1348:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    134c:	40001360 	andmi	r1, r0, r0, ror #6
    1350:	00001b9d 	muleq	r0, sp, fp
    1354:	00137422 	andseq	r7, r3, r2, lsr #8
    1358:	001ba440 	andseq	sl, fp, r0, asr #8
    135c:	000c4f00 	andeq	r4, ip, r0, lsl #30
    1360:	50012300 	andpl	r2, r1, r0, lsl #6
    1364:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; f65 <ABORT_STACK_SIZE+0xb65>
    1368:	21007524 	tstcs	r0, r4, lsr #10
    136c:	138c1800 	orrne	r1, ip, #0, 16
    1370:	1bb54000 	blne	fed51378 <IRQ_STACK_BASE+0xbad51378>
    1374:	d4180000 	ldrle	r0, [r8], #-0
    1378:	bc400013 	mcrrlt	0, 1, r0, r0, cr3
    137c:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1380:	400013d8 	ldrdmi	r1, [r0], -r8
    1384:	00001bc3 	andeq	r1, r0, r3, asr #23
    1388:	0013dc18 	andseq	sp, r3, r8, lsl ip
    138c:	001bca40 	andseq	ip, fp, r0, asr #20
    1390:	13e01800 	mvnne	r1, #0, 16
    1394:	1bd14000 	blne	ff45139c <IRQ_STACK_BASE+0xbb45139c>
    1398:	e4180000 	ldr	r0, [r8], #-0
    139c:	d8400013 	stmdale	r0, {r0, r1, r4}^
    13a0:	1900001b 	stmdbne	r0, {r0, r1, r3, r4}
    13a4:	400013f0 	strdmi	r1, [r0], -r0
    13a8:	00001bdf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    13ac:	05302d00 	ldreq	r2, [r0, #-3328]!	; 0xfffff300
    13b0:	33010000 	movwcc	r0, #4096	; 0x1000
    13b4:	311d0101 	tstcc	sp, r1, lsl #2
    13b8:	01000006 	tsteq	r0, r6
    13bc:	0013f0d1 	ldrsbeq	pc, [r3], -r1	; <UNPREDICTABLE>
    13c0:	0008dc40 	andeq	sp, r8, r0, asr #24
    13c4:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    13c8:	29000012 	stmdbcs	r0, {r1, r4}
    13cc:	d3010069 	movwle	r0, #4201	; 0x1069
    13d0:	000000c9 	andeq	r0, r0, r9, asr #1
    13d4:	0000164a 	andeq	r1, r0, sl, asr #12
    13d8:	01006a29 	tsteq	r0, r9, lsr #20
    13dc:	0000c9d3 	ldrdeq	ip, [r0], -r3
    13e0:	00165d00 	andseq	r5, r6, r0, lsl #26
    13e4:	096d2a00 	stmdbeq	sp!, {r9, fp, sp}^
    13e8:	14380000 	ldrtne	r0, [r8], #-0
    13ec:	00184000 	andseq	r4, r8, r0
    13f0:	e1010000 	mrs	r0, (UNDEF: 1)
    13f4:	00000d03 	andeq	r0, r0, r3, lsl #26
    13f8:	00143c18 	andseq	r3, r4, r8, lsl ip
    13fc:	001b8f40 	andseq	r8, fp, r0, asr #30
    1400:	14502b00 	ldrbne	r2, [r0], #-2816	; 0xfffff500
    1404:	1b684000 	blne	1a1140c <STACK_SIZE+0x121140c>
    1408:	01230000 	teqeq	r3, r0
    140c:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1410:	30015201 	andcc	r5, r1, r1, lsl #4
    1414:	01510123 	cmpeq	r1, r3, lsr #2
    1418:	50012330 	andpl	r2, r1, r0, lsr r3
    141c:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1420:	00d62c00 	sbcseq	r2, r6, r0, lsl #24
    1424:	14500000 	ldrbne	r0, [r0], #-0
    1428:	002c4000 	eoreq	r4, ip, r0
    142c:	e2010000 	and	r0, r1, #0
    1430:	000c8f20 	andeq	r8, ip, r0, lsr #30
    1434:	00148c00 	andseq	r8, r4, r0, lsl #24
    1438:	0003b840 	andeq	fp, r3, r0, asr #16
    143c:	41e70100 	mvnmi	r0, r0, lsl #2
    1440:	0c000012 	stceq	0, cr0, [r0], {18}
    1444:	00000071 	andeq	r0, r0, r1, ror r0
    1448:	4000148c 	andmi	r1, r0, ip, lsl #9
    144c:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1450:	74013501 	strvc	r3, [r1], #-1281	; 0xfffffaff
    1454:	0d00000d 	stceq	0, cr0, [r0, #-52]	; 0xffffffcc
    1458:	0000009e 	muleq	r0, lr, r0
    145c:	930e0c22 	movwls	r0, #60450	; 0xec22
    1460:	00000000 	andeq	r0, r0, r0
    1464:	0000880f 	andeq	r8, r0, pc, lsl #16
    1468:	dfffff00 	svcle	0x00ffff00
    146c:	007d0e0c 	rsbseq	r0, sp, ip, lsl #28
    1470:	10000000 	andne	r0, r0, r0
    1474:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1478:	0000a911 	andeq	sl, r0, r1, lsl r9
    147c:	00169400 	andseq	r9, r6, r0, lsl #8
    1480:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1484:	16e30000 	strbtne	r0, [r3], r0
    1488:	bd120000 	ldclt	0, cr0, [r2, #-0]
    148c:	cd000000 	stcgt	0, cr0, [r0, #-0]
    1490:	71130000 	tstvc	r3, r0
    1494:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1498:	ec400015 	mcrr	0, 1, r0, r0, cr5
    149c:	01000000 	mrseq	r0, (UNDEF: 0)
    14a0:	0dbe0136 	ldfeqs	f0, [lr, #216]!	; 0xd8
    14a4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    14a8:	14000000 	strne	r0, [r0], #-0
    14ac:	00000093 	muleq	r0, r3, r0
    14b0:	00008814 	andeq	r8, r0, r4, lsl r8
    14b4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    14b8:	78150000 	ldmdavc	r5, {}	; <UNPREDICTABLE>
    14bc:	ec400015 	mcrr	0, 1, r0, r0, cr5
    14c0:	11000000 	mrsne	r0, (UNDEF: 0)
    14c4:	000000a9 	andeq	r0, r0, r9, lsr #1
    14c8:	0000171e 	andeq	r1, r0, lr, lsl r7
    14cc:	0000b211 	andeq	fp, r0, r1, lsl r2
    14d0:	00176100 	andseq	r6, r7, r0, lsl #2
    14d4:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    14d8:	00000000 	andeq	r0, r0, r0
    14dc:	0000710c 	andeq	r7, r0, ip, lsl #2
    14e0:	00166400 	andseq	r6, r6, r0, lsl #8
    14e4:	0003e840 	andeq	lr, r3, r0, asr #16
    14e8:	01370100 	teqeq	r7, r0, lsl #2
    14ec:	00000e04 	andeq	r0, r0, r4, lsl #28
    14f0:	00009e14 	andeq	r9, r0, r4, lsl lr
    14f4:	00931400 	addseq	r1, r3, r0, lsl #8
    14f8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    14fc:	14000000 	strne	r0, [r0], #-0
    1500:	0000007d 	andeq	r0, r0, sp, ror r0
    1504:	0003e810 	andeq	lr, r3, r0, lsl r8
    1508:	00a91100 	adceq	r1, r9, r0, lsl #2
    150c:	17b50000 	ldrne	r0, [r5, r0]!
    1510:	b2110000 	andslt	r0, r1, #0
    1514:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    1518:	16000017 			; <UNDEFINED> instruction: 0x16000017
    151c:	000000bd 	strheq	r0, [r0], -sp
    1520:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1524:	60000000 	andvs	r0, r0, r0
    1528:	08400017 	stmdaeq	r0, {r0, r1, r2, r4}^
    152c:	01000004 	tsteq	r0, r4
    1530:	0e4a0138 	mcreq	1, 2, r0, cr10, cr8, {1}
    1534:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1538:	14000000 	strne	r0, [r0], #-0
    153c:	00000093 	muleq	r0, r3, r0
    1540:	00008814 	andeq	r8, r0, r4, lsl r8
    1544:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1548:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    154c:	11000004 	tstne	r0, r4
    1550:	000000a9 	andeq	r0, r0, r9, lsr #1
    1554:	00001825 	andeq	r1, r0, r5, lsr #16
    1558:	0000b211 	andeq	fp, r0, r1, lsl r2
    155c:	00185000 	andseq	r5, r8, r0
    1560:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1564:	00000000 	andeq	r0, r0, r0
    1568:	00007113 	andeq	r7, r0, r3, lsl r1
    156c:	00179000 	andseq	r9, r7, r0
    1570:	00002040 	andeq	r2, r0, r0, asr #32
    1574:	01390100 	teqeq	r9, r0, lsl #2
    1578:	00000e94 	muleq	r0, r4, lr
    157c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1580:	00931400 	addseq	r1, r3, r0, lsl #8
    1584:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1588:	14000000 	strne	r0, [r0], #-0
    158c:	0000007d 	andeq	r0, r0, sp, ror r0
    1590:	00179015 	andseq	r9, r7, r5, lsl r0
    1594:	00002040 	andeq	r2, r0, r0, asr #32
    1598:	00a91100 	adceq	r1, r9, r0, lsl #2
    159c:	18630000 	stmdane	r3!, {}^	; <UNPREDICTABLE>
    15a0:	b2170000 	andslt	r0, r7, #0
    15a4:	04000000 	streq	r0, [r0], #-0
    15a8:	16440011 			; <UNDEFINED> instruction: 0x16440011
    15ac:	000000bd 	strheq	r0, [r0], -sp
    15b0:	71130000 	tstvc	r3, r0
    15b4:	b0000000 	andlt	r0, r0, r0
    15b8:	e8400017 	stmda	r0, {r0, r1, r2, r4}^
    15bc:	01000000 	mrseq	r0, (UNDEF: 0)
    15c0:	0ede013c 	mrceq	1, 6, r0, cr14, cr12, {1}
    15c4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    15c8:	14000000 	strne	r0, [r0], #-0
    15cc:	00000093 	muleq	r0, r3, r0
    15d0:	00008814 	andeq	r8, r0, r4, lsl r8
    15d4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    15d8:	b0150000 	andslt	r0, r5, r0
    15dc:	e8400017 	stmda	r0, {r0, r1, r2, r4}^
    15e0:	11000000 	mrsne	r0, (UNDEF: 0)
    15e4:	000000a9 	andeq	r0, r0, r9, lsr #1
    15e8:	00001883 	andeq	r1, r0, r3, lsl #17
    15ec:	0000b211 	andeq	fp, r0, r1, lsl r2
    15f0:	0018d200 	andseq	sp, r8, r0, lsl #4
    15f4:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    15f8:	00000000 	andeq	r0, r0, r0
    15fc:	0000710c 	andeq	r7, r0, ip, lsl #2
    1600:	00189800 	andseq	r9, r8, r0, lsl #16
    1604:	00042840 	andeq	r2, r4, r0, asr #16
    1608:	01480100 	mrseq	r0, (UNDEF: 88)
    160c:	00000f24 	andeq	r0, r0, r4, lsr #30
    1610:	00009e14 	andeq	r9, r0, r4, lsl lr
    1614:	00931400 	addseq	r1, r3, r0, lsl #8
    1618:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    161c:	14000000 	strne	r0, [r0], #-0
    1620:	0000007d 	andeq	r0, r0, sp, ror r0
    1624:	00042810 	andeq	r2, r4, r0, lsl r8
    1628:	00a91100 	adceq	r1, r9, r0, lsl #2
    162c:	19430000 	stmdbne	r3, {}^	; <UNPREDICTABLE>
    1630:	b2110000 	andslt	r0, r1, #0
    1634:	87000000 	strhi	r0, [r0, -r0]
    1638:	16000019 			; <UNDEFINED> instruction: 0x16000019
    163c:	000000bd 	strheq	r0, [r0], -sp
    1640:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1644:	9c000000 	stcls	0, cr0, [r0], {-0}
    1648:	80400018 	subhi	r0, r0, r8, lsl r0
    164c:	01000004 	tsteq	r0, r4
    1650:	0f6a013f 	svceq	0x006a013f
    1654:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1658:	14000000 	strne	r0, [r0], #-0
    165c:	00000093 	muleq	r0, r3, r0
    1660:	00008814 	andeq	r8, r0, r4, lsl r8
    1664:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1668:	80100000 	andshi	r0, r0, r0
    166c:	11000004 	tstne	r0, r4
    1670:	000000a9 	andeq	r0, r0, r9, lsr #1
    1674:	000019cf 	andeq	r1, r0, pc, asr #19
    1678:	0000b211 	andeq	fp, r0, r1, lsl r2
    167c:	001a1300 	andseq	r1, sl, r0, lsl #6
    1680:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1684:	00000000 	andeq	r0, r0, r0
    1688:	0000710c 	andeq	r7, r0, ip, lsl #2
    168c:	0018bc00 	andseq	fp, r8, r0, lsl #24
    1690:	0004d040 	andeq	sp, r4, r0, asr #32
    1694:	01400100 	mrseq	r0, (UNDEF: 80)
    1698:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    169c:	00009e14 	andeq	r9, r0, r4, lsl lr
    16a0:	00931400 	addseq	r1, r3, r0, lsl #8
    16a4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    16a8:	14000000 	strne	r0, [r0], #-0
    16ac:	0000007d 	andeq	r0, r0, sp, ror r0
    16b0:	0004d010 	andeq	sp, r4, r0, lsl r0
    16b4:	00a91100 	adceq	r1, r9, r0, lsl #2
    16b8:	1a5b0000 	bne	16c16c0 <STACK_SIZE+0xec16c0>
    16bc:	b2110000 	andslt	r0, r1, #0
    16c0:	87000000 	strhi	r0, [r0, -r0]
    16c4:	1600001a 			; <UNDEFINED> instruction: 0x1600001a
    16c8:	000000bd 	strheq	r0, [r0], -sp
    16cc:	710c0000 	mrsvc	r0, (UNDEF: 12)
    16d0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    16d4:	10400018 	subne	r0, r0, r8, lsl r0
    16d8:	01000005 	tsteq	r0, r5
    16dc:	0ff60141 	svceq	0x00f60141
    16e0:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    16e4:	14000000 	strne	r0, [r0], #-0
    16e8:	00000093 	muleq	r0, r3, r0
    16ec:	00008814 	andeq	r8, r0, r4, lsl r8
    16f0:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    16f4:	10100000 	andsne	r0, r0, r0
    16f8:	11000005 	tstne	r0, r5
    16fc:	000000a9 	andeq	r0, r0, r9, lsr #1
    1700:	00001aaf 	andeq	r1, r0, pc, lsr #21
    1704:	0000b211 	andeq	fp, r0, r1, lsl r2
    1708:	001ae700 	andseq	lr, sl, r0, lsl #14
    170c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1710:	00000000 	andeq	r0, r0, r0
    1714:	0000710c 	andeq	r7, r0, ip, lsl #2
    1718:	0018ec00 	andseq	lr, r8, r0, lsl #24
    171c:	00055040 	andeq	r5, r5, r0, asr #32
    1720:	01420100 	mrseq	r0, (UNDEF: 82)
    1724:	0000103c 	andeq	r1, r0, ip, lsr r0
    1728:	00009e14 	andeq	r9, r0, r4, lsl lr
    172c:	00931400 	addseq	r1, r3, r0, lsl #8
    1730:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1734:	14000000 	strne	r0, [r0], #-0
    1738:	0000007d 	andeq	r0, r0, sp, ror r0
    173c:	00055010 	andeq	r5, r5, r0, lsl r0
    1740:	00a91100 	adceq	r1, r9, r0, lsl #2
    1744:	1b2f0000 	blne	bc174c <STACK_SIZE+0x3c174c>
    1748:	b2110000 	andslt	r0, r1, #0
    174c:	67000000 	strvs	r0, [r0, -r0]
    1750:	1600001b 			; <UNDEFINED> instruction: 0x1600001b
    1754:	000000bd 	strheq	r0, [r0], -sp
    1758:	710c0000 	mrsvc	r0, (UNDEF: 12)
    175c:	00000000 	andeq	r0, r0, r0
    1760:	b0400019 	sublt	r0, r0, r9, lsl r0
    1764:	01000005 	tsteq	r0, r5
    1768:	10820143 	addne	r0, r2, r3, asr #2
    176c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1770:	14000000 	strne	r0, [r0], #-0
    1774:	00000093 	muleq	r0, r3, r0
    1778:	00008814 	andeq	r8, r0, r4, lsl r8
    177c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1780:	b0100000 	andslt	r0, r0, r0
    1784:	11000005 	tstne	r0, r5
    1788:	000000a9 	andeq	r0, r0, r9, lsr #1
    178c:	00001b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    1790:	0000b211 	andeq	fp, r0, r1, lsl r2
    1794:	001bd700 	andseq	sp, fp, r0, lsl #14
    1798:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    179c:	00000000 	andeq	r0, r0, r0
    17a0:	0000710c 	andeq	r7, r0, ip, lsl #2
    17a4:	00190400 	andseq	r0, r9, r0, lsl #8
    17a8:	00060840 	andeq	r0, r6, r0, asr #16
    17ac:	01440100 	mrseq	r0, (UNDEF: 84)
    17b0:	000010c8 	andeq	r1, r0, r8, asr #1
    17b4:	00009e14 	andeq	r9, r0, r4, lsl lr
    17b8:	00931400 	addseq	r1, r3, r0, lsl #8
    17bc:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    17c0:	14000000 	strne	r0, [r0], #-0
    17c4:	0000007d 	andeq	r0, r0, sp, ror r0
    17c8:	00060810 	andeq	r0, r6, r0, lsl r8
    17cc:	00a91100 	adceq	r1, r9, r0, lsl #2
    17d0:	1c0f0000 	stcne	0, cr0, [pc], {-0}
    17d4:	b2110000 	andslt	r0, r1, #0
    17d8:	53000000 	movwpl	r0, #0
    17dc:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    17e0:	000000bd 	strheq	r0, [r0], -sp
    17e4:	710c0000 	mrsvc	r0, (UNDEF: 12)
    17e8:	34000000 	strcc	r0, [r0], #-0
    17ec:	68400019 	stmdavs	r0, {r0, r3, r4}^
    17f0:	01000006 	tsteq	r0, r6
    17f4:	110e0145 	tstne	lr, r5, asr #2
    17f8:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    17fc:	14000000 	strne	r0, [r0], #-0
    1800:	00000093 	muleq	r0, r3, r0
    1804:	00008814 	andeq	r8, r0, r4, lsl r8
    1808:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    180c:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
    1810:	11000006 	tstne	r0, r6
    1814:	000000a9 	andeq	r0, r0, r9, lsr #1
    1818:	00001c9b 	muleq	r0, fp, ip
    181c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1820:	001cd300 	andseq	sp, ip, r0, lsl #6
    1824:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1828:	00000000 	andeq	r0, r0, r0
    182c:	0000710c 	andeq	r7, r0, ip, lsl #2
    1830:	00198c00 	andseq	r8, r9, r0, lsl #24
    1834:	0006d040 	andeq	sp, r6, r0, asr #32
    1838:	01460100 	mrseq	r0, (UNDEF: 86)
    183c:	00001154 	andeq	r1, r0, r4, asr r1
    1840:	00009e14 	andeq	r9, r0, r4, lsl lr
    1844:	00931400 	addseq	r1, r3, r0, lsl #8
    1848:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    184c:	14000000 	strne	r0, [r0], #-0
    1850:	0000007d 	andeq	r0, r0, sp, ror r0
    1854:	0006d010 	andeq	sp, r6, r0, lsl r0
    1858:	00a91100 	adceq	r1, r9, r0, lsl #2
    185c:	1d0b0000 	stcne	0, cr0, [fp, #-0]
    1860:	b2110000 	andslt	r0, r1, #0
    1864:	4f000000 	svcmi	0x00000000
    1868:	1600001d 			; <UNDEFINED> instruction: 0x1600001d
    186c:	000000bd 	strheq	r0, [r0], -sp
    1870:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1874:	10000000 	andne	r0, r0, r0
    1878:	2840001a 	stmdacs	r0, {r1, r3, r4}^
    187c:	01000007 	tsteq	r0, r7
    1880:	119a0147 	orrsne	r0, sl, r7, asr #2
    1884:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1888:	14000000 	strne	r0, [r0], #-0
    188c:	00000093 	muleq	r0, r3, r0
    1890:	00008814 	andeq	r8, r0, r4, lsl r8
    1894:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1898:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    189c:	11000007 	tstne	r0, r7
    18a0:	000000a9 	andeq	r0, r0, r9, lsr #1
    18a4:	00001d97 	muleq	r0, r7, sp
    18a8:	0000b211 	andeq	fp, r0, r1, lsl r2
    18ac:	001ddb00 	andseq	sp, sp, r0, lsl #22
    18b0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    18b4:	00000000 	andeq	r0, r0, r0
    18b8:	00007113 	andeq	r7, r0, r3, lsl r1
    18bc:	001aa400 	andseq	sl, sl, r0, lsl #8
    18c0:	00011440 	andeq	r1, r1, r0, asr #8
    18c4:	014a0100 	mrseq	r0, (UNDEF: 90)
    18c8:	000011e4 	andeq	r1, r0, r4, ror #3
    18cc:	00009e14 	andeq	r9, r0, r4, lsl lr
    18d0:	00931400 	addseq	r1, r3, r0, lsl #8
    18d4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    18d8:	14000000 	strne	r0, [r0], #-0
    18dc:	0000007d 	andeq	r0, r0, sp, ror r0
    18e0:	001aa415 	andseq	sl, sl, r5, lsl r4
    18e4:	00011440 	andeq	r1, r1, r0, asr #8
    18e8:	00a91100 	adceq	r1, r9, r0, lsl #2
    18ec:	1e230000 	cdpne	0, 2, cr0, cr3, cr0, {0}
    18f0:	b2110000 	andslt	r0, r1, #0
    18f4:	72000000 	andvc	r0, r0, #0
    18f8:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    18fc:	000000bd 	strheq	r0, [r0], -sp
    1900:	71130000 	tstvc	r3, r0
    1904:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    1908:	e440001b 	strb	r0, [r0], #-27	; 0xffffffe5
    190c:	01000000 	mrseq	r0, (UNDEF: 0)
    1910:	122e014b 	eorne	r0, lr, #-1073741806	; 0xc0000012
    1914:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1918:	14000000 	strne	r0, [r0], #-0
    191c:	00000093 	muleq	r0, r3, r0
    1920:	00008814 	andeq	r8, r0, r4, lsl r8
    1924:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1928:	b8150000 	ldmdalt	r5, {}	; <UNPREDICTABLE>
    192c:	e440001b 	strb	r0, [r0], #-27	; 0xffffffe5
    1930:	11000000 	mrsne	r0, (UNDEF: 0)
    1934:	000000a9 	andeq	r0, r0, r9, lsr #1
    1938:	00001ee3 	andeq	r1, r0, r3, ror #29
    193c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1940:	001f2600 	andseq	r2, pc, r0, lsl #12
    1944:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1948:	00000000 	andeq	r0, r0, r0
    194c:	001ca818 	andseq	sl, ip, r8, lsl r8
    1950:	001af240 	andseq	pc, sl, r0, asr #4
    1954:	1cb41800 	ldcne	8, cr1, [r4]
    1958:	1b034000 	blne	d1960 <IRQ_STACK_SIZE+0xc9960>
    195c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1960:	40001408 	andmi	r1, r0, r8, lsl #8
    1964:	00001b96 	muleq	r0, r6, fp
    1968:	00140c18 	andseq	r0, r4, r8, lsl ip
    196c:	001b9d40 	andseq	r9, fp, r0, asr #26
    1970:	14202200 	strtne	r2, [r0], #-512	; 0xfffffe00
    1974:	1ba44000 	blne	fe91197c <IRQ_STACK_BASE+0xba91197c>
    1978:	126c0000 	rsbne	r0, ip, #0
    197c:	01230000 	teqeq	r3, r0
    1980:	7f740750 	svcvc	0x00740750
    1984:	00752435 	rsbseq	r2, r5, r5, lsr r4
    1988:	38180021 	ldmdacc	r8, {r0, r5}
    198c:	b5400014 	strblt	r0, [r0, #-20]	; 0xffffffec
    1990:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1994:	40001480 	andmi	r1, r0, r0, lsl #9
    1998:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    199c:	00148418 	andseq	r8, r4, r8, lsl r4
    19a0:	001bc340 	andseq	ip, fp, r0, asr #6
    19a4:	14881800 	strne	r1, [r8], #2048	; 0x800
    19a8:	1bca4000 	blne	ff2919b0 <IRQ_STACK_BASE+0xbb2919b0>
    19ac:	b8180000 	ldmdalt	r8, {}	; <UNPREDICTABLE>
    19b0:	d140001c 	cmple	r0, ip, lsl r0
    19b4:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    19b8:	40001cbc 			; <UNDEFINED> instruction: 0x40001cbc
    19bc:	00001bd8 	ldrdeq	r1, [r0], -r8
    19c0:	001cc018 	andseq	ip, ip, r8, lsl r0
    19c4:	001be640 	andseq	lr, fp, r0, asr #12
    19c8:	1ccc1900 	stclne	9, cr1, [ip], {0}
    19cc:	1bdf4000 	blne	ff7d19d4 <IRQ_STACK_BASE+0xbb7d19d4>
    19d0:	1d000000 	stcne	0, cr0, [r0, #-0]
    19d4:	0000038c 	andeq	r0, r0, ip, lsl #7
    19d8:	1cccef01 	stclne	15, cr14, [ip], {1}
    19dc:	00e04000 	rsceq	r4, r0, r0
    19e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    19e4:	00001442 	andeq	r1, r0, r2, asr #8
    19e8:	01006929 	tsteq	r0, r9, lsr #18
    19ec:	0000c9f1 	strdeq	ip, [r0], -r1
    19f0:	001f5300 	andseq	r5, pc, r0, lsl #6
    19f4:	006a2900 	rsbeq	r2, sl, r0, lsl #18
    19f8:	00c9f101 	sbceq	pc, r9, r1, lsl #2
    19fc:	1f660000 	svcne	0x00660000
    1a00:	6d130000 	ldcvs	0, cr0, [r3, #-0]
    1a04:	14000009 	strne	r0, [r0], #-9
    1a08:	1840001d 	stmdane	r0, {r0, r2, r3, r4}^
    1a0c:	01000000 	mrseq	r0, (UNDEF: 0)
    1a10:	13210100 	teqne	r1, #0, 2
    1a14:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    1a18:	8f40001d 	svchi	0x0040001d
    1a1c:	2b00001b 	blcs	1a90 <ABORT_STACK_SIZE+0x1690>
    1a20:	40001d2c 	andmi	r1, r0, ip, lsr #26
    1a24:	00001b68 	andeq	r1, r0, r8, ror #22
    1a28:	01530123 	cmpeq	r3, r3, lsr #2
    1a2c:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1a30:	01233001 	teqeq	r3, r1
    1a34:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1a38:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1a3c:	130000eb 	movwne	r0, #235	; 0xeb
    1a40:	000008e5 	andeq	r0, r0, r5, ror #17
    1a44:	40001d50 	andmi	r1, r0, r0, asr sp
    1a48:	00000048 	andeq	r0, r0, r8, asr #32
    1a4c:	a2010e01 	andge	r0, r1, #1, 28
    1a50:	22000013 	andcs	r0, r0, #19
    1a54:	40001d68 	andmi	r1, r0, r8, ror #26
    1a58:	00001b68 	andeq	r1, r0, r8, ror #22
    1a5c:	00001357 	andeq	r1, r0, r7, asr r3
    1a60:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    1a64:	2301200a 	movwcs	r2, #4106	; 0x100a
    1a68:	0a035101 	beq	d5e74 <IRQ_STACK_SIZE+0xcde74>
    1a6c:	01230110 	teqeq	r3, r0, lsl r1
    1a70:	ea090250 	b	2423b8 <IRQ_STACK_SIZE+0x23a3b8>
    1a74:	1d802200 	sfmne	f2, 4, [r0]
    1a78:	1b684000 	blne	1a11a80 <STACK_SIZE+0x1211a80>
    1a7c:	13750000 	cmnne	r5, #0
    1a80:	01230000 	teqeq	r3, r0
    1a84:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1a88:	30015101 	andcc	r5, r1, r1, lsl #2
    1a8c:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1a90:	2200e909 	andcs	lr, r0, #147456	; 0x24000
    1a94:	40001d94 	mulmi	r0, r4, sp
    1a98:	00001b68 	andeq	r1, r0, r8, ror #22
    1a9c:	00001398 	muleq	r0, r8, r3
    1aa0:	01530123 	cmpeq	r3, r3, lsr #2
    1aa4:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1aa8:	01233001 	teqeq	r3, r1
    1aac:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    1ab0:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1ab4:	981800eb 	ldmdals	r8, {r0, r1, r3, r5, r6, r7}
    1ab8:	8840001d 	stmdahi	r0, {r0, r2, r3, r4}^
    1abc:	0000001b 	andeq	r0, r0, fp, lsl r0
    1ac0:	001cdc18 	andseq	sp, ip, r8, lsl ip
    1ac4:	001b9640 	andseq	r9, fp, r0, asr #12
    1ac8:	1ce41800 	stclne	8, cr1, [r4]
    1acc:	1b9d4000 	blne	fe751ad4 <IRQ_STACK_BASE+0xba751ad4>
    1ad0:	e8180000 	ldmda	r8, {}	; <UNPREDICTABLE>
    1ad4:	bc40001c 	mcrrlt	0, 1, r0, r0, cr12
    1ad8:	2200001b 	andcs	r0, r0, #27
    1adc:	40001cfc 	strdmi	r1, [r0], -ip
    1ae0:	00001bed 	andeq	r1, r0, sp, ror #23
    1ae4:	000013d6 	ldrdeq	r1, [r0], -r6
    1ae8:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1aec:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1af0:	00210075 	eoreq	r0, r1, r5, ror r0
    1af4:	001d1418 	andseq	r1, sp, r8, lsl r4
    1af8:	001bb540 	andseq	fp, fp, r0, asr #10
    1afc:	1d402200 	sfmne	f2, 2, [r0, #-0]
    1b00:	1b684000 	blne	1a11b08 <STACK_SIZE+0x1211b08>
    1b04:	14020000 	strne	r0, [r2], #-0
    1b08:	01230000 	teqeq	r3, r0
    1b0c:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1b10:	30015201 	andcc	r5, r1, r1, lsl #4
    1b14:	01510123 	cmpeq	r1, r3, lsr #2
    1b18:	50012330 	andpl	r2, r1, r0, lsr r3
    1b1c:	00e80902 	rsceq	r0, r8, r2, lsl #18
    1b20:	001d4418 	andseq	r4, sp, r8, lsl r4
    1b24:	001bc340 	andseq	ip, fp, r0, asr #6
    1b28:	1d481800 	stclne	8, cr1, [r8, #-0]
    1b2c:	1bca4000 	blne	ff291b34 <IRQ_STACK_BASE+0xbb291b34>
    1b30:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    1b34:	3640001d 			; <UNDEFINED> instruction: 0x3640001d
    1b38:	18000001 	stmdane	r0, {r0}
    1b3c:	40001d50 	andmi	r1, r0, r0, asr sp
    1b40:	00001bd1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    1b44:	001d9c18 	andseq	r9, sp, r8, lsl ip
    1b48:	001bd840 	andseq	sp, fp, r0, asr #16
    1b4c:	1da01800 	stcne	8, cr1, [r0]
    1b50:	1be64000 	blne	ff991b58 <IRQ_STACK_BASE+0xbb991b58>
    1b54:	ac190000 	ldcge	0, cr0, [r9], {-0}
    1b58:	df40001d 	svcle	0x0040001d
    1b5c:	0000001b 	andeq	r0, r0, fp, lsl r0
    1b60:	0004bd2e 	andeq	fp, r4, lr, lsr #26
    1b64:	01140100 	tsteq	r4, r0, lsl #2
    1b68:	40001dac 	andmi	r1, r0, ip, lsr #27
    1b6c:	000000f8 	strdeq	r0, [r0], -r8
    1b70:	15c39c01 	strbne	r9, [r3, #3073]	; 0xc01
    1b74:	692f0000 	stmdbvs	pc!, {}	; <UNPREDICTABLE>
    1b78:	01160100 	tsteq	r6, r0, lsl #2
    1b7c:	000000c9 	andeq	r0, r0, r9, asr #1
    1b80:	00001f9d 	muleq	r0, sp, pc	; <UNPREDICTABLE>
    1b84:	01006a2f 	tsteq	r0, pc, lsr #20
    1b88:	00c90116 	sbceq	r0, r9, r6, lsl r1
    1b8c:	1fb00000 	svcne	0x00b00000
    1b90:	6d130000 	ldcvs	0, cr0, [r3, #-0]
    1b94:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
    1b98:	1840001d 	stmdane	r0, {r0, r2, r3, r4}^
    1b9c:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba0:	14b10124 	ldrtne	r0, [r1], #292	; 0x124
    1ba4:	f4180000 			; <UNDEFINED> instruction: 0xf4180000
    1ba8:	8f40001d 	svchi	0x0040001d
    1bac:	2b00001b 	blcs	1c20 <ABORT_STACK_SIZE+0x1820>
    1bb0:	40001e08 	andmi	r1, r0, r8, lsl #28
    1bb4:	00001b68 	andeq	r1, r0, r8, ror #22
    1bb8:	01530123 	cmpeq	r3, r3, lsr #2
    1bbc:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1bc0:	01233001 	teqeq	r3, r1
    1bc4:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1bc8:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1bcc:	300000eb 	andcc	r0, r0, fp, ror #1
    1bd0:	000000d6 	ldrdeq	r0, [r0], -r6
    1bd4:	40001e08 	andmi	r1, r0, r8, lsl #28
    1bd8:	0000002c 	andeq	r0, r0, ip, lsr #32
    1bdc:	13012501 	movwne	r2, #5377	; 0x1501
    1be0:	000008e5 	andeq	r0, r0, r5, ror #17
    1be4:	40001e48 	andmi	r1, r0, r8, asr #28
    1be8:	00000048 	andeq	r0, r0, r8, asr #32
    1bec:	46012d01 	strmi	r2, [r1], -r1, lsl #26
    1bf0:	22000015 	andcs	r0, r0, #21
    1bf4:	40001e60 	andmi	r1, r0, r0, ror #28
    1bf8:	00001b68 	andeq	r1, r0, r8, ror #22
    1bfc:	000014f7 	strdeq	r1, [r0], -r7
    1c00:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    1c04:	2301200a 	movwcs	r2, #4106	; 0x100a
    1c08:	0a035101 	beq	d6014 <IRQ_STACK_SIZE+0xce014>
    1c0c:	01230110 	teqeq	r3, r0, lsl r1
    1c10:	ea090250 	b	242558 <IRQ_STACK_SIZE+0x23a558>
    1c14:	1e782200 	cdpne	2, 7, cr2, cr8, cr0, {0}
    1c18:	1b684000 	blne	1a11c20 <STACK_SIZE+0x1211c20>
    1c1c:	15170000 	ldrne	r0, [r7, #-0]
    1c20:	01230000 	teqeq	r3, r0
    1c24:	00740253 	rsbseq	r0, r4, r3, asr r2
    1c28:	02510123 	subseq	r0, r1, #-1073741816	; 0xc0000008
    1c2c:	01230074 	teqeq	r3, r4, ror r0
    1c30:	e9090250 	stmdb	r9, {r4, r6, r9}
    1c34:	1e8c2200 	cdpne	2, 8, cr2, cr12, cr0, {0}
    1c38:	1b684000 	blne	1a11c40 <STACK_SIZE+0x1211c40>
    1c3c:	153c0000 	ldrne	r0, [ip, #-0]!
    1c40:	01230000 	teqeq	r3, r0
    1c44:	00740253 	rsbseq	r0, r4, r3, asr r2
    1c48:	02520123 	subseq	r0, r2, #-1073741816	; 0xc0000008
    1c4c:	01230074 	teqeq	r3, r4, ror r0
    1c50:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    1c54:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c58:	901800eb 	andsls	r0, r8, fp, ror #1
    1c5c:	8840001e 	stmdahi	r0, {r1, r2, r3, r4}^
    1c60:	0000001b 	andeq	r0, r0, fp, lsl r0
    1c64:	001dbc18 	andseq	fp, sp, r8, lsl ip
    1c68:	001b9640 	andseq	r9, fp, r0, asr #12
    1c6c:	1dc41800 	stclne	8, cr1, [r4]
    1c70:	1b9d4000 	blne	fe751c78 <IRQ_STACK_BASE+0xba751c78>
    1c74:	d8220000 	stmdale	r2!, {}	; <UNPREDICTABLE>
    1c78:	a440001d 	strbge	r0, [r0], #-29	; 0xffffffe3
    1c7c:	7100001b 	tstvc	r0, fp, lsl r0
    1c80:	23000015 	movwcs	r0, #21
    1c84:	74075001 	strvc	r5, [r7], #-1
    1c88:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    1c8c:	18002100 	stmdane	r0, {r8, sp}
    1c90:	40001df0 	strdmi	r1, [r0], -r0
    1c94:	00001bb5 			; <UNDEFINED> instruction: 0x00001bb5
    1c98:	001e3818 	andseq	r3, lr, r8, lsl r8
    1c9c:	001bbc40 	andseq	fp, fp, r0, asr #24
    1ca0:	1e3c1800 	cdpne	8, 3, cr1, cr12, cr0, {0}
    1ca4:	1bc34000 	blne	ff0d1cac <IRQ_STACK_BASE+0xbb0d1cac>
    1ca8:	40180000 	andsmi	r0, r8, r0
    1cac:	ca40001e 	bgt	1001d2c <STACK_SIZE+0x801d2c>
    1cb0:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1cb4:	40001e44 	andmi	r1, r0, r4, asr #28
    1cb8:	00000136 	andeq	r0, r0, r6, lsr r1
    1cbc:	001e4818 	andseq	r4, lr, r8, lsl r8
    1cc0:	001bd140 	andseq	sp, fp, r0, asr #2
    1cc4:	1e941800 	cdpne	8, 9, cr1, cr4, cr0, {0}
    1cc8:	1bd84000 	blne	ff611cd0 <IRQ_STACK_BASE+0xbb611cd0>
    1ccc:	98180000 	ldmdals	r8, {}	; <UNPREDICTABLE>
    1cd0:	e640001e 			; <UNDEFINED> instruction: 0xe640001e
    1cd4:	1900001b 	stmdbne	r0, {r0, r1, r3, r4}
    1cd8:	40001ea4 	andmi	r1, r0, r4, lsr #29
    1cdc:	00001bdf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1ce0:	06112e00 	ldreq	r2, [r1], -r0, lsl #28
    1ce4:	6f010000 	svcvs	0x00010000
    1ce8:	001ea401 	andseq	sl, lr, r1, lsl #8
    1cec:	00084440 	andeq	r4, r8, r0, asr #8
    1cf0:	f29c0100 	vaddw.s16	q0, q6, d0
    1cf4:	0c00001a 	stceq	0, cr0, [r0], {26}
    1cf8:	000000de 	ldrdeq	r0, [r0], -lr
    1cfc:	40001eb8 			; <UNDEFINED> instruction: 0x40001eb8
    1d00:	00000758 	andeq	r0, r0, r8, asr r7
    1d04:	28017101 	stmdacs	r1, {r0, r8, ip, sp, lr}
    1d08:	0d000016 	stceq	0, cr0, [r0, #-88]	; 0xffffffa8
    1d0c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1d10:	000e0c22 	andeq	r0, lr, r2, lsr #24
    1d14:	00000001 	andeq	r0, r0, r1
    1d18:	0000f50f 	andeq	pc, r0, pc, lsl #10
    1d1c:	dfffff00 	svcle	0x00ffff00
    1d20:	00ea0e0c 	rsceq	r0, sl, ip, lsl #28
    1d24:	10000000 	andne	r0, r0, r0
    1d28:	00000758 	andeq	r0, r0, r8, asr r7
    1d2c:	00011611 	andeq	r1, r1, r1, lsl r6
    1d30:	001fe700 	andseq	lr, pc, r0, lsl #14
    1d34:	011f1100 	tsteq	pc, r0, lsl #2
    1d38:	20360000 	eorscs	r0, r6, r0
    1d3c:	2a120000 	bcs	481d44 <IRQ_STACK_SIZE+0x479d44>
    1d40:	cd000001 	stcgt	0, cr0, [r0, #-4]
    1d44:	de130000 	cdple	0, 1, cr0, cr3, cr0, {0}
    1d48:	a4000000 	strge	r0, [r0], #-0
    1d4c:	ec40001f 	mcrr	0, 1, r0, r0, cr15
    1d50:	01000000 	mrseq	r0, (UNDEF: 0)
    1d54:	16720172 			; <UNDEFINED> instruction: 0x16720172
    1d58:	0b140000 	bleq	501d60 <IRQ_STACK_SIZE+0x4f9d60>
    1d5c:	14000001 	strne	r0, [r0], #-1
    1d60:	00000100 	andeq	r0, r0, r0, lsl #2
    1d64:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    1d68:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    1d6c:	a4150000 	ldrge	r0, [r5], #-0
    1d70:	ec40001f 	mcrr	0, 1, r0, r0, cr15
    1d74:	11000000 	mrsne	r0, (UNDEF: 0)
    1d78:	00000116 	andeq	r0, r0, r6, lsl r1
    1d7c:	00002073 	andeq	r2, r0, r3, ror r0
    1d80:	00011f11 	andeq	r1, r1, r1, lsl pc
    1d84:	0020b600 	eoreq	fp, r0, r0, lsl #12
    1d88:	012a1600 	teqeq	sl, r0, lsl #12
    1d8c:	00000000 	andeq	r0, r0, r0
    1d90:	0000de0c 	andeq	sp, r0, ip, lsl #28
    1d94:	00209000 	eoreq	r9, r0, r0
    1d98:	00077040 	andeq	r7, r7, r0, asr #32
    1d9c:	01730100 	cmneq	r3, r0, lsl #2
    1da0:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    1da4:	00010b14 	andeq	r0, r1, r4, lsl fp
    1da8:	01001400 	tsteq	r0, r0, lsl #8
    1dac:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    1db0:	14000000 	strne	r0, [r0], #-0
    1db4:	000000ea 	andeq	r0, r0, sl, ror #1
    1db8:	00077010 	andeq	r7, r7, r0, lsl r0
    1dbc:	01161100 	tsteq	r6, r0, lsl #2
    1dc0:	210a0000 	mrscs	r0, (UNDEF: 10)
    1dc4:	1f110000 	svcne	0x00110000
    1dc8:	4d000001 	stcmi	0, cr0, [r0, #-4]
    1dcc:	16000021 	strne	r0, [r0], -r1, lsr #32
    1dd0:	0000012a 	andeq	r0, r0, sl, lsr #2
    1dd4:	de0c0000 	cdple	0, 0, cr0, cr12, cr0, {0}
    1dd8:	8c000000 	stchi	0, cr0, [r0], {-0}
    1ddc:	90400021 	subls	r0, r0, r1, lsr #32
    1de0:	01000007 	tsteq	r0, r7
    1de4:	16fe0174 			; <UNDEFINED> instruction: 0x16fe0174
    1de8:	0b140000 	bleq	501df0 <IRQ_STACK_SIZE+0x4f9df0>
    1dec:	14000001 	strne	r0, [r0], #-1
    1df0:	00000100 	andeq	r0, r0, r0, lsl #2
    1df4:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    1df8:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    1dfc:	90100000 	andsls	r0, r0, r0
    1e00:	11000007 	tstne	r0, r7
    1e04:	00000116 	andeq	r0, r0, r6, lsl r1
    1e08:	0000217a 	andeq	r2, r0, sl, ror r1
    1e0c:	00011f11 	andeq	r1, r1, r1, lsl pc
    1e10:	0021a500 	eoreq	sl, r1, r0, lsl #10
    1e14:	012a1600 	teqeq	sl, r0, lsl #12
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	0000de13 	andeq	sp, r0, r3, lsl lr
    1e20:	0021bc00 	eoreq	fp, r1, r0, lsl #24
    1e24:	00002040 	andeq	r2, r0, r0, asr #32
    1e28:	01750100 	cmneq	r5, r0, lsl #2
    1e2c:	00001748 	andeq	r1, r0, r8, asr #14
    1e30:	00010b14 	andeq	r0, r1, r4, lsl fp
    1e34:	01001400 	tsteq	r0, r0, lsl #8
    1e38:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    1e3c:	14000000 	strne	r0, [r0], #-0
    1e40:	000000ea 	andeq	r0, r0, sl, ror #1
    1e44:	0021bc15 	eoreq	fp, r1, r5, lsl ip
    1e48:	00002040 	andeq	r2, r0, r0, asr #32
    1e4c:	01161100 	tsteq	r6, r0, lsl #2
    1e50:	21b80000 			; <UNDEFINED> instruction: 0x21b80000
    1e54:	1f170000 	svcne	0x00170000
    1e58:	04000001 	streq	r0, [r0], #-1
    1e5c:	16440811 			; <UNDEFINED> instruction: 0x16440811
    1e60:	0000012a 	andeq	r0, r0, sl, lsr #2
    1e64:	de130000 	cdple	0, 1, cr0, cr3, cr0, {0}
    1e68:	dc000000 	stcle	0, cr0, [r0], {-0}
    1e6c:	e8400021 	stmda	r0, {r0, r5}^
    1e70:	01000000 	mrseq	r0, (UNDEF: 0)
    1e74:	17920178 			; <UNDEFINED> instruction: 0x17920178
    1e78:	0b140000 	bleq	501e80 <IRQ_STACK_SIZE+0x4f9e80>
    1e7c:	14000001 	strne	r0, [r0], #-1
    1e80:	00000100 	andeq	r0, r0, r0, lsl #2
    1e84:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    1e88:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    1e8c:	dc150000 	ldcle	0, cr0, [r5], {-0}
    1e90:	e8400021 	stmda	r0, {r0, r5}^
    1e94:	11000000 	mrsne	r0, (UNDEF: 0)
    1e98:	00000116 	andeq	r0, r0, r6, lsl r1
    1e9c:	000021d8 	ldrdeq	r2, [r0], -r8
    1ea0:	00011f11 	andeq	r1, r1, r1, lsl pc
    1ea4:	00222700 	eoreq	r2, r2, r0, lsl #14
    1ea8:	012a1600 	teqeq	sl, r0, lsl #12
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	0000de0c 	andeq	sp, r0, ip, lsl #28
    1eb4:	0022c400 	eoreq	ip, r2, r0, lsl #8
    1eb8:	0007b040 	andeq	fp, r7, r0, asr #32
    1ebc:	01840100 	orreq	r0, r4, r0, lsl #2
    1ec0:	000017d8 	ldrdeq	r1, [r0], -r8
    1ec4:	00010b14 	andeq	r0, r1, r4, lsl fp
    1ec8:	01001400 	tsteq	r0, r0, lsl #8
    1ecc:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    1ed0:	14000000 	strne	r0, [r0], #-0
    1ed4:	000000ea 	andeq	r0, r0, sl, ror #1
    1ed8:	0007b010 	andeq	fp, r7, r0, lsl r0
    1edc:	01161100 	tsteq	r6, r0, lsl #2
    1ee0:	22980000 	addscs	r0, r8, #0
    1ee4:	1f110000 	svcne	0x00110000
    1ee8:	dc000001 	stcle	0, cr0, [r0], {1}
    1eec:	16000022 	strne	r0, [r0], -r2, lsr #32
    1ef0:	0000012a 	andeq	r0, r0, sl, lsr #2
    1ef4:	de0c0000 	cdple	0, 0, cr0, cr12, cr0, {0}
    1ef8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1efc:	08400022 	stmdaeq	r0, {r1, r5}^
    1f00:	01000008 	tsteq	r0, r8
    1f04:	181e017b 	ldmdane	lr, {r0, r1, r3, r4, r5, r6, r8}
    1f08:	0b140000 	bleq	501f10 <IRQ_STACK_SIZE+0x4f9f10>
    1f0c:	14000001 	strne	r0, [r0], #-1
    1f10:	00000100 	andeq	r0, r0, r0, lsl #2
    1f14:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    1f18:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    1f1c:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    1f20:	11000008 	tstne	r0, r8
    1f24:	00000116 	andeq	r0, r0, r6, lsl r1
    1f28:	00002324 	andeq	r2, r0, r4, lsr #6
    1f2c:	00011f11 	andeq	r1, r1, r1, lsl pc
    1f30:	00235c00 	eoreq	r5, r3, r0, lsl #24
    1f34:	012a1600 	teqeq	sl, r0, lsl #12
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	0000de0c 	andeq	sp, r0, ip, lsl #28
    1f40:	0022e800 	eoreq	lr, r2, r0, lsl #16
    1f44:	00085040 	andeq	r5, r8, r0, asr #32
    1f48:	017c0100 	cmneq	ip, r0, lsl #2
    1f4c:	00001864 	andeq	r1, r0, r4, ror #16
    1f50:	00010b14 	andeq	r0, r1, r4, lsl fp
    1f54:	01001400 	tsteq	r0, r0, lsl #8
    1f58:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    1f5c:	14000000 	strne	r0, [r0], #-0
    1f60:	000000ea 	andeq	r0, r0, sl, ror #1
    1f64:	00085010 	andeq	r5, r8, r0, lsl r0
    1f68:	01161100 	tsteq	r6, r0, lsl #2
    1f6c:	23a40000 			; <UNDEFINED> instruction: 0x23a40000
    1f70:	1f110000 	svcne	0x00110000
    1f74:	c4000001 	strgt	r0, [r0], #-1
    1f78:	16000023 	strne	r0, [r0], -r3, lsr #32
    1f7c:	0000012a 	andeq	r0, r0, sl, lsr #2
    1f80:	de0c0000 	cdple	0, 0, cr0, cr12, cr0, {0}
    1f84:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    1f88:	90400022 	subls	r0, r0, r2, lsr #32
    1f8c:	01000008 	tsteq	r0, r8
    1f90:	18aa017d 	stmiane	sl!, {r0, r2, r3, r4, r5, r6, r8}
    1f94:	0b140000 	bleq	501f9c <IRQ_STACK_SIZE+0x4f9f9c>
    1f98:	14000001 	strne	r0, [r0], #-1
    1f9c:	00000100 	andeq	r0, r0, r0, lsl #2
    1fa0:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    1fa4:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    1fa8:	90100000 	andsls	r0, r0, r0
    1fac:	11000008 	tstne	r0, r8
    1fb0:	00000116 	andeq	r0, r0, r6, lsl r1
    1fb4:	000023ec 	andeq	r2, r0, ip, ror #7
    1fb8:	00011f11 	andeq	r1, r1, r1, lsl pc
    1fbc:	00241800 	eoreq	r1, r4, r0, lsl #16
    1fc0:	012a1600 	teqeq	sl, r0, lsl #12
    1fc4:	00000000 	andeq	r0, r0, r0
    1fc8:	0000de0c 	andeq	sp, r0, ip, lsl #28
    1fcc:	00231800 	eoreq	r1, r3, r0, lsl #16
    1fd0:	0008d840 	andeq	sp, r8, r0, asr #16
    1fd4:	017e0100 	cmneq	lr, r0, lsl #2
    1fd8:	000018f0 	strdeq	r1, [r0], -r0
    1fdc:	00010b14 	andeq	r0, r1, r4, lsl fp
    1fe0:	01001400 	tsteq	r0, r0, lsl #8
    1fe4:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    1fe8:	14000000 	strne	r0, [r0], #-0
    1fec:	000000ea 	andeq	r0, r0, sl, ror #1
    1ff0:	0008d810 	andeq	sp, r8, r0, lsl r8
    1ff4:	01161100 	tsteq	r6, r0, lsl #2
    1ff8:	24500000 	ldrbcs	r0, [r0], #-0
    1ffc:	1f110000 	svcne	0x00110000
    2000:	88000001 	stmdahi	r0, {r0}
    2004:	16000024 	strne	r0, [r0], -r4, lsr #32
    2008:	0000012a 	andeq	r0, r0, sl, lsr #2
    200c:	de0c0000 	cdple	0, 0, cr0, cr12, cr0, {0}
    2010:	3c000000 	stccc	0, cr0, [r0], {-0}
    2014:	20400023 	subcs	r0, r0, r3, lsr #32
    2018:	01000009 	tsteq	r0, r9
    201c:	1936017f 	ldmdbne	r6!, {r0, r1, r2, r3, r4, r5, r6, r8}
    2020:	0b140000 	bleq	502028 <IRQ_STACK_SIZE+0x4fa028>
    2024:	14000001 	strne	r0, [r0], #-1
    2028:	00000100 	andeq	r0, r0, r0, lsl #2
    202c:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    2030:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    2034:	20100000 	andscs	r0, r0, r0
    2038:	11000009 	tstne	r0, r9
    203c:	00000116 	andeq	r0, r0, r6, lsl r1
    2040:	000024c0 	andeq	r2, r0, r0, asr #9
    2044:	00011f11 	andeq	r1, r1, r1, lsl pc
    2048:	0024f800 	eoreq	pc, r4, r0, lsl #16
    204c:	012a1600 	teqeq	sl, r0, lsl #12
    2050:	00000000 	andeq	r0, r0, r0
    2054:	0000de0c 	andeq	sp, r0, ip, lsl #28
    2058:	00234000 	eoreq	r4, r3, r0
    205c:	00097040 	andeq	r7, r9, r0, asr #32
    2060:	01800100 	orreq	r0, r0, r0, lsl #2
    2064:	0000197c 	andeq	r1, r0, ip, ror r9
    2068:	00010b14 	andeq	r0, r1, r4, lsl fp
    206c:	01001400 	tsteq	r0, r0, lsl #8
    2070:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    2074:	14000000 	strne	r0, [r0], #-0
    2078:	000000ea 	andeq	r0, r0, sl, ror #1
    207c:	00097010 	andeq	r7, r9, r0, lsl r0
    2080:	01161100 	tsteq	r6, r0, lsl #2
    2084:	25300000 	ldrcs	r0, [r0, #-0]!
    2088:	1f110000 	svcne	0x00110000
    208c:	74000001 	strvc	r0, [r0], #-1
    2090:	16000025 	strne	r0, [r0], -r5, lsr #32
    2094:	0000012a 	andeq	r0, r0, sl, lsr #2
    2098:	de0c0000 	cdple	0, 0, cr0, cr12, cr0, {0}
    209c:	80000000 	andhi	r0, r0, r0
    20a0:	c8400023 	stmdagt	r0, {r0, r1, r5}^
    20a4:	01000009 	tsteq	r0, r9
    20a8:	19bf0181 	ldmibne	pc!, {r0, r7, r8}	; <UNPREDICTABLE>
    20ac:	0b140000 	bleq	5020b4 <IRQ_STACK_SIZE+0x4fa0b4>
    20b0:	14000001 	strne	r0, [r0], #-1
    20b4:	00000100 	andeq	r0, r0, r0, lsl #2
    20b8:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    20bc:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    20c0:	c8100000 	ldmdagt	r0, {}	; <UNPREDICTABLE>
    20c4:	12000009 	andne	r0, r0, #9
    20c8:	00000116 	andeq	r0, r0, r6, lsl r1
    20cc:	011f1704 	tsteq	pc, r4, lsl #14
    20d0:	13300000 	teqne	r0, #0
    20d4:	2a164408 	bcs	5930fc <IRQ_STACK_SIZE+0x58b0fc>
    20d8:	00000001 	andeq	r0, r0, r1
    20dc:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    20e0:	23b00000 	movscs	r0, #0
    20e4:	0a304000 	beq	c120ec <STACK_SIZE+0x4120ec>
    20e8:	82010000 	andhi	r0, r1, #0
    20ec:	001a0501 	andseq	r0, sl, r1, lsl #10
    20f0:	010b1400 	tsteq	fp, r0, lsl #8
    20f4:	00140000 	andseq	r0, r4, r0
    20f8:	14000001 	strne	r0, [r0], #-1
    20fc:	000000f5 	strdeq	r0, [r0], -r5
    2100:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2104:	0a301000 	beq	c0610c <STACK_SIZE+0x40610c>
    2108:	16110000 	ldrne	r0, [r1], -r0
    210c:	bc000001 	stclt	0, cr0, [r0], {1}
    2110:	11000025 	tstne	r0, r5, lsr #32
    2114:	0000011f 	andeq	r0, r0, pc, lsl r1
    2118:	000025f4 	strdeq	r2, [r0], -r4
    211c:	00012a16 	andeq	r2, r1, r6, lsl sl
    2120:	0c000000 	stceq	0, cr0, [r0], {-0}
    2124:	000000de 	ldrdeq	r0, [r0], -lr
    2128:	40002438 	andmi	r2, r0, r8, lsr r4
    212c:	00000a90 	muleq	r0, r0, sl
    2130:	4b018301 	blmi	62d3c <IRQ_STACK_SIZE+0x5ad3c>
    2134:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    2138:	0000010b 	andeq	r0, r0, fp, lsl #2
    213c:	00010014 	andeq	r0, r1, r4, lsl r0
    2140:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2144:	ea140000 	b	50214c <IRQ_STACK_SIZE+0x4fa14c>
    2148:	10000000 	andne	r0, r0, r0
    214c:	00000a90 	muleq	r0, r0, sl
    2150:	00011611 	andeq	r1, r1, r1, lsl r6
    2154:	00262c00 	eoreq	r2, r6, r0, lsl #24
    2158:	011f1100 	tsteq	pc, r0, lsl #2
    215c:	26700000 	ldrbtcs	r0, [r0], -r0
    2160:	2a160000 	bcs	582168 <IRQ_STACK_SIZE+0x57a168>
    2164:	00000001 	andeq	r0, r0, r1
    2168:	00de1300 	sbcseq	r1, lr, r0, lsl #6
    216c:	24d00000 	ldrbcs	r0, [r0], #0
    2170:	01144000 	tsteq	r4, r0
    2174:	86010000 	strhi	r0, [r1], -r0
    2178:	001a9501 	andseq	r9, sl, r1, lsl #10
    217c:	010b1400 	tsteq	fp, r0, lsl #8
    2180:	00140000 	andseq	r0, r4, r0
    2184:	14000001 	strne	r0, [r0], #-1
    2188:	000000f5 	strdeq	r0, [r0], -r5
    218c:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2190:	24d01500 	ldrbcs	r1, [r0], #1280	; 0x500
    2194:	01144000 	tsteq	r4, r0
    2198:	16110000 	ldrne	r0, [r1], -r0
    219c:	b8000001 	stmdalt	r0, {r0}
    21a0:	11000026 	tstne	r0, r6, lsr #32
    21a4:	0000011f 	andeq	r0, r0, pc, lsl r1
    21a8:	00002707 	andeq	r2, r0, r7, lsl #14
    21ac:	00012a16 	andeq	r2, r1, r6, lsl sl
    21b0:	13000000 	movwne	r0, #0
    21b4:	000000de 	ldrdeq	r0, [r0], -lr
    21b8:	400025e4 	andmi	r2, r0, r4, ror #11
    21bc:	000000e4 	andeq	r0, r0, r4, ror #1
    21c0:	df018701 	svcle	0x00018701
    21c4:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    21c8:	0000010b 	andeq	r0, r0, fp, lsl #2
    21cc:	00010014 	andeq	r0, r1, r4, lsl r0
    21d0:	00f51400 	rscseq	r1, r5, r0, lsl #8
    21d4:	ea140000 	b	5021dc <IRQ_STACK_SIZE+0x4fa1dc>
    21d8:	15000000 	strne	r0, [r0, #-0]
    21dc:	400025e4 	andmi	r2, r0, r4, ror #11
    21e0:	000000e4 	andeq	r0, r0, r4, ror #1
    21e4:	00011611 	andeq	r1, r1, r1, lsl r6
    21e8:	00277800 	eoreq	r7, r7, r0, lsl #16
    21ec:	011f1100 	tsteq	pc, r0, lsl #2
    21f0:	27bb0000 	ldrcs	r0, [fp, r0]!
    21f4:	2a160000 	bcs	5821fc <IRQ_STACK_SIZE+0x57a1fc>
    21f8:	00000001 	andeq	r0, r0, r1
    21fc:	26d41800 	ldrbcs	r1, [r4], r0, lsl #16
    2200:	1af24000 	bne	ffc92208 <IRQ_STACK_BASE+0xbbc92208>
    2204:	e8190000 	ldmda	r9, {}	; <UNPREDICTABLE>
    2208:	03400026 	movteq	r0, #38	; 0x26
    220c:	0000001b 	andeq	r0, r0, fp, lsl r0
    2210:	00019a31 	andeq	r9, r1, r1, lsr sl
    2214:	03aa0200 			; <UNDEFINED> instruction: 0x03aa0200
    2218:	3200001b 	andcc	r0, r0, #27
    221c:	0000003c 	andeq	r0, r0, ip, lsr r0
    2220:	06653100 	strbteq	r3, [r5], -r0, lsl #2
    2224:	ad020000 	stcge	0, cr0, [r2, #-0]
    2228:	00001b14 	andeq	r1, r0, r4, lsl fp
    222c:	00003c32 	andeq	r3, r0, r2, lsr ip
    2230:	12330000 	eorsne	r0, r3, #0
    2234:	02000004 	andeq	r0, r0, #4
    2238:	00003cd0 	ldrdeq	r3, [r0], -r0
    223c:	001b2900 	andseq	r2, fp, r0, lsl #18
    2240:	003c3200 	eorseq	r3, ip, r0, lsl #4
    2244:	33000000 	movwcc	r0, #0
    2248:	00000556 	andeq	r0, r0, r6, asr r5
    224c:	003ccf02 	eorseq	ip, ip, r2, lsl #30
    2250:	1b3e0000 	blne	f82258 <STACK_SIZE+0x782258>
    2254:	3c320000 	ldccc	0, cr0, [r2], #-0
    2258:	00000000 	andeq	r0, r0, r0
    225c:	00040433 	andeq	r0, r4, r3, lsr r4
    2260:	3ccd0200 	sfmcc	f0, 2, [sp], {0}
    2264:	53000000 	movwpl	r0, #0
    2268:	3200001b 	andcc	r0, r0, #27
    226c:	0000003c 	andeq	r0, r0, ip, lsr r0
    2270:	06933300 	ldreq	r3, [r3], r0, lsl #6
    2274:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    2278:	0000003c 	andeq	r0, r0, ip, lsr r0
    227c:	00001b68 	andeq	r1, r0, r8, ror #22
    2280:	00003c32 	andeq	r3, r0, r2, lsr ip
    2284:	bb310000 	bllt	c4228c <STACK_SIZE+0x44228c>
    2288:	02000003 	andeq	r0, r0, #3
    228c:	001b8841 	andseq	r8, fp, r1, asr #16
    2290:	003c3200 	eorseq	r3, ip, r0, lsl #4
    2294:	c9320000 	ldmdbgt	r2!, {}	; <UNPREDICTABLE>
    2298:	32000000 	andcc	r0, r0, #0
    229c:	000000c9 	andeq	r0, r0, r9, asr #1
    22a0:	0000c932 	andeq	ip, r0, r2, lsr r9
    22a4:	8c340000 	ldchi	0, cr0, [r4], #-0
    22a8:	02000004 	andeq	r0, r0, #4
    22ac:	04483471 	strbeq	r3, [r8], #-1137	; 0xfffffb8f
    22b0:	72020000 	andvc	r0, r2, #0
    22b4:	0004f434 	andeq	pc, r4, r4, lsr r4	; <UNPREDICTABLE>
    22b8:	34900200 	ldrcc	r0, [r0], #512	; 0x200
    22bc:	000006a2 	andeq	r0, r0, r2, lsr #13
    22c0:	d4318f02 	ldrtle	r8, [r1], #-3842	; 0xfffff0fe
    22c4:	02000004 	andeq	r0, r0, #4
    22c8:	001bb5a0 	andseq	fp, fp, r0, lsr #11
    22cc:	003c3200 	eorseq	r3, ip, r0, lsl #4
    22d0:	34000000 	strcc	r0, [r0], #-0
    22d4:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    22d8:	3b349702 	blcc	d27ee8 <STACK_SIZE+0x527ee8>
    22dc:	02000005 	andeq	r0, r0, #5
    22e0:	057234a9 	ldrbeq	r3, [r2, #-1193]!	; 0xfffffb57
    22e4:	b4020000 	strlt	r0, [r2], #-0
    22e8:	0003c634 	andeq	ip, r3, r4, lsr r6
    22ec:	34960200 	ldrcc	r0, [r6], #512	; 0x200
    22f0:	00000566 	andeq	r0, r0, r6, ror #10
    22f4:	7134a802 	teqvc	r4, r2, lsl #16
    22f8:	02000006 	andeq	r0, r0, #6
    22fc:	0517348d 	ldreq	r3, [r7, #-1165]	; 0xfffffb73
    2300:	95020000 	strls	r0, [r2, #-0]
    2304:	00042334 	andeq	r2, r4, r4, lsr r3
    2308:	358e0200 	strcc	r0, [lr, #512]	; 0x200
    230c:	00000356 	andeq	r0, r0, r6, asr r3
    2310:	3c329b02 	ldccc	11, cr9, [r2], #-8
    2314:	00000000 	andeq	r0, r0, r0
    2318:	00038c00 	andeq	r8, r3, r0, lsl #24
    231c:	bc000400 	cfstrslt	mvf0, [r0], {-0}
    2320:	04000004 	streq	r0, [r0], #-4
    2324:	0001a601 	andeq	sl, r1, r1, lsl #12
    2328:	07b80100 	ldreq	r0, [r8, r0, lsl #2]!
    232c:	028d0000 	addeq	r0, sp, #0
    2330:	26e80000 	strbtcs	r0, [r8], r0
    2334:	02804000 	addeq	r4, r0, #0
    2338:	03f30000 	mvnseq	r0, #0
    233c:	01020000 	mrseq	r0, (UNDEF: 2)
    2340:	0000e706 	andeq	lr, r0, r6, lsl #14
    2344:	08010200 	stmdaeq	r1, {r9}
    2348:	000000e5 	andeq	r0, r0, r5, ror #1
    234c:	e8050202 	stmda	r5, {r1, r9}
    2350:	02000002 	andeq	r0, r0, #2
    2354:	00610702 	rsbeq	r0, r1, r2, lsl #14
    2358:	04030000 	streq	r0, [r3], #-0
    235c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2360:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2364:	0000018d 	andeq	r0, r0, sp, lsl #3
    2368:	73050802 	movwvc	r0, #22530	; 0x5802
    236c:	02000002 	andeq	r0, r0, #2
    2370:	01830708 	orreq	r0, r3, r8, lsl #14
    2374:	04020000 	streq	r0, [r2], #-0
    2378:	00027805 	andeq	r7, r2, r5, lsl #16
    237c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2380:	0000025f 	andeq	r0, r0, pc, asr r2
    2384:	88070402 	stmdahi	r7, {r1, sl}
    2388:	02000001 	andeq	r0, r0, #1
    238c:	00ee0801 	rsceq	r0, lr, r1, lsl #16
    2390:	df040000 	svcle	0x00040000
    2394:	01000007 	tsteq	r0, r7
    2398:	0026e815 	eoreq	lr, r6, r5, lsl r8
    239c:	00001840 	andeq	r1, r0, r0, asr #16
    23a0:	9d9c0100 	ldflss	f0, [ip]
    23a4:	05000000 	streq	r0, [r0, #-0]
    23a8:	01006e65 	tsteq	r0, r5, ror #28
    23ac:	00004115 	andeq	r4, r0, r5, lsl r1
    23b0:	0027e800 	eoreq	lr, r7, r0, lsl #16
    23b4:	10040000 	andne	r0, r4, r0
    23b8:	01000008 	tsteq	r0, r8
    23bc:	0027001a 	eoreq	r0, r7, sl, lsl r0
    23c0:	00001440 	andeq	r1, r0, r0, asr #8
    23c4:	cd9c0100 	ldfgts	f0, [ip]
    23c8:	06000000 	streq	r0, [r0], -r0
    23cc:	00000784 	andeq	r0, r0, r4, lsl #15
    23d0:	00411a01 	subeq	r1, r1, r1, lsl #20
    23d4:	50010000 	andpl	r0, r1, r0
    23d8:	00003606 	andeq	r3, r0, r6, lsl #12
    23dc:	411a0100 	tstmi	sl, r0, lsl #2
    23e0:	01000000 	mrseq	r0, (UNDEF: 0)
    23e4:	de040051 	mcrle	0, 0, r0, cr4, cr1, {2}
    23e8:	01000006 	tsteq	r0, r6
    23ec:	0027141f 	eoreq	r1, r7, pc, lsl r4
    23f0:	00001840 	andeq	r1, r0, r0, asr #16
    23f4:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    23f8:	07000000 	streq	r0, [r0, -r0]
    23fc:	00000784 	andeq	r0, r0, r4, lsl #15
    2400:	00411f01 	subeq	r1, r1, r1, lsl #30
    2404:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    2408:	d2060000 	andle	r0, r6, #0
    240c:	01000006 	tsteq	r0, r6
    2410:	0000411f 	andeq	r4, r0, pc, lsl r1
    2414:	00510100 	subseq	r0, r1, r0, lsl #2
    2418:	00078a04 	andeq	r8, r7, r4, lsl #20
    241c:	2c240100 	stfcss	f0, [r4], #-0
    2420:	4c400027 	mcrrmi	0, 2, r0, r0, cr7
    2424:	01000000 	mrseq	r0, (UNDEF: 0)
    2428:	0001319c 	muleq	r1, ip, r1
    242c:	07840600 	streq	r0, [r4, r0, lsl #12]
    2430:	24010000 	strcs	r0, [r1], #-0
    2434:	00000041 	andeq	r0, r0, r1, asr #32
    2438:	fd075001 	stc2	0, cr5, [r7, #-4]
    243c:	01000007 	tsteq	r0, r7
    2440:	00004124 	andeq	r4, r0, r4, lsr #2
    2444:	00282a00 	eoreq	r2, r8, r0, lsl #20
    2448:	3c040000 	stccc	0, cr0, [r4], {-0}
    244c:	01000007 	tsteq	r0, r7
    2450:	00277830 	eoreq	r7, r7, r0, lsr r8
    2454:	00004c40 	andeq	r4, r0, r0, asr #24
    2458:	639c0100 	orrsvs	r0, ip, #0, 2
    245c:	06000001 	streq	r0, [r0], -r1
    2460:	00000784 	andeq	r0, r0, r4, lsl #15
    2464:	00413001 	subeq	r3, r1, r1
    2468:	50010000 	andpl	r0, r1, r0
    246c:	0007fd07 	andeq	pc, r7, r7, lsl #26
    2470:	41300100 	teqmi	r0, r0, lsl #2
    2474:	64000000 	strvs	r0, [r0], #-0
    2478:	00000028 	andeq	r0, r0, r8, lsr #32
    247c:	00071804 	andeq	r1, r7, r4, lsl #16
    2480:	c43c0100 	ldrtgt	r0, [ip], #-256	; 0xffffff00
    2484:	84400027 	strbhi	r0, [r0], #-39	; 0xffffffd9
    2488:	01000000 	mrseq	r0, (UNDEF: 0)
    248c:	0001a69c 	muleq	r1, ip, r6
    2490:	07840700 	streq	r0, [r4, r0, lsl #14]
    2494:	3c010000 	stccc	0, cr0, [r1], {-0}
    2498:	00000041 	andeq	r0, r0, r1, asr #32
    249c:	0000289e 	muleq	r0, lr, r8
    24a0:	0007fd07 	andeq	pc, r7, r7, lsl #26
    24a4:	413c0100 	teqmi	ip, r0, lsl #2
    24a8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    24ac:	07000028 	streq	r0, [r0, -r8, lsr #32]
    24b0:	000006d2 	ldrdeq	r0, [r0], -r2
    24b4:	00413c01 	subeq	r3, r1, r1, lsl #24
    24b8:	29120000 	ldmdbcs	r2, {}	; <UNPREDICTABLE>
    24bc:	04000000 	streq	r0, [r0], #-0
    24c0:	00000752 	andeq	r0, r0, r2, asr r7
    24c4:	28484801 	stmdacs	r8, {r0, fp, lr}^
    24c8:	008c4000 	addeq	r4, ip, r0
    24cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    24d0:	000001e9 	andeq	r0, r0, r9, ror #3
    24d4:	00078407 	andeq	r8, r7, r7, lsl #8
    24d8:	41480100 	mrsmi	r0, (UNDEF: 88)
    24dc:	4c000000 	stcmi	0, cr0, [r0], {-0}
    24e0:	07000029 	streq	r0, [r0, -r9, lsr #32]
    24e4:	000007fd 	strdeq	r0, [r0], -sp
    24e8:	00414801 	subeq	r4, r1, r1, lsl #16
    24ec:	29860000 	stmibcs	r6, {}	; <UNPREDICTABLE>
    24f0:	f6070000 			; <UNDEFINED> instruction: 0xf6070000
    24f4:	01000007 	tsteq	r0, r7
    24f8:	00004148 	andeq	r4, r0, r8, asr #2
    24fc:	0029c000 	eoreq	ip, r9, r0
    2500:	5a040000 	bpl	102508 <IRQ_STACK_SIZE+0xfa508>
    2504:	01000001 	tsteq	r0, r1
    2508:	0028d454 	eoreq	sp, r8, r4, asr r4
    250c:	00004840 	andeq	r4, r0, r0, asr #16
    2510:	1d9c0100 	ldfnes	f0, [ip]
    2514:	07000002 	streq	r0, [r0, -r2]
    2518:	00000784 	andeq	r0, r0, r4, lsl #15
    251c:	00415401 	subeq	r5, r1, r1, lsl #8
    2520:	29fa0000 	ldmibcs	sl!, {}^	; <UNPREDICTABLE>
    2524:	fd070000 	stc2	0, cr0, [r7, #-0]
    2528:	01000007 	tsteq	r0, r7
    252c:	00004154 	andeq	r4, r0, r4, asr r1
    2530:	002a2600 	eoreq	r2, sl, r0, lsl #12
    2534:	9f080000 	svcls	0x00080000
    2538:	01000007 	tsteq	r0, r7
    253c:	00004860 	andeq	r4, r0, r0, ror #16
    2540:	00291c00 	eoreq	r1, r9, r0, lsl #24
    2544:	00001c40 	andeq	r1, r0, r0, asr #24
    2548:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    254c:	07000002 	streq	r0, [r0, -r2]
    2550:	00000784 	andeq	r0, r0, r4, lsl #15
    2554:	00416001 	subeq	r6, r1, r1
    2558:	2a600000 	bcs	1802560 <STACK_SIZE+0x1002560>
    255c:	04000000 	streq	r0, [r0], #-0
    2560:	0000004a 	andeq	r0, r0, sl, asr #32
    2564:	29386501 	ldmdbcs	r8!, {r0, r8, sl, sp, lr}
    2568:	00184000 	andseq	r4, r8, r0
    256c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2570:	00000278 	andeq	r0, r0, r8, ror r2
    2574:	00078407 	andeq	r8, r7, r7, lsl #8
    2578:	41650100 	cmnmi	r5, r0, lsl #2
    257c:	81000000 	mrshi	r0, (UNDEF: 0)
    2580:	0600002a 	streq	r0, [r0], -sl, lsr #32
    2584:	000006f4 	strdeq	r0, [r0], -r4
    2588:	00416501 	subeq	r6, r1, r1, lsl #10
    258c:	51010000 	mrspl	r0, (UNDEF: 1)
    2590:	07c70400 	strbeq	r0, [r7, r0, lsl #8]
    2594:	6a010000 	bvs	4259c <IRQ_STACK_SIZE+0x3a59c>
    2598:	40002950 	andmi	r2, r0, r0, asr r9
    259c:	00000018 	andeq	r0, r0, r8, lsl r0
    25a0:	02b99c01 	adcseq	r9, r9, #256	; 0x100
    25a4:	03070000 	movweq	r0, #28672	; 0x7000
    25a8:	01000008 	tsteq	r0, r8
    25ac:	0000416a 	andeq	r4, r0, sl, ror #2
    25b0:	002aa200 	eoreq	sl, sl, r0, lsl #4
    25b4:	07f60600 	ldrbeq	r0, [r6, r0, lsl #12]!
    25b8:	6a010000 	bvs	425c0 <IRQ_STACK_SIZE+0x3a5c0>
    25bc:	00000041 	andeq	r0, r0, r1, asr #32
    25c0:	fd075101 	stc2	1, cr5, [r7, #-4]
    25c4:	01000007 	tsteq	r0, r7
    25c8:	0000416a 	andeq	r4, r0, sl, ror #2
    25cc:	002ac300 	eoreq	ip, sl, r0, lsl #6
    25d0:	c9090000 	stmdbgt	r9, {}	; <UNPREDICTABLE>
    25d4:	c9000002 	stmdbgt	r0, {r1}
    25d8:	0a000002 	beq	25e8 <ABORT_STACK_SIZE+0x21e8>
    25dc:	00000064 	andeq	r0, r0, r4, rrx
    25e0:	040b0003 	streq	r0, [fp], #-3
    25e4:	000002cf 	andeq	r0, r0, pc, asr #5
    25e8:	00006b0c 	andeq	r6, r0, ip, lsl #22
    25ec:	06ff0d00 	ldrbteq	r0, [pc], r0, lsl #26
    25f0:	03010000 	movweq	r0, #4096	; 0x1000
    25f4:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    25f8:	7a180305 	bvc	603214 <IRQ_STACK_SIZE+0x5fb214>
    25fc:	060d4001 	streq	r4, [sp], -r1
    2600:	01000007 	tsteq	r0, r7
    2604:	0002b905 	andeq	fp, r2, r5, lsl #18
    2608:	38030500 	stmdacc	r3, {r8, sl}
    260c:	0d40017a 	stfeqe	f0, [r0, #-488]	; 0xfffffe18
    2610:	000007af 	andeq	r0, r0, pc, lsr #15
    2614:	02b90601 	adcseq	r0, r9, #1048576	; 0x100000
    2618:	03050000 	movweq	r0, #20480	; 0x5000
    261c:	40017a48 	andmi	r7, r1, r8, asr #20
    2620:	0007be0d 	andeq	fp, r7, sp, lsl #28
    2624:	b9080100 	stmdblt	r8, {r8}
    2628:	05000002 	streq	r0, [r0, #-2]
    262c:	017a5803 	cmneq	sl, r3, lsl #16
    2630:	070f0d40 	streq	r0, [pc, -r0, asr #26]
    2634:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    2638:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    263c:	7a680305 	bvc	1a03258 <STACK_SIZE+0x1203258>
    2640:	730d4001 	movwvc	r4, #53249	; 0xd001
    2644:	01000007 	tsteq	r0, r7
    2648:	0002b90b 	andeq	fp, r2, fp, lsl #18
    264c:	88030500 	stmdahi	r3, {r8, sl}
    2650:	0d40017a 	stfeqe	f0, [r0, #-488]	; 0xfffffe18
    2654:	00000733 	andeq	r0, r0, r3, lsr r7
    2658:	02b90d01 	adcseq	r0, r9, #1, 26	; 0x40
    265c:	03050000 	movweq	r0, #20480	; 0x5000
    2660:	40017a98 	mulmi	r1, r8, sl
    2664:	00076b0d 	andeq	r6, r7, sp, lsl #22
    2668:	b90f0100 	stmdblt	pc, {r8}	; <UNPREDICTABLE>
    266c:	05000002 	streq	r0, [r0, #-2]
    2670:	017a7803 	cmneq	sl, r3, lsl #16
    2674:	07d80d40 	ldrbeq	r0, [r8, r0, asr #26]
    2678:	10010000 	andne	r0, r1, r0
    267c:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2680:	7a280305 	bvc	a0329c <STACK_SIZE+0x20329c>
    2684:	7c0d4001 	stcvc	0, cr4, [sp], {1}
    2688:	01000007 	tsteq	r0, r7
    268c:	0002b912 	andeq	fp, r2, r2, lsl r9
    2690:	b8030500 	stmdalt	r3, {r8, sl}
    2694:	0d40017a 	stfeqe	f0, [r0, #-488]	; 0xfffffe18
    2698:	000006d7 	ldrdeq	r0, [r0], -r7
    269c:	02b91301 	adcseq	r1, r9, #67108864	; 0x4000000
    26a0:	03050000 	movweq	r0, #20480	; 0x5000
    26a4:	40017aa8 	andmi	r7, r1, r8, lsr #21
    26a8:	00163700 	andseq	r3, r6, r0, lsl #14
    26ac:	7c000400 	cfstrsvc	mvf0, [r0], {-0}
    26b0:	04000005 	streq	r0, [r0], #-5
    26b4:	0001a601 	andeq	sl, r1, r1, lsl #12
    26b8:	08e90100 	stmiaeq	r9!, {r8}^
    26bc:	028d0000 	addeq	r0, sp, #0
    26c0:	29680000 	stmdbcs	r8!, {}^	; <UNPREDICTABLE>
    26c4:	1c344000 	ldcne	0, cr4, [r4], #-0
    26c8:	04680000 	strbteq	r0, [r8], #-0
    26cc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    26d0:	000b0e04 	andeq	r0, fp, r4, lsl #28
    26d4:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    26d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    26dc:	e7060102 	str	r0, [r6, -r2, lsl #2]
    26e0:	02000000 	andeq	r0, r0, #0
    26e4:	00e50801 	rsceq	r0, r5, r1, lsl #16
    26e8:	02020000 	andeq	r0, r2, #0
    26ec:	0002e805 	andeq	lr, r2, r5, lsl #16
    26f0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    26f4:	00000061 	andeq	r0, r0, r1, rrx
    26f8:	8d070402 	cfstrshi	mvf0, [r7, #-8]
    26fc:	02000001 	andeq	r0, r0, #1
    2700:	02730508 	rsbseq	r0, r3, #8, 10	; 0x2000000
    2704:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2708:	00018307 	andeq	r8, r1, r7, lsl #6
    270c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    2710:	00000278 	andeq	r0, r0, r8, ror r2
    2714:	5f070402 	svcpl	0x00070402
    2718:	04000002 	streq	r0, [r0], #-2
    271c:	07040204 	streq	r0, [r4, -r4, lsl #4]
    2720:	00000188 	andeq	r0, r0, r8, lsl #3
    2724:	003a0405 	eorseq	r0, sl, r5, lsl #8
    2728:	04050000 	streq	r0, [r5], #-0
    272c:	00000087 	andeq	r0, r0, r7, lsl #1
    2730:	ee080102 	adfe	f0, f0, f2
    2734:	05000000 	streq	r0, [r0, #-0]
    2738:	00009404 	andeq	r9, r0, r4, lsl #8
    273c:	00870600 	addeq	r0, r7, r0, lsl #12
    2740:	4b070000 	blmi	1c2748 <IRQ_STACK_SIZE+0x1ba748>
    2744:	02000009 	andeq	r0, r0, #9
    2748:	0000a428 	andeq	sl, r0, r8, lsr #8
    274c:	0a670800 	beq	19c4754 <STACK_SIZE+0x11c4754>
    2750:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    2754:	0000bb00 	andeq	fp, r0, r0, lsl #22
    2758:	09da0900 	ldmibeq	sl, {r8, fp}^
    275c:	00720000 	rsbseq	r0, r2, r0
    2760:	00000000 	andeq	r0, r0, r0
    2764:	000a6907 	andeq	r6, sl, r7, lsl #18
    2768:	99620200 	stmdbls	r2!, {r9}^
    276c:	0a000000 	beq	2774 <ABORT_STACK_SIZE+0x2374>
    2770:	2f5b0320 	svccs	0x005b0320
    2774:	0b000001 	bleq	2780 <ABORT_STACK_SIZE+0x2380>
    2778:	00000ade 	ldrdeq	r0, [r0], -lr
    277c:	004f5c03 	subeq	r5, pc, r3, lsl #24
    2780:	0b000000 	bleq	2788 <ABORT_STACK_SIZE+0x2388>
    2784:	00000ae3 	andeq	r0, r0, r3, ror #21
    2788:	004f5d03 	subeq	r5, pc, r3, lsl #26
    278c:	0b040000 	bleq	102794 <IRQ_STACK_SIZE+0xfa794>
    2790:	0000085a 	andeq	r0, r0, sl, asr r8
    2794:	004f5e03 	subeq	r5, pc, r3, lsl #28
    2798:	0b080000 	bleq	2027a0 <IRQ_STACK_SIZE+0x1fa7a0>
    279c:	00000862 	andeq	r0, r0, r2, ror #16
    27a0:	004f5f03 	subeq	r5, pc, r3, lsl #30
    27a4:	0b0c0000 	bleq	3027ac <IRQ_STACK_SIZE+0x2fa7ac>
    27a8:	000009b3 			; <UNDEFINED> instruction: 0x000009b3
    27ac:	004f6003 	subeq	r6, pc, r3
    27b0:	0b100000 	bleq	4027b8 <IRQ_STACK_SIZE+0x3fa7b8>
    27b4:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    27b8:	004f6103 	subeq	r6, pc, r3, lsl #2
    27bc:	0b140000 	bleq	5027c4 <IRQ_STACK_SIZE+0x4fa7c4>
    27c0:	000008d9 	ldrdeq	r0, [r0], -r9
    27c4:	004f6203 	subeq	r6, pc, r3, lsl #4
    27c8:	0b180000 	bleq	6027d0 <IRQ_STACK_SIZE+0x5fa7d0>
    27cc:	00000a80 	andeq	r0, r0, r0, lsl #21
    27d0:	004f6303 	subeq	r6, pc, r3, lsl #6
    27d4:	001c0000 	andseq	r0, ip, r0
    27d8:	00096107 	andeq	r6, r9, r7, lsl #2
    27dc:	c6640300 	strbtgt	r0, [r4], -r0, lsl #6
    27e0:	0c000000 	stceq	0, cr0, [r0], {-0}
    27e4:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    27e8:	6401a201 	strvs	sl, [r1], #-513	; 0xfffffdff
    27ec:	0d000001 	stceq	0, cr0, [r0, #-4]
    27f0:	a2010078 	andge	r0, r1, #120	; 0x78
    27f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    27f8:	0100790d 	tsteq	r0, sp, lsl #18
    27fc:	00002ca2 	andeq	r2, r0, r2, lsr #25
    2800:	0a430e00 	beq	10c6008 <STACK_SIZE+0x8c6008>
    2804:	a2010000 	andge	r0, r1, #0
    2808:	00000048 	andeq	r0, r0, r8, asr #32
    280c:	08550f00 	ldmdaeq	r5, {r8, r9, sl, fp}^
    2810:	02010000 	andeq	r0, r1, #0
    2814:	00002501 	andeq	r2, r0, r1, lsl #10
    2818:	01820300 	orreq	r0, r2, r0, lsl #6
    281c:	c3100000 	tstgt	r0, #0
    2820:	01000009 	tsteq	r0, r9
    2824:	00250102 	eoreq	r0, r5, r2, lsl #2
    2828:	11000000 	mrsne	r0, (UNDEF: 0)
    282c:	00000b15 	andeq	r0, r0, r5, lsl fp
    2830:	01015001 	tsteq	r1, r1
    2834:	0000026a 	andeq	r0, r0, sl, ror #4
    2838:	01007812 	tsteq	r0, r2, lsl r8
    283c:	002c0150 	eoreq	r0, ip, r0, asr r1
    2840:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2844:	01500100 	cmpeq	r0, r0, lsl #2
    2848:	0000002c 	andeq	r0, r0, ip, lsr #32
    284c:	000a4310 	andeq	r4, sl, r0, lsl r3
    2850:	01500100 	cmpeq	r0, r0, lsl #2
    2854:	0000002c 	andeq	r0, r0, ip, lsr #32
    2858:	000a4110 	andeq	r4, sl, r0, lsl r1
    285c:	01500100 	cmpeq	r0, r0, lsl #2
    2860:	0000002c 	andeq	r0, r0, ip, lsr #32
    2864:	0009c310 	andeq	ip, r9, r0, lsl r3
    2868:	01500100 	cmpeq	r0, r0, lsl #2
    286c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2870:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    2874:	2c015001 	stccs	0, cr5, [r1], {1}
    2878:	12000000 	andne	r0, r0, #0
    287c:	0100797a 	tsteq	r0, sl, ror r9
    2880:	002c0150 	eoreq	r0, ip, r0, asr r1
    2884:	e9130000 	ldmdb	r3, {}	; <UNPREDICTABLE>
    2888:	0100000a 	tsteq	r0, sl
    288c:	004f0152 	subeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    2890:	9e130000 	cdpls	0, 1, cr0, cr3, cr0, {0}
    2894:	01000009 	tsteq	r0, r9
    2898:	004f0152 	subeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    289c:	35130000 	ldrcc	r0, [r3, #-0]
    28a0:	01000009 	tsteq	r0, r9
    28a4:	004f0152 	subeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    28a8:	5a130000 	bpl	4c28b0 <IRQ_STACK_SIZE+0x4ba8b0>
    28ac:	01000009 	tsteq	r0, r9
    28b0:	004f0153 	subeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    28b4:	3a130000 	bcc	4c28bc <IRQ_STACK_SIZE+0x4ba8bc>
    28b8:	01000009 	tsteq	r0, r9
    28bc:	004f0153 	subeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    28c0:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
    28c4:	54010073 	strpl	r0, [r1], #-115	; 0xffffff8d
    28c8:	00003a01 	andeq	r3, r0, r1, lsl #20
    28cc:	73791400 	cmnvc	r9, #0, 8
    28d0:	01540100 	cmpeq	r4, r0, lsl #2
    28d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    28d8:	00786314 	rsbseq	r6, r8, r4, lsl r3
    28dc:	3a015401 	bcc	578e8 <IRQ_STACK_SIZE+0x4f8e8>
    28e0:	14000000 	strne	r0, [r0], #-0
    28e4:	01007963 	tsteq	r0, r3, ror #18
    28e8:	003a0154 	eorseq	r0, sl, r4, asr r1
    28ec:	59130000 	ldmdbpl	r3, {}	; <UNPREDICTABLE>
    28f0:	0100000a 	tsteq	r0, sl
    28f4:	026a0155 	rsbeq	r0, sl, #1073741845	; 0x40000015
    28f8:	2c130000 	ldccs	0, cr0, [r3], {-0}
    28fc:	01000009 	tsteq	r0, r9
    2900:	027a0156 	rsbseq	r0, sl, #-2147483627	; 0x80000015
    2904:	5e130000 	cdppl	0, 1, cr0, cr3, cr0, {0}
    2908:	0100000a 	tsteq	r0, sl
    290c:	002c0157 	eoreq	r0, ip, r7, asr r1
    2910:	15000000 	strne	r0, [r0, #-0]
    2914:	0000003a 	andeq	r0, r0, sl, lsr r0
    2918:	0000027a 	andeq	r0, r0, sl, ror r2
    291c:	00006b16 	andeq	r6, r0, r6, lsl fp
    2920:	15001f00 	strne	r1, [r0, #-3840]	; 0xfffff100
    2924:	0000003a 	andeq	r0, r0, sl, lsr r0
    2928:	0000028a 	andeq	r0, r0, sl, lsl #5
    292c:	00006b16 	andeq	r6, r0, r6, lsl fp
    2930:	11000700 	tstne	r0, r0, lsl #14
    2934:	00000aa1 	andeq	r0, r0, r1, lsr #21
    2938:	01019901 	tsteq	r1, r1, lsl #18
    293c:	0000034e 	andeq	r0, r0, lr, asr #6
    2940:	01007812 	tsteq	r0, r2, lsl r8
    2944:	002c0199 	mlaeq	ip, r9, r1, r0
    2948:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    294c:	01990100 	orrseq	r0, r9, r0, lsl #2
    2950:	0000002c 	andeq	r0, r0, ip, lsr #32
    2954:	000a4310 	andeq	r4, sl, r0, lsl r3
    2958:	01990100 	orrseq	r0, r9, r0, lsl #2
    295c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2960:	000a4110 	andeq	r4, sl, r0, lsl r1
    2964:	01990100 	orrseq	r0, r9, r0, lsl #2
    2968:	0000002c 	andeq	r0, r0, ip, lsr #32
    296c:	0009c310 	andeq	ip, r9, r0, lsl r3
    2970:	01990100 	orrseq	r0, r9, r0, lsl #2
    2974:	0000002c 	andeq	r0, r0, ip, lsr #32
    2978:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    297c:	2c019901 	stccs	9, cr9, [r1], {1}
    2980:	12000000 	andne	r0, r0, #0
    2984:	0100797a 	tsteq	r0, sl, ror r9
    2988:	002c0199 	mlaeq	ip, r9, r1, r0
    298c:	5a130000 	bpl	4c2994 <IRQ_STACK_SIZE+0x4ba994>
    2990:	01000009 	tsteq	r0, r9
    2994:	004f019b 	umaaleq	r0, pc, fp, r1	; <UNPREDICTABLE>
    2998:	3a130000 	bcc	4c29a0 <IRQ_STACK_SIZE+0x4ba9a0>
    299c:	01000009 	tsteq	r0, r9
    29a0:	004f019b 	umaaleq	r0, pc, fp, r1	; <UNPREDICTABLE>
    29a4:	79140000 	ldmdbvc	r4, {}	; <UNPREDICTABLE>
    29a8:	9c010073 	stcls	0, cr0, [r1], {115}	; 0x73
    29ac:	00003a01 	andeq	r3, r0, r1, lsl #20
    29b0:	73781400 	cmnvc	r8, #0, 8
    29b4:	019c0100 	orrseq	r0, ip, r0, lsl #2
    29b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    29bc:	00796314 	rsbseq	r6, r9, r4, lsl r3
    29c0:	3a019c01 	bcc	699cc <IRQ_STACK_SIZE+0x619cc>
    29c4:	14000000 	strne	r0, [r0], #-0
    29c8:	01007863 	tsteq	r0, r3, ror #16
    29cc:	003a019c 	mlaseq	sl, ip, r1, r0
    29d0:	59130000 	ldmdbpl	r3, {}	; <UNPREDICTABLE>
    29d4:	0100000a 	tsteq	r0, sl
    29d8:	026a019d 	rsbeq	r0, sl, #1073741863	; 0x40000027
    29dc:	2c130000 	ldccs	0, cr0, [r3], {-0}
    29e0:	01000009 	tsteq	r0, r9
    29e4:	027a019e 	rsbseq	r0, sl, #-2147483609	; 0x80000027
    29e8:	5e130000 	cdppl	0, 1, cr0, cr3, cr0, {0}
    29ec:	0100000a 	tsteq	r0, sl
    29f0:	002c019f 	mlaeq	ip, pc, r1, r0	; <UNPREDICTABLE>
    29f4:	11000000 	mrsne	r0, (UNDEF: 0)
    29f8:	00000829 	andeq	r0, r0, r9, lsr #16
    29fc:	0101b401 	tsteq	r1, r1, lsl #8
    2a00:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    2a04:	01007812 	tsteq	r0, r2, lsl r8
    2a08:	002c01b4 	strhteq	r0, [ip], -r4
    2a0c:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2a10:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2a14:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a18:	000a4310 	andeq	r4, sl, r0, lsl r3
    2a1c:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2a20:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a24:	000a4110 	andeq	r4, sl, r0, lsl r1
    2a28:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2a2c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a30:	72747312 	rsbsvc	r7, r4, #1207959552	; 0x48000000
    2a34:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2a38:	00000081 	andeq	r0, r0, r1, lsl #1
    2a3c:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    2a40:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2a44:	12000000 	andne	r0, r0, #0
    2a48:	0100797a 	tsteq	r0, sl, ror r9
    2a4c:	002c01b4 	strhteq	r0, [ip], -r4
    2a50:	c3130000 	tstgt	r3, #0
    2a54:	01000009 	tsteq	r0, r9
    2a58:	004f01b6 	strheq	r0, [pc], #-22	; <UNPREDICTABLE>
    2a5c:	11000000 	mrsne	r0, (UNDEF: 0)
    2a60:	000009ed 	andeq	r0, r0, sp, ror #19
    2a64:	01021201 	tsteq	r2, r1, lsl #4
    2a68:	0000042a 	andeq	r0, r0, sl, lsr #8
    2a6c:	01007812 	tsteq	r0, r2, lsl r8
    2a70:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2a74:	79120000 	ldmdbvc	r2, {}	; <UNPREDICTABLE>
    2a78:	02120100 	andseq	r0, r2, #0, 2
    2a7c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a80:	000a4310 	andeq	r4, sl, r0, lsl r3
    2a84:	02120100 	andseq	r0, r2, #0, 2
    2a88:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a8c:	000a4110 	andeq	r4, sl, r0, lsl r1
    2a90:	02120100 	andseq	r0, r2, #0, 2
    2a94:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a98:	00787a12 	rsbseq	r7, r8, r2, lsl sl
    2a9c:	2c021201 	sfmcs	f1, 4, [r2], {1}
    2aa0:	12000000 	andne	r0, r0, #0
    2aa4:	0100797a 	tsteq	r0, sl, ror r9
    2aa8:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2aac:	66120000 	ldrvs	r0, [r2], -r0
    2ab0:	0100746d 	tsteq	r0, sp, ror #8
    2ab4:	00810212 	addeq	r0, r1, r2, lsl r2
    2ab8:	14170000 	ldrne	r0, [r7], #-0
    2abc:	01007061 	tsteq	r0, r1, rrx
    2ac0:	00bb0214 	adcseq	r0, fp, r4, lsl r2
    2ac4:	a5130000 	ldrge	r0, [r3, #-0]
    2ac8:	01000009 	tsteq	r0, r9
    2acc:	042a0215 	strteq	r0, [sl], #-533	; 0xfffffdeb
    2ad0:	15000000 	strne	r0, [r0, #-0]
    2ad4:	00000087 	andeq	r0, r0, r7, lsl #1
    2ad8:	0000043a 	andeq	r0, r0, sl, lsr r4
    2adc:	00006b16 	andeq	r6, r0, r6, lsl fp
    2ae0:	1800ff00 	stmdane	r0, {r8, r9, sl, fp, ip, sp, lr, pc}
    2ae4:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    2ae8:	40002968 	andmi	r2, r0, r8, ror #18
    2aec:	000007c4 	andeq	r0, r0, r4, asr #15
    2af0:	072c9c01 	streq	r9, [ip, -r1, lsl #24]!
    2af4:	c3190000 	tstgt	r9, #0
    2af8:	e4000003 	str	r0, [r0], #-3
    2afc:	1900002a 	stmdbne	r0, {r1, r3, r5}
    2b00:	000003cd 	andeq	r0, r0, sp, asr #7
    2b04:	00002b05 	andeq	r2, r0, r5, lsl #22
    2b08:	0003d719 	andeq	sp, r3, r9, lsl r7
    2b0c:	002b2600 	eoreq	r2, fp, r0, lsl #12
    2b10:	03e31900 	mvneq	r1, #0, 18
    2b14:	2b470000 	blcs	11c2b1c <STACK_SIZE+0x9c2b1c>
    2b18:	ef190000 	svc	0x00190000
    2b1c:	68000003 	stmdavs	r0, {r0, r1}
    2b20:	1a00002b 	bne	2bd4 <ABORT_STACK_SIZE+0x27d4>
    2b24:	000003fa 	strdeq	r0, [r0], -sl
    2b28:	1a049102 	bne	126f38 <IRQ_STACK_SIZE+0x11ef38>
    2b2c:	00000405 	andeq	r0, r0, r5, lsl #8
    2b30:	17089102 	strne	r9, [r8, -r2, lsl #2]
    2b34:	0004121b 	andeq	r1, r4, fp, lsl r2
    2b38:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    2b3c:	041d1b7d 	ldreq	r1, [sp], #-2941	; 0xfffff483
    2b40:	91030000 	mrsls	r0, (UNDEF: 3)
    2b44:	051a7dd0 	ldreq	r7, [sl, #-3536]	; 0xfffff230
    2b48:	06000004 	streq	r0, [r0], -r4
    2b4c:	01775803 	cmneq	r7, r3, lsl #16
    2b50:	fa1c9f40 	blx	72a858 <IRQ_STACK_SIZE+0x722858>
    2b54:	03000003 	movweq	r0, #3
    2b58:	0003ef1c 	andeq	lr, r3, ip, lsl pc
    2b5c:	e31c0300 	tst	ip, #0, 6
    2b60:	00000003 	andeq	r0, r0, r3
    2b64:	0003d71d 	andeq	sp, r3, sp, lsl r7
    2b68:	1cffff00 	ldclne	15, cr15, [pc]	; 2b70 <ABORT_STACK_SIZE+0x2770>
    2b6c:	000003cd 	andeq	r0, r0, sp, asr #7
    2b70:	03c31c00 	biceq	r1, r3, #0, 24
    2b74:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2b78:	0000034e 	andeq	r0, r0, lr, asr #6
    2b7c:	40002984 	andmi	r2, r0, r4, lsl #19
    2b80:	00000ac8 	andeq	r0, r0, r8, asr #21
    2b84:	0c021901 	stceq	9, cr1, [r2], {1}
    2b88:	19000007 	stmdbne	r0, {r0, r1, r2}
    2b8c:	0000035b 	andeq	r0, r0, fp, asr r3
    2b90:	00002b94 	muleq	r0, r4, fp
    2b94:	0003651c 	andeq	r6, r3, ip, lsl r5
    2b98:	6f1d0000 	svcvs	0x001d0000
    2b9c:	ff000003 			; <UNDEFINED> instruction: 0xff000003
    2ba0:	037b1cff 	cmneq	fp, #65280	; 0xff00
    2ba4:	1c000000 	stcne	0, cr0, [r0], {-0}
    2ba8:	00000393 	muleq	r0, r3, r3
    2bac:	039e1c03 	orrseq	r1, lr, #768	; 0x300
    2bb0:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    2bb4:	00000387 	andeq	r0, r0, r7, lsl #7
    2bb8:	00002be5 	andeq	r2, r0, r5, ror #23
    2bbc:	000ac81f 	andeq	ip, sl, pc, lsl r8
    2bc0:	03a92000 			; <UNDEFINED> instruction: 0x03a92000
    2bc4:	2c630000 	stclcs	0, cr0, [r3], #-0
    2bc8:	821e0000 	andshi	r0, lr, #0
    2bcc:	84000001 	strhi	r0, [r0], #-1
    2bd0:	00400029 	subeq	r0, r0, r9, lsr #32
    2bd4:	0100000b 	tsteq	r0, fp
    2bd8:	063f01bf 			; <UNDEFINED> instruction: 0x063f01bf
    2bdc:	99190000 	ldmdbls	r9, {}	; <UNPREDICTABLE>
    2be0:	ad000001 	stcge	0, cr0, [r0, #-4]
    2be4:	1900002c 	stmdbne	r0, {r2, r3, r5}
    2be8:	000001a3 	andeq	r0, r0, r3, lsr #3
    2bec:	00002ccd 	andeq	r2, r0, sp, asr #25
    2bf0:	0001af19 	andeq	sl, r1, r9, lsl pc
    2bf4:	002cad00 	eoreq	sl, ip, r0, lsl #26
    2bf8:	01c71900 	biceq	r1, r7, r0, lsl #18
    2bfc:	2cf10000 	ldclcs	0, cr0, [r1]
    2c00:	d2190000 	andsle	r0, r9, #0
    2c04:	f1000001 	cps	#1
    2c08:	1900002c 	stmdbne	r0, {r2, r3, r5}
    2c0c:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
    2c10:	00002d11 	andeq	r2, r0, r1, lsl sp
    2c14:	00018f19 	andeq	r8, r1, r9, lsl pc
    2c18:	002d4100 	eoreq	r4, sp, r0, lsl #2
    2c1c:	0b001f00 	bleq	a824 <IRQ_STACK_SIZE+0x2824>
    2c20:	dd200000 	stcle	0, cr0, [r0, #-0]
    2c24:	63000001 	movwvs	r0, #1
    2c28:	2000002d 	andcs	r0, r0, sp, lsr #32
    2c2c:	000001e9 	andeq	r0, r0, r9, ror #3
    2c30:	00002d9b 	muleq	r0, fp, sp
    2c34:	0001f520 	andeq	pc, r1, r0, lsr #10
    2c38:	002dd300 	eoreq	sp, sp, r0, lsl #6
    2c3c:	02012000 	andeq	r2, r1, #0
    2c40:	2dfb0000 	ldclcs	0, cr0, [fp]
    2c44:	0d200000 	stceq	0, cr0, [r0, #-0]
    2c48:	69000002 	stmdbvs	r0, {r1}
    2c4c:	2000002e 	andcs	r0, r0, lr, lsr #32
    2c50:	00000219 	andeq	r0, r0, r9, lsl r2
    2c54:	00002e89 	andeq	r2, r0, r9, lsl #29
    2c58:	00022420 	andeq	r2, r2, r0, lsr #8
    2c5c:	002ec700 	eoreq	ip, lr, r0, lsl #14
    2c60:	022f2000 	eoreq	r2, pc, #0
    2c64:	2edb0000 	cdpcs	0, 13, cr0, cr11, cr0, {0}
    2c68:	3a200000 	bcc	802c70 <STACK_SIZE+0x2c70>
    2c6c:	c7000002 	strgt	r0, [r0, -r2]
    2c70:	1b00002f 	blne	2d34 <ABORT_STACK_SIZE+0x2934>
    2c74:	00000245 	andeq	r0, r0, r5, asr #4
    2c78:	7db09103 	ldfvcd	f1, [r0, #12]!
    2c7c:	0002511b 	andeq	r5, r2, fp, lsl r1
    2c80:	a8910300 	ldmge	r1, {r8, r9}
    2c84:	025d217d 	subseq	r2, sp, #1073741855	; 0x4000001f
    2c88:	3a1e0000 	bcc	782c90 <IRQ_STACK_SIZE+0x77ac90>
    2c8c:	b0000001 	andlt	r0, r0, r1
    2c90:	3840002b 	stmdacc	r0, {r0, r1, r3, r5}^
    2c94:	0100000b 	tsteq	r0, fp
    2c98:	06110189 	ldreq	r0, [r1], -r9, lsl #3
    2c9c:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    2ca0:	23000001 	movwcs	r0, #1
    2ca4:	19000030 	stmdbne	r0, {r4, r5}
    2ca8:	0000014f 	andeq	r0, r0, pc, asr #2
    2cac:	00003052 	andeq	r3, r0, r2, asr r0
    2cb0:	00014619 	andeq	r4, r1, r9, lsl r6
    2cb4:	00308c00 	eorseq	r8, r0, r0, lsl #24
    2cb8:	3a220000 	bcc	882cc0 <STACK_SIZE+0x82cc0>
    2cbc:	20000001 	andcs	r0, r0, r1
    2cc0:	0840002d 	stmdaeq	r0, {r0, r2, r3, r5}^
    2cc4:	01000001 	tsteq	r0, r1
    2cc8:	58190192 	ldmdapl	r9, {r1, r4, r7, r8}
    2ccc:	16000001 	strne	r0, [r0], -r1
    2cd0:	19000031 	stmdbne	r0, {r0, r4, r5}
    2cd4:	0000014f 	andeq	r0, r0, pc, asr #2
    2cd8:	00003129 	andeq	r3, r0, r9, lsr #2
    2cdc:	00014619 	andeq	r4, r1, r9, lsl r6
    2ce0:	00316300 	eorseq	r6, r1, r0, lsl #6
    2ce4:	00000000 	andeq	r0, r0, r0
    2ce8:	00028a23 	andeq	r8, r2, r3, lsr #20
    2cec:	0029b000 	eoreq	fp, r9, r0
    2cf0:	000b6040 	andeq	r6, fp, r0, asr #32
    2cf4:	01c40100 	biceq	r0, r4, r0, lsl #2
    2cf8:	0002a119 	andeq	sl, r2, r9, lsl r1
    2cfc:	0031cd00 	eorseq	ip, r1, r0, lsl #26
    2d00:	02ab1900 	adceq	r1, fp, #0, 18
    2d04:	31e10000 	mvncc	r0, r0
    2d08:	b7190000 	ldrlt	r0, [r9, -r0]
    2d0c:	cd000002 	stcgt	0, cr0, [r0, #-8]
    2d10:	19000031 	stmdbne	r0, {r0, r4, r5}
    2d14:	000002cf 	andeq	r0, r0, pc, asr #5
    2d18:	000031f7 	strdeq	r3, [r0], -r7
    2d1c:	0002da19 	andeq	sp, r2, r9, lsl sl
    2d20:	0031f700 	eorseq	pc, r1, r0, lsl #14
    2d24:	02c31900 	sbceq	r1, r3, #0, 18
    2d28:	320b0000 	andcc	r0, fp, #0
    2d2c:	97190000 	ldrls	r0, [r9, -r0]
    2d30:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    2d34:	1f000032 	svcne	0x00000032
    2d38:	00000b60 	andeq	r0, r0, r0, ror #22
    2d3c:	0002e521 	andeq	lr, r2, r1, lsr #10
    2d40:	02f12000 	rscseq	r2, r1, #0
    2d44:	32440000 	subcc	r0, r4, #0
    2d48:	fd200000 	stc2	0, cr0, [r0, #-0]
    2d4c:	58000002 	stmdapl	r0, {r1}
    2d50:	20000032 	andcs	r0, r0, r2, lsr r0
    2d54:	00000308 	andeq	r0, r0, r8, lsl #6
    2d58:	0000328a 	andeq	r3, r0, sl, lsl #5
    2d5c:	00031320 	andeq	r1, r3, r0, lsr #6
    2d60:	0032d400 	eorseq	sp, r2, r0, lsl #8
    2d64:	031e2000 	tsteq	lr, #0
    2d68:	330c0000 	movwcc	r0, #49152	; 0xc000
    2d6c:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    2d70:	03000003 	movweq	r0, #3
    2d74:	1b7db091 	blne	1f6efc0 <STACK_SIZE+0x176efc0>
    2d78:	00000335 	andeq	r0, r0, r5, lsr r3
    2d7c:	7da89103 	stfvcd	f1, [r8, #12]!
    2d80:	00034121 	andeq	r4, r3, r1, lsr #2
    2d84:	013a2300 	teqeq	sl, r0, lsl #6
    2d88:	2f180000 	svccs	0x00180000
    2d8c:	0b804000 	bleq	fe012d94 <IRQ_STACK_BASE+0xba012d94>
    2d90:	ad010000 	stcge	0, cr0, [r1, #-0]
    2d94:	01581901 	cmpeq	r8, r1, lsl #18
    2d98:	338c0000 	orrcc	r0, ip, #0
    2d9c:	4f190000 	svcmi	0x00190000
    2da0:	9f000001 	svcls	0x00000001
    2da4:	19000033 	stmdbne	r0, {r0, r1, r4, r5}
    2da8:	00000146 	andeq	r0, r0, r6, asr #2
    2dac:	000033e6 	andeq	r3, r0, r6, ror #7
    2db0:	00000000 	andeq	r0, r0, r0
    2db4:	29a82400 	stmibcs	r8!, {sl, sp}
    2db8:	160d4000 	strne	r4, [sp], -r0
    2dbc:	01250000 	teqeq	r5, r0
    2dc0:	0c910252 	lfmeq	f0, 4, [r1], {82}	; 0x52
    2dc4:	05510125 	ldrbeq	r0, [r1, #-293]	; 0xfffffedb
    2dc8:	01775803 	cmneq	r7, r3, lsl #16
    2dcc:	50012540 	andpl	r2, r1, r0, asr #10
    2dd0:	00007402 	andeq	r7, r0, r2, lsl #8
    2dd4:	0ab52600 	beq	fed4c5dc <IRQ_STACK_BASE+0xbad4c5dc>
    2dd8:	3a010000 	bcc	42de0 <IRQ_STACK_SIZE+0x3ade0>
    2ddc:	4000312c 	andmi	r3, r0, ip, lsr #2
    2de0:	00000004 	andeq	r0, r0, r4
    2de4:	075a9c01 	ldrbeq	r9, [sl, -r1, lsl #24]
    2de8:	46270000 	strtmi	r0, [r7], -r0
    2dec:	01000009 	tsteq	r0, r9
    2df0:	0000743a 	andeq	r7, r0, sl, lsr r4
    2df4:	28500100 	ldmdacs	r0, {r8}^
    2df8:	00000aaf 	andeq	r0, r0, pc, lsr #21
    2dfc:	00743c01 	rsbseq	r3, r4, r1, lsl #24
    2e00:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    2e04:	00000985 	andeq	r0, r0, r5, lsl #19
    2e08:	2a014301 	bcs	53a14 <IRQ_STACK_SIZE+0x4ba14>
    2e0c:	0000075a 	andeq	r0, r0, sl, asr r7
    2e10:	40003130 	andmi	r3, r0, r0, lsr r1
    2e14:	00000068 	andeq	r0, r0, r8, rrx
    2e18:	c8269c01 	stmdagt	r6!, {r0, sl, fp, ip, pc}
    2e1c:	01000009 	tsteq	r0, r9
    2e20:	0031984f 	eorseq	r9, r1, pc, asr #16
    2e24:	0001c840 	andeq	ip, r1, r0, asr #16
    2e28:	969c0100 	ldrls	r0, [ip], r0, lsl #2
    2e2c:	2b000007 	blcs	2e50 <ABORT_STACK_SIZE+0x2a50>
    2e30:	0000075a 	andeq	r0, r0, sl, asr r7
    2e34:	40003198 	mulmi	r0, r8, r1
    2e38:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    2e3c:	26005101 	strcs	r5, [r0], -r1, lsl #2
    2e40:	0000086f 	andeq	r0, r0, pc, ror #16
    2e44:	33607c01 	cmncc	r0, #256	; 0x100
    2e48:	017c4000 	cmneq	ip, r0
    2e4c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2e50:	000007f3 	strdeq	r0, [r0], -r3
    2e54:	0064692c 	rsbeq	r6, r4, ip, lsr #18
    2e58:	002c7c01 	eoreq	r7, ip, r1, lsl #24
    2e5c:	34500000 	ldrbcc	r0, [r0], #-0
    2e60:	652d0000 	strvs	r0, [sp, #-0]!
    2e64:	7c01006e 	stcvc	0, cr0, [r1], {110}	; 0x6e
    2e68:	0000002c 	andeq	r0, r0, ip, lsr #32
    2e6c:	512e5101 	teqpl	lr, r1, lsl #2
    2e70:	0100000a 	tsteq	r0, sl
    2e74:	00002c7e 	andeq	r2, r0, lr, ror ip
    2e78:	00349c00 	eorseq	r9, r4, r0, lsl #24
    2e7c:	09942e00 	ldmibeq	r4, {r9, sl, fp, sp}
    2e80:	7f010000 	svcvc	0x00010000
    2e84:	0000002c 	andeq	r0, r0, ip, lsr #32
    2e88:	000034ba 			; <UNDEFINED> instruction: 0x000034ba
    2e8c:	00096d2e 	andeq	r6, r9, lr, lsr #26
    2e90:	2c800100 	stfcss	f0, [r0], {0}
    2e94:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    2e98:	00000034 	andeq	r0, r0, r4, lsr r0
    2e9c:	00013a18 	andeq	r3, r1, r8, lsl sl
    2ea0:	0034dc00 	eorseq	sp, r4, r0, lsl #24
    2ea4:	00003040 	andeq	r3, r0, r0, asr #32
    2ea8:	1e9c0100 	fmlnee	f0, f4, f0
    2eac:	1a000008 	bne	2ed4 <ABORT_STACK_SIZE+0x2ad4>
    2eb0:	00000146 	andeq	r0, r0, r6, asr #2
    2eb4:	4f195001 	svcmi	0x00195001
    2eb8:	ec000001 	stc	0, cr0, [r0], {1}
    2ebc:	1a000034 	bne	2f94 <ABORT_STACK_SIZE+0x2b94>
    2ec0:	00000158 	andeq	r0, r0, r8, asr r1
    2ec4:	2f005201 	svccs	0x00005201
    2ec8:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
    2ecc:	004fa701 	subeq	sl, pc, r1, lsl #14
    2ed0:	350c0000 	strcc	r0, [ip, #-0]
    2ed4:	00284000 	eoreq	r4, r8, r0
    2ed8:	9c010000 	stcls	0, cr0, [r1], {-0}
    2edc:	00000852 	andeq	r0, r0, r2, asr r8
    2ee0:	0100782c 	tsteq	r0, ip, lsr #16
    2ee4:	00002ca7 	andeq	r2, r0, r7, lsr #25
    2ee8:	00350d00 	eorseq	r0, r5, r0, lsl #26
    2eec:	00792c00 	rsbseq	r2, r9, r0, lsl #24
    2ef0:	002ca701 	eoreq	sl, ip, r1, lsl #14
    2ef4:	352e0000 	strcc	r0, [lr, #-0]!
    2ef8:	2f000000 	svccs	0x00000000
    2efc:	00000af8 	strdeq	r0, [r0], -r8
    2f00:	0072ac01 	rsbseq	sl, r2, r1, lsl #24
    2f04:	35340000 	ldrcc	r0, [r4, #-0]!
    2f08:	00244000 	eoreq	r4, r4, r0
    2f0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2f10:	00000884 	andeq	r0, r0, r4, lsl #17
    2f14:	0100782c 	tsteq	r0, ip, lsr #16
    2f18:	00002cac 	andeq	r2, r0, ip, lsr #25
    2f1c:	00354f00 	eorseq	r4, r5, r0, lsl #30
    2f20:	00792d00 	rsbseq	r2, r9, r0, lsl #26
    2f24:	002cac01 	eoreq	sl, ip, r1, lsl #24
    2f28:	51010000 	mrspl	r0, (UNDEF: 1)
    2f2c:	08462600 	stmdaeq	r6, {r9, sl, sp}^
    2f30:	b1010000 	mrslt	r0, (UNDEF: 1)
    2f34:	40003558 	andmi	r3, r0, r8, asr r5
    2f38:	00000088 	andeq	r0, r0, r8, lsl #1
    2f3c:	08db9c01 	ldmeq	fp, {r0, sl, fp, ip, pc}^
    2f40:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    2f44:	2cb30100 	ldfcss	f0, [r3]
    2f48:	70000000 	andvc	r0, r0, r0
    2f4c:	30000035 	andcc	r0, r0, r5, lsr r0
    2f50:	b3010079 	movwlt	r0, #4217	; 0x1079
    2f54:	0000002c 	andeq	r0, r0, ip, lsr #32
    2f58:	0000358f 	andeq	r3, r0, pc, lsl #11
    2f5c:	00013a31 	andeq	r3, r1, r1, lsr sl
    2f60:	00359800 	eorseq	r9, r5, r0, lsl #16
    2f64:	000bd840 	andeq	sp, fp, r0, asr #16
    2f68:	19b90100 	ldmibne	r9!, {r8}
    2f6c:	00000158 	andeq	r0, r0, r8, asr r1
    2f70:	000035ae 	andeq	r3, r0, lr, lsr #11
    2f74:	00014f32 	andeq	r4, r1, r2, lsr pc
    2f78:	01461900 	cmpeq	r6, r0, lsl #18
    2f7c:	35c20000 	strbcc	r0, [r2]
    2f80:	00000000 	andeq	r0, r0, r0
    2f84:	00087c26 	andeq	r7, r8, r6, lsr #24
    2f88:	e0be0100 	adcs	r0, lr, r0, lsl #2
    2f8c:	88400035 	stmdahi	r0, {r0, r2, r4, r5}^
    2f90:	01000000 	mrseq	r0, (UNDEF: 0)
    2f94:	00093d9c 	muleq	r9, ip, sp
    2f98:	0a433300 	beq	10cfba0 <STACK_SIZE+0x8cfba0>
    2f9c:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    2fa0:	0000002c 	andeq	r0, r0, ip, lsr #32
    2fa4:	000035e2 	andeq	r3, r0, r2, ror #11
    2fa8:	01007830 	tsteq	r0, r0, lsr r8
    2fac:	00002cc0 	andeq	r2, r0, r0, asr #25
    2fb0:	00360300 	eorseq	r0, r6, r0, lsl #6
    2fb4:	00793000 	rsbseq	r3, r9, r0
    2fb8:	002cc001 	eoreq	ip, ip, r1
    2fbc:	36220000 	strtcc	r0, [r2], -r0
    2fc0:	3a310000 	bcc	c42fc8 <STACK_SIZE+0x442fc8>
    2fc4:	20000001 	andcs	r0, r0, r1
    2fc8:	f0400036 			; <UNDEFINED> instruction: 0xf0400036
    2fcc:	0100000b 	tsteq	r0, fp
    2fd0:	015832c6 	cmpeq	r8, r6, asr #5
    2fd4:	4f320000 	svcmi	0x00320000
    2fd8:	19000001 	stmdbne	r0, {r0}
    2fdc:	00000146 	andeq	r0, r0, r6, asr #2
    2fe0:	00003641 	andeq	r3, r0, r1, asr #12
    2fe4:	f8260000 			; <UNDEFINED> instruction: 0xf8260000
    2fe8:	01000009 	tsteq	r0, r9
    2fec:	003668cb 	eorseq	r6, r6, fp, asr #17
    2ff0:	00001440 	andeq	r1, r0, r0, asr #8
    2ff4:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    2ff8:	2d000009 	stccs	0, cr0, [r0, #-36]	; 0xffffffdc
    2ffc:	cb010078 	blgt	431e4 <IRQ_STACK_SIZE+0x3b1e4>
    3000:	00000975 	andeq	r0, r0, r5, ror r9
    3004:	792d5001 	pushvc	{r0, ip, lr}
    3008:	75cb0100 	strbvc	r0, [fp, #256]	; 0x100
    300c:	01000009 	tsteq	r0, r9
    3010:	70662d51 	rsbvc	r2, r6, r1, asr sp
    3014:	7bcb0100 	blvc	ff2c341c <IRQ_STACK_BASE+0xbb2c341c>
    3018:	01000009 	tsteq	r0, r9
    301c:	04050052 	streq	r0, [r5], #-82	; 0xffffffae
    3020:	0000002c 	andeq	r0, r0, ip, lsr #32
    3024:	09810405 	stmibeq	r1, {r0, r2, sl}
    3028:	48060000 	stmdami	r6, {}	; <UNPREDICTABLE>
    302c:	26000000 	strcs	r0, [r0], -r0
    3030:	0000091a 	andeq	r0, r0, sl, lsl r9
    3034:	367cd101 	ldrbtcc	sp, [ip], -r1, lsl #2
    3038:	00a44000 	adceq	r4, r4, r0
    303c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3040:	00000a23 	andeq	r0, r0, r3, lsr #20
    3044:	0100782d 	tsteq	r0, sp, lsr #16
    3048:	00002cd1 	ldrdeq	r2, [r0], -r1
    304c:	2c500100 	ldfcse	f0, [r0], {-0}
    3050:	d1010079 	tstle	r1, r9, ror r0
    3054:	0000002c 	andeq	r0, r0, ip, lsr #32
    3058:	00003661 	andeq	r3, r0, r1, ror #12
    305c:	0070662c 	rsbseq	r6, r0, ip, lsr #12
    3060:	097bd101 	ldmdbeq	fp!, {r0, r8, ip, lr, pc}^
    3064:	36800000 	strcc	r0, [r0], r0
    3068:	722e0000 	eorvc	r0, lr, #0
    306c:	01000009 	tsteq	r0, r9
    3070:	00002cd3 	ldrdeq	r2, [r0], -r3
    3074:	0036a100 	eorseq	sl, r6, r0, lsl #2
    3078:	0a092e00 	beq	24e880 <IRQ_STACK_SIZE+0x246880>
    307c:	d3010000 	movwle	r0, #4096	; 0x1000
    3080:	0000002c 	andeq	r0, r0, ip, lsr #32
    3084:	000036b4 			; <UNDEFINED> instruction: 0x000036b4
    3088:	00787830 	rsbseq	r7, r8, r0, lsr r8
    308c:	002cd401 	eoreq	sp, ip, r1, lsl #8
    3090:	36c70000 	strbcc	r0, [r7], r0
    3094:	79300000 	ldmdbvc	r0!, {}	; <UNPREDICTABLE>
    3098:	d4010079 	strle	r0, [r1], #-121	; 0xffffff87
    309c:	0000002c 	andeq	r0, r0, ip, lsr #32
    30a0:	000036e6 	andeq	r3, r0, r6, ror #13
    30a4:	00013a31 	andeq	r3, r1, r1, lsr sl
    30a8:	0036c800 	eorseq	ip, r6, r0, lsl #16
    30ac:	000c0840 	andeq	r0, ip, r0, asr #16
    30b0:	19da0100 	ldmibne	sl, {r8}^
    30b4:	00000158 	andeq	r0, r0, r8, asr r1
    30b8:	00003705 	andeq	r3, r0, r5, lsl #14
    30bc:	00014f32 	andeq	r4, r1, r2, lsr pc
    30c0:	01461900 	cmpeq	r6, r0, lsl #18
    30c4:	37300000 	ldrcc	r0, [r0, -r0]!
    30c8:	00000000 	andeq	r0, r0, r0
    30cc:	0008ca26 	andeq	ip, r8, r6, lsr #20
    30d0:	20df0100 	sbcscs	r0, pc, r0, lsl #2
    30d4:	8c400037 	mcrrhi	0, 3, r0, r0, cr7
    30d8:	01000000 	mrseq	r0, (UNDEF: 0)
    30dc:	000ac39c 	muleq	sl, ip, r3
    30e0:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    30e4:	002cdf01 	eoreq	sp, ip, r1, lsl #30
    30e8:	50010000 	andpl	r0, r1, r0
    30ec:	0100792c 	tsteq	r0, ip, lsr #18
    30f0:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    30f4:	00375500 	eorseq	r5, r7, r0, lsl #10
    30f8:	70662c00 	rsbvc	r2, r6, r0, lsl #24
    30fc:	7bdf0100 	blvc	ff7c3504 <IRQ_STACK_BASE+0xbb7c3504>
    3100:	76000009 	strvc	r0, [r0], -r9
    3104:	33000037 	movwcc	r0, #55	; 0x37
    3108:	00000972 	andeq	r0, r0, r2, ror r9
    310c:	002cdf01 	eoreq	sp, ip, r1, lsl #30
    3110:	37970000 	ldrcc	r0, [r7, r0]
    3114:	09270000 	stmdbeq	r7!, {}	; <UNPREDICTABLE>
    3118:	0100000a 	tsteq	r0, sl
    311c:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    3120:	00910200 	addseq	r0, r1, r0, lsl #4
    3124:	00787830 	rsbseq	r7, r8, r0, lsr r8
    3128:	002ce101 	eoreq	lr, ip, r1, lsl #2
    312c:	37b80000 	ldrcc	r0, [r8, r0]!
    3130:	79300000 	ldmdbvc	r0!, {}	; <UNPREDICTABLE>
    3134:	e1010079 	hlt	0x1009
    3138:	0000002c 	andeq	r0, r0, ip, lsr #32
    313c:	000037cc 	andeq	r3, r0, ip, asr #15
    3140:	00013a31 	andeq	r3, r1, r1, lsr sl
    3144:	00376000 	eorseq	r6, r7, r0
    3148:	000c2040 	andeq	r2, ip, r0, asr #32
    314c:	19e70100 	stmibne	r7!, {r8}^
    3150:	00000158 	andeq	r0, r0, r8, asr r1
    3154:	00003815 	andeq	r3, r0, r5, lsl r8
    3158:	00014f19 	andeq	r4, r1, r9, lsl pc
    315c:	00383400 	eorseq	r3, r8, r0, lsl #8
    3160:	01461900 	cmpeq	r6, r0, lsl #18
    3164:	38470000 	stmdacc	r7, {}^	; <UNPREDICTABLE>
    3168:	00000000 	andeq	r0, r0, r0
    316c:	00089626 	andeq	r9, r8, r6, lsr #12
    3170:	acec0100 	stfgee	f0, [ip]
    3174:	28400037 	stmdacs	r0, {r0, r1, r2, r4, r5}^
    3178:	01000000 	mrseq	r0, (UNDEF: 0)
    317c:	000af39c 	muleq	sl, ip, r3
    3180:	09ac2700 	stmibeq	ip!, {r8, r9, sl, sp}
    3184:	ec010000 	stc	0, cr0, [r1], {-0}
    3188:	0000002c 	andeq	r0, r0, ip, lsr #32
    318c:	2b275001 	blcs	9d7198 <STACK_SIZE+0x1d7198>
    3190:	0100000a 	tsteq	r0, sl
    3194:	00002cec 	andeq	r2, r0, ip, ror #25
    3198:	00510100 	subseq	r0, r1, r0, lsl #2
    319c:	000abe26 	andeq	fp, sl, r6, lsr #28
    31a0:	d4f40100 	ldrbtle	r0, [r4], #256	; 0x100
    31a4:	34400037 	strbcc	r0, [r0], #-55	; 0xffffffc9
    31a8:	01000000 	mrseq	r0, (UNDEF: 0)
    31ac:	000b239c 	muleq	fp, ip, r3
    31b0:	09ac2700 	stmibeq	ip!, {r8, r9, sl, sp}
    31b4:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    31b8:	0000002c 	andeq	r0, r0, ip, lsr #32
    31bc:	2b275001 	blcs	9d71c8 <STACK_SIZE+0x1d71c8>
    31c0:	0100000a 	tsteq	r0, sl
    31c4:	00002cf4 	strdeq	r2, [r0], -r4
    31c8:	00510100 	subseq	r0, r1, r0, lsl #2
    31cc:	00016418 	andeq	r6, r1, r8, lsl r4
    31d0:	00380800 	eorseq	r0, r8, r0, lsl #16
    31d4:	00001c40 	andeq	r1, r0, r0, asr #24
    31d8:	409c0100 	addsmi	r0, ip, r0, lsl #2
    31dc:	1900000b 	stmdbne	r0, {r0, r1, r3}
    31e0:	00000175 	andeq	r0, r0, r5, ror r1
    31e4:	00003867 	andeq	r3, r0, r7, ror #16
    31e8:	09033400 	stmdbeq	r3, {sl, ip, sp}
    31ec:	07010000 	streq	r0, [r1, -r0]
    31f0:	00382401 	eorseq	r2, r8, r1, lsl #8
    31f4:	00002440 	andeq	r2, r0, r0, asr #8
    31f8:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
    31fc:	3500000b 	strcc	r0, [r0, #-11]
    3200:	00000890 	muleq	r0, r0, r8
    3204:	2c010701 	stccs	7, cr0, [r1], {1}
    3208:	01000000 	mrseq	r0, (UNDEF: 0)
    320c:	89340050 	ldmdbhi	r4!, {r4, r6}
    3210:	0100000a 	tsteq	r0, sl
    3214:	3848011a 	stmdacc	r8, {r1, r3, r4, r8}^
    3218:	01444000 	mrseq	r4, (UNDEF: 68)
    321c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3220:	00000c70 	andeq	r0, r0, r0, ror ip
    3224:	01007836 	tsteq	r0, r6, lsr r8
    3228:	002c011a 	eoreq	r0, ip, sl, lsl r1
    322c:	388e0000 	stmcc	lr, {}	; <UNPREDICTABLE>
    3230:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    3234:	011a0100 	tsteq	sl, r0, lsl #2
    3238:	0000002c 	andeq	r0, r0, ip, lsr #32
    323c:	000038ac 	andeq	r3, r0, ip, lsr #17
    3240:	00706636 	rsbseq	r6, r0, r6, lsr r6
    3244:	72011a01 	andvc	r1, r1, #4096	; 0x1000
    3248:	cb000000 	blgt	3250 <ABORT_STACK_SIZE+0x2e50>
    324c:	37000038 	smladxcc	r0, r8, r0, r0
    3250:	01007878 	tsteq	r0, r8, ror r8
    3254:	002c011d 	eoreq	r0, ip, sp, lsl r1
    3258:	38f70000 	ldmcc	r7!, {}^	; <UNPREDICTABLE>
    325c:	79370000 	ldmdbvc	r7!, {}	; <UNPREDICTABLE>
    3260:	1d010079 	stcne	0, cr0, [r1, #-484]	; 0xfffffe1c
    3264:	00002c01 	andeq	r2, r0, r1, lsl #24
    3268:	00392e00 	eorseq	r2, r9, r0, lsl #28
    326c:	00703700 	rsbseq	r3, r0, r0, lsl #14
    3270:	2c011d01 	stccs	13, cr1, [r1], {1}
    3274:	5b000000 	blpl	327c <ABORT_STACK_SIZE+0x2e7c>
    3278:	37000039 	smladxcc	r0, r9, r0, r0
    327c:	1e010074 	mcrne	0, 0, r0, cr1, cr4, {3}
    3280:	00007b01 	andeq	r7, r0, r1, lsl #22
    3284:	0039bf00 	eorseq	fp, r9, r0, lsl #30
    3288:	61723700 	cmnvs	r2, r0, lsl #14
    328c:	20010077 	andcs	r0, r1, r7, ror r0
    3290:	00007b01 	andeq	r7, r0, r1, lsl #22
    3294:	0039fe00 	eorseq	pc, r9, r0, lsl #28
    3298:	00773800 	rsbseq	r3, r7, r0, lsl #16
    329c:	4f012101 	svcmi	0x00012101
    32a0:	01000000 	mrseq	r0, (UNDEF: 0)
    32a4:	00683757 	rsbeq	r3, r8, r7, asr r7
    32a8:	4f012201 	svcmi	0x00012201
    32ac:	3f000000 	svccc	0x00000000
    32b0:	3700003a 	smladxcc	r0, sl, r0, r0
    32b4:	00646170 	rsbeq	r6, r4, r0, ror r1
    32b8:	4f012301 	svcmi	0x00012301
    32bc:	5f000000 	svcpl	0x00000000
    32c0:	1e00003a 	mcrne	0, 0, r0, cr0, cr10, {1}
    32c4:	0000013a 	andeq	r0, r0, sl, lsr r1
    32c8:	40003914 	andmi	r3, r0, r4, lsl r9
    32cc:	00000c40 	andeq	r0, r0, r0, asr #24
    32d0:	42013701 	andmi	r3, r1, #262144	; 0x40000
    32d4:	1900000c 	stmdbne	r0, {r2, r3}
    32d8:	00000158 	andeq	r0, r0, r8, asr r1
    32dc:	00003a7e 	andeq	r3, r0, lr, ror sl
    32e0:	00014f32 	andeq	r4, r1, r2, lsr pc
    32e4:	01463200 	mrseq	r3, (UNDEF: 102)
    32e8:	24000000 	strcs	r0, [r0], #-0
    32ec:	400038e8 	andmi	r3, r0, r8, ror #17
    32f0:	0000162c 	andeq	r1, r0, ip, lsr #12
    32f4:	02530125 	subseq	r0, r3, #1073741833	; 0x40000009
    32f8:	01250077 	teqeq	r5, r7, ror r0
    32fc:	00790252 	rsbseq	r0, r9, r2, asr r2
    3300:	03510125 	cmpeq	r1, #1073741833	; 0x40000009
    3304:	255201f3 	ldrbcs	r0, [r2, #-499]	; 0xfffffe0d
    3308:	03055001 	movweq	r5, #20481	; 0x5001
    330c:	40017768 	andmi	r7, r1, r8, ror #14
    3310:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    3314:	00007a02 	andeq	r7, r0, r2, lsl #20
    3318:	01821800 	orreq	r1, r2, r0, lsl #16
    331c:	398c0000 	stmibcc	ip, {}	; <UNPREDICTABLE>
    3320:	03c84000 	biceq	r4, r8, #0
    3324:	9c010000 	stcls	0, cr0, [r1], {-0}
    3328:	00000d78 	andeq	r0, r0, r8, ror sp
    332c:	00018f19 	andeq	r8, r1, r9, lsl pc
    3330:	003a9100 	eorseq	r9, sl, r0, lsl #2
    3334:	01991900 	orrseq	r1, r9, r0, lsl #18
    3338:	3ab10000 	bcc	fec43340 <IRQ_STACK_BASE+0xbac43340>
    333c:	a3190000 	tstge	r9, #0
    3340:	e8000001 	stmda	r0, {r0}
    3344:	1900003a 	stmdbne	r0, {r1, r3, r4, r5}
    3348:	000001af 	andeq	r0, r0, pc, lsr #3
    334c:	00003b08 	andeq	r3, r0, r8, lsl #22
    3350:	0001bb19 	andeq	fp, r1, r9, lsl fp
    3354:	003b2800 	eorseq	r2, fp, r0, lsl #16
    3358:	01c71a00 	biceq	r1, r7, r0, lsl #20
    335c:	91020000 	mrsls	r0, (UNDEF: 2)
    3360:	01d21a04 	bicseq	r1, r2, r4, lsl #20
    3364:	91020000 	mrsls	r0, (UNDEF: 2)
    3368:	01dd2008 	bicseq	r2, sp, r8
    336c:	3c2f0000 	stccc	0, cr0, [pc], #-0	; 3374 <ABORT_STACK_SIZE+0x2f74>
    3370:	e9200000 	stmdb	r0!, {}	; <UNPREDICTABLE>
    3374:	02000001 	andeq	r0, r0, #1
    3378:	2000003e 	andcs	r0, r0, lr, lsr r0
    337c:	000001f5 	strdeq	r0, [r0], -r5
    3380:	0000403e 	andeq	r4, r0, lr, lsr r0
    3384:	00020120 	andeq	r0, r2, r0, lsr #2
    3388:	00419500 	subeq	r9, r1, r0, lsl #10
    338c:	020d2000 	andeq	r2, sp, #0
    3390:	44f80000 	ldrbtmi	r0, [r8], #0
    3394:	19200000 	stmdbne	r0!, {}	; <UNPREDICTABLE>
    3398:	18000002 	stmdane	r0, {r1}
    339c:	20000045 	andcs	r0, r0, r5, asr #32
    33a0:	00000224 	andeq	r0, r0, r4, lsr #4
    33a4:	00004556 	andeq	r4, r0, r6, asr r5
    33a8:	00022f20 	andeq	r2, r2, r0, lsr #30
    33ac:	00456a00 	subeq	r6, r5, r0, lsl #20
    33b0:	023a2000 	eorseq	r2, sl, #0
    33b4:	45d00000 	ldrbmi	r0, [r0]
    33b8:	451b0000 	ldrmi	r0, [fp, #-0]
    33bc:	02000002 	andeq	r0, r0, #2
    33c0:	511b4091 			; <UNDEFINED> instruction: 0x511b4091
    33c4:	03000002 	movweq	r0, #2
    33c8:	207fb891 			; <UNDEFINED> instruction: 0x207fb891
    33cc:	0000025d 	andeq	r0, r0, sp, asr r2
    33d0:	00004636 	andeq	r4, r0, r6, lsr r6
    33d4:	00013a1e 	andeq	r3, r1, lr, lsl sl
    33d8:	003b5800 	eorseq	r5, fp, r0, lsl #16
    33dc:	000c8040 	andeq	r8, ip, r0, asr #32
    33e0:	01890100 	orreq	r0, r9, r0, lsl #2
    33e4:	00000d53 	andeq	r0, r0, r3, asr sp
    33e8:	00015832 	andeq	r5, r1, r2, lsr r8
    33ec:	014f3200 	mrseq	r3, (UNDEF: 111)
    33f0:	46190000 	ldrmi	r0, [r9], -r0
    33f4:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    33f8:	00000046 	andeq	r0, r0, r6, asr #32
    33fc:	00013a23 	andeq	r3, r1, r3, lsr #20
    3400:	003bf400 	eorseq	pc, fp, r0, lsl #8
    3404:	000ca040 	andeq	sl, ip, r0, asr #32
    3408:	01920100 	orrseq	r0, r2, r0, lsl #2
    340c:	00015832 	andeq	r5, r1, r2, lsr r8
    3410:	014f3200 	mrseq	r3, (UNDEF: 111)
    3414:	46190000 	ldrmi	r0, [r9], -r0
    3418:	e1000001 	tst	r0, r1
    341c:	00000046 	andeq	r0, r0, r6, asr #32
    3420:	028a1800 	addeq	r1, sl, #0, 16
    3424:	3d540000 	ldclcc	0, cr0, [r4, #-0]
    3428:	01744000 	cmneq	r4, r0
    342c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3430:	00000e39 	andeq	r0, r0, r9, lsr lr
    3434:	00029719 	andeq	r9, r2, r9, lsl r7
    3438:	00470400 	subeq	r0, r7, r0, lsl #8
    343c:	02a11900 	adceq	r1, r1, #0, 18
    3440:	47240000 	strmi	r0, [r4, -r0]!
    3444:	ab190000 	blge	64344c <IRQ_STACK_SIZE+0x63b44c>
    3448:	5b000002 	blpl	3458 <ABORT_STACK_SIZE+0x3058>
    344c:	19000047 	stmdbne	r0, {r0, r1, r2, r6}
    3450:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    3454:	0000477b 	andeq	r4, r0, fp, ror r7
    3458:	0002c31a 	andeq	ip, r2, sl, lsl r3
    345c:	00910200 	addseq	r0, r1, r0, lsl #4
    3460:	0002cf1a 	andeq	ip, r2, sl, lsl pc
    3464:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3468:	0002da1a 	andeq	sp, r2, sl, lsl sl
    346c:	08910200 	ldmeq	r1, {r9}
    3470:	0002e520 	andeq	lr, r2, r0, lsr #10
    3474:	00479b00 	subeq	r9, r7, r0, lsl #22
    3478:	02f13900 	rscseq	r3, r1, #0, 18
    347c:	20000000 	andcs	r0, r0, r0
    3480:	000002fd 	strdeq	r0, [r0], -sp
    3484:	000047c3 	andeq	r4, r0, r3, asr #15
    3488:	00030820 	andeq	r0, r3, r0, lsr #16
    348c:	0047f500 	subeq	pc, r7, r0, lsl #10
    3490:	03132000 	tsteq	r3, #0
    3494:	48330000 	ldmdami	r3!, {}	; <UNPREDICTABLE>
    3498:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    349c:	6a000003 	bvs	34b0 <ABORT_STACK_SIZE+0x30b0>
    34a0:	1b000048 	blne	35c8 <ABORT_STACK_SIZE+0x31c8>
    34a4:	00000329 	andeq	r0, r0, r9, lsr #6
    34a8:	1b409102 	blne	10278b8 <STACK_SIZE+0x8278b8>
    34ac:	00000335 	andeq	r0, r0, r5, lsr r3
    34b0:	7fb89103 	svcvc	0x00b89103
    34b4:	00034120 	andeq	r4, r3, r0, lsr #2
    34b8:	0048a100 	subeq	sl, r8, r0, lsl #2
    34bc:	013a2300 	teqeq	sl, r0, lsl #6
    34c0:	3e4c0000 	cdpcc	0, 4, cr0, cr12, cr0, {0}
    34c4:	0cc04000 	stcleq	0, cr4, [r0], {0}
    34c8:	ad010000 	stcge	0, cr0, [r1, #-0]
    34cc:	01583201 	cmpeq	r8, r1, lsl #4
    34d0:	4f320000 	svcmi	0x00320000
    34d4:	19000001 	stmdbne	r0, {r0}
    34d8:	00000146 	andeq	r0, r0, r6, asr #2
    34dc:	000048f9 	strdeq	r4, [r0], -r9
    34e0:	4e180000 	cdpmi	0, 1, cr0, cr8, cr0, {0}
    34e4:	c8000003 	stmdagt	r0, {r0, r1}
    34e8:	1c40003e 	mcrrne	0, 3, r0, r0, cr14
    34ec:	01000002 	tsteq	r0, r2
    34f0:	000f7b9c 	muleq	pc, ip, fp	; <UNPREDICTABLE>
    34f4:	035b1900 	cmpeq	fp, #0, 18
    34f8:	491c0000 	ldmdbmi	ip, {}	; <UNPREDICTABLE>
    34fc:	65190000 	ldrvs	r0, [r9, #-0]
    3500:	54000003 	strpl	r0, [r0], #-3
    3504:	19000049 	stmdbne	r0, {r0, r3, r6}
    3508:	0000036f 	andeq	r0, r0, pc, ror #6
    350c:	00004974 	andeq	r4, r0, r4, ror r9
    3510:	00037b19 	andeq	r7, r3, r9, lsl fp
    3514:	00499400 	subeq	r9, r9, r0, lsl #8
    3518:	03871900 	orreq	r1, r7, #0, 18
    351c:	49b40000 	ldmibmi	r4!, {}	; <UNPREDICTABLE>
    3520:	931a0000 	tstls	sl, #0
    3524:	02000003 	andeq	r0, r0, #3
    3528:	9e1a0491 	cfcmpsls	r0, mvf10, mvf1
    352c:	02000003 	andeq	r0, r0, #3
    3530:	a9200891 	stmdbge	r0!, {r0, r4, r7, fp}
    3534:	31000003 	tstcc	r0, r3
    3538:	1e00004a 	cdpne	0, 0, cr0, cr0, cr10, {2}
    353c:	0000028a 	andeq	r0, r0, sl, lsl #5
    3540:	40003f08 	andmi	r3, r0, r8, lsl #30
    3544:	00000ce0 	andeq	r0, r0, r0, ror #25
    3548:	4a01c401 	bmi	74554 <IRQ_STACK_SIZE+0x6c554>
    354c:	3200000f 	andcc	r0, r0, #15
    3550:	000002da 	ldrdeq	r0, [r0], -sl
    3554:	0002cf32 	andeq	ip, r2, r2, lsr pc
    3558:	02c31900 	sbceq	r1, r3, #0, 18
    355c:	4a750000 	bmi	1d43564 <STACK_SIZE+0x1543564>
    3560:	b7320000 	ldrlt	r0, [r2, -r0]!
    3564:	32000002 	andcc	r0, r0, #2
    3568:	000002ab 	andeq	r0, r0, fp, lsr #5
    356c:	0002a11a 	andeq	sl, r2, sl, lsl r1
    3570:	fc910300 	ldc2	3, cr0, [r1], {0}
    3574:	0297197e 	addseq	r1, r7, #2064384	; 0x1f8000
    3578:	4a880000 	bmi	fe203580 <IRQ_STACK_BASE+0xba203580>
    357c:	e01f0000 	ands	r0, pc, r0
    3580:	2100000c 	tstcs	r0, ip
    3584:	000002e5 	andeq	r0, r0, r5, ror #5
    3588:	0002f139 	andeq	pc, r2, r9, lsr r1	; <UNPREDICTABLE>
    358c:	fd200000 	stc2	0, cr0, [r0, #-0]
    3590:	9d000002 	stcls	0, cr0, [r0, #-8]
    3594:	2000004a 	andcs	r0, r0, sl, asr #32
    3598:	00000308 	andeq	r0, r0, r8, lsl #6
    359c:	00004acf 	andeq	r4, r0, pc, asr #21
    35a0:	00031320 	andeq	r1, r3, r0, lsr #6
    35a4:	004b0d00 	subeq	r0, fp, r0, lsl #26
    35a8:	031e2000 	tsteq	lr, #0
    35ac:	4b440000 	blmi	11035b4 <STACK_SIZE+0x9035b4>
    35b0:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    35b4:	03000003 	movweq	r0, #3
    35b8:	1b7fb091 	blne	1fef804 <STACK_SIZE+0x17ef804>
    35bc:	00000335 	andeq	r0, r0, r5, lsr r3
    35c0:	7fa89103 	svcvc	0x00a89103
    35c4:	00034120 	andeq	r4, r3, r0, lsr #2
    35c8:	004b7b00 	subeq	r7, fp, r0, lsl #22
    35cc:	013a2300 	teqeq	sl, r0, lsl #6
    35d0:	405c0000 	subsmi	r0, ip, r0
    35d4:	0d004000 	stceq	0, cr4, [r0, #-0]
    35d8:	ad010000 	stcge	0, cr0, [r1, #-0]
    35dc:	01583201 	cmpeq	r8, r1, lsl #4
    35e0:	4f320000 	svcmi	0x00320000
    35e4:	19000001 	stmdbne	r0, {r0}
    35e8:	00000146 	andeq	r0, r0, r6, asr #2
    35ec:	00004bd3 	ldrdeq	r4, [r0], -r3
    35f0:	24000000 	strcs	r0, [r0], #-0
    35f4:	40003f80 	andmi	r3, r0, r0, lsl #31
    35f8:	00000182 	andeq	r0, r0, r2, lsl #3
    35fc:	04530125 	ldrbeq	r0, [r3], #-293	; 0xfffffedb
    3600:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    3604:	04520125 	ldrbeq	r0, [r2], #-293	; 0xfffffedb
    3608:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    360c:	04510125 	ldrbeq	r0, [r1], #-293	; 0xfffffedb
    3610:	067efc91 			; <UNDEFINED> instruction: 0x067efc91
    3614:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    3618:	25007902 	strcs	r7, [r0, #-2306]	; 0xfffff6fe
    361c:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
    3620:	0000007a 	andeq	r0, r0, sl, ror r0
    3624:	000a1e34 	andeq	r1, sl, r4, lsr lr
    3628:	01ca0100 	biceq	r0, sl, r0, lsl #2
    362c:	400040e4 	andmi	r4, r0, r4, ror #1
    3630:	00000080 	andeq	r0, r0, r0, lsl #1
    3634:	10599c01 	subsne	r9, r9, r1, lsl #24
    3638:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    363c:	ca010031 	bgt	43708 <IRQ_STACK_SIZE+0x3b708>
    3640:	00002c01 	andeq	r2, r0, r1, lsl #24
    3644:	004bf600 	subeq	pc, fp, r0, lsl #12
    3648:	31793600 	cmncc	r9, r0, lsl #12
    364c:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3650:	0000002c 	andeq	r0, r0, ip, lsr #32
    3654:	00004c17 	andeq	r4, r0, r7, lsl ip
    3658:	00327836 	eorseq	r7, r2, r6, lsr r8
    365c:	2c01ca01 	stccs	10, cr12, [r1], {1}
    3660:	43000000 	movwmi	r0, #0
    3664:	3600004c 	strcc	r0, [r0], -ip, asr #32
    3668:	01003279 	tsteq	r0, r9, ror r2
    366c:	002c01ca 	eoreq	r0, ip, sl, asr #3
    3670:	4c640000 	stclmi	0, cr0, [r4], #-0
    3674:	43350000 	teqmi	r5, #0
    3678:	0100000a 	tsteq	r0, sl
    367c:	002c01ca 	eoreq	r0, ip, sl, asr #3
    3680:	91020000 	mrsls	r0, (UNDEF: 2)
    3684:	00693800 	rsbeq	r3, r9, r0, lsl #16
    3688:	2c01cc01 	stccs	12, cr12, [r1], {1}
    368c:	01000000 	mrseq	r0, (UNDEF: 0)
    3690:	006a3751 	rsbeq	r3, sl, r1, asr r7
    3694:	2c01cc01 	stccs	12, cr12, [r1], {1}
    3698:	85000000 	strhi	r0, [r0, #-0]
    369c:	3800004c 	stmdacc	r0, {r2, r3, r6}
    36a0:	00317878 	eorseq	r7, r1, r8, ror r8
    36a4:	2c01cd01 	stccs	13, cr12, [r1], {1}
    36a8:	01000000 	mrseq	r0, (UNDEF: 0)
    36ac:	79793750 	ldmdbvc	r9!, {r4, r6, r8, r9, sl, ip, sp}^
    36b0:	cd010031 	stcgt	0, cr0, [r1, #-196]	; 0xffffff3c
    36b4:	00002c01 	andeq	r2, r0, r1, lsl #24
    36b8:	004ca300 	subeq	sl, ip, r0, lsl #6
    36bc:	78783800 	ldmdavc	r8!, {fp, ip, sp}^
    36c0:	cd010032 	stcgt	0, cr0, [r1, #-200]	; 0xffffff38
    36c4:	00002c01 	andeq	r2, r0, r1, lsl #24
    36c8:	38520100 	ldmdacc	r2, {r8}^
    36cc:	00327979 	eorseq	r7, r2, r9, ror r9
    36d0:	2c01cd01 	stccs	13, cr12, [r1], {1}
    36d4:	01000000 	mrseq	r0, (UNDEF: 0)
    36d8:	013a2353 	teqeq	sl, r3, asr r3
    36dc:	41280000 	teqmi	r8, r0
    36e0:	0d204000 	stceq	0, cr4, [r0, #-0]
    36e4:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    36e8:	01583201 	cmpeq	r8, r1, lsl #4
    36ec:	4f190000 	svcmi	0x00190000
    36f0:	b6000001 	strlt	r0, [r0], -r1
    36f4:	1900004c 	stmdbne	r0, {r2, r3, r6}
    36f8:	00000146 	andeq	r0, r0, r6, asr #2
    36fc:	00004cc9 	andeq	r4, r0, r9, asr #25
    3700:	33340000 	teqcc	r4, #0
    3704:	0100000a 	tsteq	r0, sl
    3708:	416401ee 	smulttmi	r4, lr, r1
    370c:	01b44000 			; <UNDEFINED> instruction: 0x01b44000
    3710:	9c010000 	stcls	0, cr0, [r1], {-0}
    3714:	0000121a 	andeq	r1, r0, sl, lsl r2
    3718:	00317836 	eorseq	r7, r1, r6, lsr r8
    371c:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3720:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    3724:	3600004c 	strcc	r0, [r0], -ip, asr #32
    3728:	01003179 	tsteq	r0, r9, ror r1
    372c:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3730:	4d2e0000 	stcmi	0, cr0, [lr, #-0]
    3734:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3738:	ee010032 	mcr	0, 0, r0, cr1, cr2, {1}
    373c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3740:	004d7300 	subeq	r7, sp, r0, lsl #6
    3744:	32793600 	rsbscc	r3, r9, #0, 12
    3748:	01ee0100 	mvneq	r0, r0, lsl #2
    374c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3750:	00004dc4 	andeq	r4, r0, r4, asr #27
    3754:	000a433a 	andeq	r4, sl, sl, lsr r3
    3758:	01ee0100 	mvneq	r0, r0, lsl #2
    375c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3760:	00004e15 	andeq	r4, r0, r5, lsl lr
    3764:	01007937 	tsteq	r0, r7, lsr r9
    3768:	002501f0 	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    376c:	4e410000 	cdpmi	0, 4, cr0, cr1, cr0, {0}
    3770:	78380000 	ldmdavc	r8!, {}	; <UNPREDICTABLE>
    3774:	01f00100 	mvnseq	r0, r0, lsl #2
    3778:	00000025 	andeq	r0, r0, r5, lsr #32
    377c:	02919005 	addseq	r9, r1, #5
    3780:	64370893 	ldrtvs	r0, [r7], #-2195	; 0xfffff76d
    3784:	f1010079 	setend	le
    3788:	00002501 	andeq	r2, r0, r1, lsl #10
    378c:	004e6700 	subeq	r6, lr, r0, lsl #14
    3790:	78643700 	stmdavc	r4!, {r8, r9, sl, ip, sp}^
    3794:	01f10100 	mvnseq	r0, r0, lsl #2
    3798:	00000025 	andeq	r0, r0, r5, lsr #32
    379c:	00004f1a 	andeq	r4, r0, sl, lsl pc
    37a0:	00796537 	rsbseq	r6, r9, r7, lsr r5
    37a4:	2501f201 	strcs	pc, [r1, #-513]	; 0xfffffdff
    37a8:	8c000000 	stchi	0, cr0, [r0], {-0}
    37ac:	3700004f 	strcc	r0, [r0, -pc, asr #32]
    37b0:	01007865 	tsteq	r0, r5, ror #16
    37b4:	002501f2 	strdeq	r0, [r5], -r2	; <UNPREDICTABLE>
    37b8:	4fb70000 	svcmi	0x00b70000
    37bc:	641e0000 	ldrvs	r0, [lr], #-0
    37c0:	88000001 	stmdahi	r0, {r0}
    37c4:	38400041 	stmdacc	r0, {r0, r6}^
    37c8:	0100000d 	tsteq	r0, sp
    37cc:	113301f4 			; <UNDEFINED> instruction: 0x113301f4
    37d0:	75190000 	ldrvc	r0, [r9, #-0]
    37d4:	67000001 	strvs	r0, [r0, -r1]
    37d8:	0000004e 	andeq	r0, r0, lr, asr #32
    37dc:	0001641e 	andeq	r6, r1, lr, lsl r4
    37e0:	00419400 	subeq	r9, r1, r0, lsl #8
    37e4:	000d5040 	andeq	r5, sp, r0, asr #32
    37e8:	01f40100 	mvnseq	r0, r0, lsl #2
    37ec:	00001151 	andeq	r1, r0, r1, asr r1
    37f0:	00017519 	andeq	r7, r1, r9, lsl r5
    37f4:	004f1a00 	subeq	r1, pc, r0, lsl #20
    37f8:	641e0000 	ldrvs	r0, [lr], #-0
    37fc:	b8000001 	stmdalt	r0, {r0}
    3800:	78400041 	stmdavc	r0, {r0, r6}^
    3804:	0100000d 	tsteq	r0, sp
    3808:	116f01f6 	strdne	r0, [pc, #-22]	; 37fa <ABORT_STACK_SIZE+0x33fa>
    380c:	75190000 	ldrvc	r0, [r9, #-0]
    3810:	dd000001 	stcle	0, cr0, [r0, #-4]
    3814:	0000004f 	andeq	r0, r0, pc, asr #32
    3818:	00013a1e 	andeq	r3, r1, lr, lsl sl
    381c:	00420c00 	subeq	r0, r2, r0, lsl #24
    3820:	000d9040 	andeq	r9, sp, r0, asr #32
    3824:	02090100 	andeq	r0, r9, #0, 2
    3828:	0000119f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    382c:	00015819 	andeq	r5, r1, r9, lsl r8
    3830:	004ff400 	subeq	pc, pc, r0, lsl #8
    3834:	014f1900 	cmpeq	pc, r0, lsl #18
    3838:	50070000 	andpl	r0, r7, r0
    383c:	46190000 	ldrmi	r0, [r9], -r0
    3840:	22000001 	andcs	r0, r0, #1
    3844:	00000050 	andeq	r0, r0, r0, asr r0
    3848:	00013a1e 	andeq	r3, r1, lr, lsl sl
    384c:	00424800 	subeq	r4, r2, r0, lsl #16
    3850:	000dc040 	andeq	ip, sp, r0, asr #32
    3854:	020d0100 	andeq	r0, sp, #0, 2
    3858:	000011cf 	andeq	r1, r0, pc, asr #3
    385c:	00015819 	andeq	r5, r1, r9, lsl r8
    3860:	00503d00 	subseq	r3, r0, r0, lsl #26
    3864:	014f1900 	cmpeq	pc, r0, lsl #18
    3868:	50500000 	subspl	r0, r0, r0
    386c:	46190000 	ldrmi	r0, [r9], -r0
    3870:	6b000001 	blvs	387c <ABORT_STACK_SIZE+0x347c>
    3874:	00000050 	andeq	r0, r0, r0, asr r0
    3878:	00013a1e 	andeq	r3, r1, lr, lsl sl
    387c:	0042cc00 	subeq	ip, r2, r0, lsl #24
    3880:	000de840 	andeq	lr, sp, r0, asr #16
    3884:	01fb0100 	mvnseq	r0, r0, lsl #2
    3888:	000011ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    388c:	00015819 	andeq	r5, r1, r9, lsl r8
    3890:	00508600 	subseq	r8, r0, r0, lsl #12
    3894:	014f1900 	cmpeq	pc, r0, lsl #18
    3898:	50990000 	addspl	r0, r9, r0
    389c:	46190000 	ldrmi	r0, [r9], -r0
    38a0:	b4000001 	strlt	r0, [r0], #-1
    38a4:	00000050 	andeq	r0, r0, r0, asr r0
    38a8:	00016422 	andeq	r6, r1, r2, lsr #8
    38ac:	00430c00 	subeq	r0, r3, r0, lsl #24
    38b0:	00000440 	andeq	r0, r0, r0, asr #8
    38b4:	02050100 	andeq	r0, r5, #0, 2
    38b8:	00017519 	andeq	r7, r1, r9, lsl r5
    38bc:	0050cf00 	subseq	ip, r0, r0, lsl #30
    38c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    38c4:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    38c8:	40004318 	andmi	r4, r0, r8, lsl r3
    38cc:	00000238 	andeq	r0, r0, r8, lsr r2
    38d0:	13ea9c01 	mvnne	r9, #256	; 0x100
    38d4:	c3190000 	tstgt	r9, #0
    38d8:	fa000003 	blx	38ec <ABORT_STACK_SIZE+0x34ec>
    38dc:	19000050 	stmdbne	r0, {r4, r6}
    38e0:	000003cd 	andeq	r0, r0, sp, asr #7
    38e4:	00005128 	andeq	r5, r0, r8, lsr #2
    38e8:	0003d719 	andeq	sp, r3, r9, lsl r7
    38ec:	00514800 	subseq	r4, r1, r0, lsl #16
    38f0:	03e31900 	mvneq	r1, #0, 18
    38f4:	51680000 	cmnpl	r8, r0
    38f8:	ef190000 	svc	0x00190000
    38fc:	88000003 	stmdahi	r0, {r0, r1}
    3900:	1a000051 	bne	3a4c <ABORT_STACK_SIZE+0x364c>
    3904:	000003fa 	strdeq	r0, [r0], -sl
    3908:	1a049102 	bne	127d18 <IRQ_STACK_SIZE+0x11fd18>
    390c:	00000405 	andeq	r0, r0, r5, lsl #8
    3910:	17089102 	strne	r9, [r8, -r2, lsl #2]
    3914:	0004121b 	andeq	r1, r4, fp, lsl r2
    3918:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    391c:	041d1b7d 	ldreq	r1, [sp], #-2941	; 0xfffff483
    3920:	91030000 	mrsls	r0, (UNDEF: 3)
    3924:	4e1e7dd0 	mrcmi	13, 0, r7, cr14, cr0, {6}
    3928:	44000003 	strmi	r0, [r0], #-3
    392c:	18400043 	stmdane	r0, {r0, r1, r6}^
    3930:	0100000e 	tsteq	r0, lr
    3934:	13cb0219 	bicne	r0, fp, #-1879048191	; 0x90000001
    3938:	9e1a0000 	cdpls	0, 1, cr0, cr10, cr0, {0}
    393c:	01000003 	tsteq	r0, r3
    3940:	03931a59 	orrseq	r1, r3, #364544	; 0x59000
    3944:	5a010000 	bpl	4394c <IRQ_STACK_SIZE+0x3b94c>
    3948:	00038719 	andeq	r8, r3, r9, lsl r7
    394c:	0051b400 	subseq	fp, r1, r0, lsl #8
    3950:	037b1a00 	cmneq	fp, #0, 20
    3954:	91030000 	mrsls	r0, (UNDEF: 3)
    3958:	6f1a7d94 	svcvs	0x001a7d94
    395c:	03000003 	movweq	r0, #3
    3960:	1a7d9891 	bne	1f69bac <STACK_SIZE+0x1769bac>
    3964:	00000365 	andeq	r0, r0, r5, ror #6
    3968:	7cf89103 	ldfvcp	f1, [r8], #12
    396c:	00035b19 	andeq	r5, r3, r9, lsl fp
    3970:	00520300 	subseq	r0, r2, r0, lsl #6
    3974:	0e181f00 	cdpeq	15, 1, cr1, cr8, cr0, {0}
    3978:	a9200000 	stmdbge	r0!, {}	; <UNPREDICTABLE>
    397c:	30000003 	andcc	r0, r0, r3
    3980:	1e000052 	mcrne	0, 0, r0, cr0, cr2, {2}
    3984:	0000028a 	andeq	r0, r0, sl, lsl #5
    3988:	40004344 	andmi	r4, r0, r4, asr #6
    398c:	00000e40 	andeq	r0, r0, r0, asr #28
    3990:	9201c401 	andls	ip, r1, #16777216	; 0x1000000
    3994:	32000013 	andcc	r0, r0, #19
    3998:	000002da 	ldrdeq	r0, [r0], -sl
    399c:	0002cf32 	andeq	ip, r2, r2, lsr pc
    39a0:	02c31900 	sbceq	r1, r3, #0, 18
    39a4:	52740000 	rsbspl	r0, r4, #0
    39a8:	b7320000 	ldrlt	r0, [r2, -r0]!
    39ac:	32000002 	andcc	r0, r0, #2
    39b0:	000002ab 	andeq	r0, r0, fp, lsr #5
    39b4:	0002a11a 	andeq	sl, r2, sl, lsl r1
    39b8:	f8910300 			; <UNDEFINED> instruction: 0xf8910300
    39bc:	0297197c 	addseq	r1, r7, #124, 18	; 0x1f0000
    39c0:	52870000 	addpl	r0, r7, #0
    39c4:	401f0000 	andsmi	r0, pc, r0
    39c8:	2100000e 	tstcs	r0, lr
    39cc:	000002e5 	andeq	r0, r0, r5, ror #5
    39d0:	0002f139 	andeq	pc, r2, r9, lsr r1	; <UNPREDICTABLE>
    39d4:	fd200000 	stc2	0, cr0, [r0, #-0]
    39d8:	9c000002 	stcls	0, cr0, [r0], {2}
    39dc:	20000052 	andcs	r0, r0, r2, asr r0
    39e0:	00000308 	andeq	r0, r0, r8, lsl #6
    39e4:	000052ce 	andeq	r5, r0, lr, asr #5
    39e8:	00031320 	andeq	r1, r3, r0, lsr #6
    39ec:	00530c00 	subseq	r0, r3, r0, lsl #24
    39f0:	031e2000 	tsteq	lr, #0
    39f4:	53430000 	movtpl	r0, #12288	; 0x3000
    39f8:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    39fc:	03000003 	movweq	r0, #3
    3a00:	1b7db091 	blne	1f6fc4c <STACK_SIZE+0x176fc4c>
    3a04:	00000335 	andeq	r0, r0, r5, lsr r3
    3a08:	7da89103 	stfvcd	f1, [r8, #12]!
    3a0c:	00034120 	andeq	r4, r3, r0, lsr #2
    3a10:	00537a00 	subseq	r7, r3, r0, lsl #20
    3a14:	013a2300 	teqeq	sl, r0, lsl #6
    3a18:	44c80000 	strbmi	r0, [r8], #0
    3a1c:	0e604000 	cdpeq	0, 6, cr4, cr0, cr0, {0}
    3a20:	ad010000 	stcge	0, cr0, [r1, #-0]
    3a24:	01583201 	cmpeq	r8, r1, lsl #4
    3a28:	4f320000 	svcmi	0x00320000
    3a2c:	19000001 	stmdbne	r0, {r0}
    3a30:	00000146 	andeq	r0, r0, r6, asr #2
    3a34:	000053d2 	ldrdeq	r5, [r0], -r2
    3a38:	24000000 	strcs	r0, [r0], #-0
    3a3c:	400043e8 	andmi	r4, r0, r8, ror #7
    3a40:	00000182 	andeq	r0, r0, r2, lsl #3
    3a44:	04530125 	ldrbeq	r0, [r3], #-293	; 0xfffffedb
    3a48:	067d9491 			; <UNDEFINED> instruction: 0x067d9491
    3a4c:	04520125 	ldrbeq	r0, [r2], #-293	; 0xfffffedb
    3a50:	067d9891 			; <UNDEFINED> instruction: 0x067d9891
    3a54:	04510125 	ldrbeq	r0, [r1], #-293	; 0xfffffedb
    3a58:	067cf891 			; <UNDEFINED> instruction: 0x067cf891
    3a5c:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    3a60:	25007902 	strcs	r7, [r0, #-2306]	; 0xfffff6fe
    3a64:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
    3a68:	0225007a 	eoreq	r0, r5, #122	; 0x7a
    3a6c:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
    3a70:	00000000 	andeq	r0, r0, r0
    3a74:	00437824 	subeq	r7, r3, r4, lsr #16
    3a78:	00160d40 	andseq	r0, r6, r0, asr #26
    3a7c:	52012500 	andpl	r2, r1, #0, 10
    3a80:	250c9102 	strcs	r9, [ip, #-258]	; 0xfffffefe
    3a84:	91035101 	tstls	r3, r1, lsl #2
    3a88:	01250608 	teqeq	r5, r8, lsl #12
    3a8c:	d0910350 	addsle	r0, r1, r0, asr r3
    3a90:	3400007d 	strcc	r0, [r0], #-125	; 0xffffff83
    3a94:	000008f4 	strdeq	r0, [r0], -r4
    3a98:	50021d01 	andpl	r1, r2, r1, lsl #26
    3a9c:	4c400045 	mcrrmi	0, 4, r0, r0, cr5
    3aa0:	01000000 	mrseq	r0, (UNDEF: 0)
    3aa4:	00143d9c 	mulseq	r4, ip, sp
    3aa8:	45942400 	ldrmi	r2, [r4, #1024]	; 0x400
    3aac:	043a4000 	ldrteq	r4, [sl], #-0
    3ab0:	01250000 	teqeq	r5, r0
    3ab4:	25300153 	ldrcs	r0, [r0, #-339]!	; 0xfffffead
    3ab8:	0a035201 	beq	d82c4 <IRQ_STACK_SIZE+0xd02c4>
    3abc:	0125ffff 	strdeq	pc, [r5, -pc]!	; <UNPREDICTABLE>
    3ac0:	25300151 	ldrcs	r0, [r0, #-337]!	; 0xfffffeaf
    3ac4:	30015001 	andcc	r5, r1, r1
    3ac8:	0c7d0225 	lfmeq	f0, 2, [sp], #-148	; 0xffffff6c
    3acc:	02253101 	eoreq	r3, r5, #1073741824	; 0x40000000
    3ad0:	0305087d 	movweq	r0, #22653	; 0x587d
    3ad4:	40017758 	andmi	r7, r1, r8, asr r7
    3ad8:	047d0225 	ldrbteq	r0, [sp], #-549	; 0xfffffddb
    3adc:	02253301 	eoreq	r3, r5, #67108864	; 0x4000000
    3ae0:	3301007d 	movwcc	r0, #4221	; 0x107d
    3ae4:	3a150000 	bcc	543aec <IRQ_STACK_SIZE+0x53baec>
    3ae8:	4d000000 	stcmi	0, cr0, [r0, #-0]
    3aec:	16000014 			; <UNDEFINED> instruction: 0x16000014
    3af0:	0000006b 	andeq	r0, r0, fp, rrx
    3af4:	e83b0014 	ldmda	fp!, {r2, r4}
    3af8:	0100000a 	tsteq	r0, sl
    3afc:	145f013f 	ldrbne	r0, [pc], #-319	; 3b04 <ABORT_STACK_SIZE+0x3704>
    3b00:	03050000 	movweq	r0, #20480	; 0x5000
    3b04:	40013598 	mulmi	r1, r8, r5
    3b08:	00143d06 	andseq	r3, r4, r6, lsl #26
    3b0c:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3b10:	14740000 	ldrbtne	r0, [r4], #-0
    3b14:	6b160000 	blvs	583b1c <IRQ_STACK_SIZE+0x57bb1c>
    3b18:	1d000000 	stcne	0, cr0, [r0, #-0]
    3b1c:	099d3b00 	ldmibeq	sp, {r8, r9, fp, ip, sp}
    3b20:	40010000 	andmi	r0, r1, r0
    3b24:	00148601 	andseq	r8, r4, r1, lsl #12
    3b28:	b0030500 	andlt	r0, r3, r0, lsl #10
    3b2c:	06400135 			; <UNDEFINED> instruction: 0x06400135
    3b30:	00001464 	andeq	r1, r0, r4, ror #8
    3b34:	0009343b 	andeq	r3, r9, fp, lsr r4
    3b38:	01410100 	mrseq	r0, (UNDEF: 81)
    3b3c:	0000149d 	muleq	r0, sp, r4
    3b40:	35d00305 	ldrbcc	r0, [r0, #773]	; 0x305
    3b44:	64064001 	strvs	r4, [r6], #-1
    3b48:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    3b4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b50:	000014b2 			; <UNDEFINED> instruction: 0x000014b2
    3b54:	00006b16 	andeq	r6, r0, r6, lsl fp
    3b58:	38001500 	stmdacc	r0, {r8, sl, ip}
    3b5c:	006f6863 	rsbeq	r6, pc, r3, ror #16
    3b60:	c4014201 	strgt	r4, [r1], #-513	; 0xfffffdff
    3b64:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3b68:	0162f803 	msreq	SPSR_x, r3, lsl #16
    3b6c:	14a20640 	strtne	r0, [r2], #1600	; 0x640
    3b70:	273b0000 	ldrcs	r0, [fp, -r0]!
    3b74:	01000009 	tsteq	r0, r9
    3b78:	14db0143 	ldrbne	r0, [fp], #323	; 0x143
    3b7c:	03050000 	movweq	r0, #20480	; 0x5000
    3b80:	40016310 	andmi	r6, r1, r0, lsl r3
    3b84:	0014a206 	andseq	sl, r4, r6, lsl #4
    3b88:	086a3b00 	stmdaeq	sl!, {r8, r9, fp, ip, sp}^
    3b8c:	44010000 	strmi	r0, [r1], #-0
    3b90:	0014f201 	andseq	pc, r4, r1, lsl #4
    3b94:	28030500 	stmdacs	r3, {r8, sl}
    3b98:	06400163 	strbeq	r0, [r0], -r3, ror #2
    3b9c:	000014a2 	andeq	r1, r0, r2, lsr #9
    3ba0:	00004f15 	andeq	r4, r0, r5, lsl pc
    3ba4:	00150700 	andseq	r0, r5, r0, lsl #14
    3ba8:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3bac:	00090000 	andeq	r0, r9, r0
    3bb0:	0009d13c 	andeq	sp, r9, ip, lsr r1
    3bb4:	f7230100 			; <UNDEFINED> instruction: 0xf7230100
    3bb8:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3bbc:	017ac803 	cmneq	sl, r3, lsl #16
    3bc0:	012f1540 	teqeq	pc, r0, asr #10
    3bc4:	15280000 	strne	r0, [r8, #-0]!
    3bc8:	6b160000 	blvs	583bd0 <IRQ_STACK_SIZE+0x57bbd0>
    3bcc:	04000000 	streq	r0, [r0], #-0
    3bd0:	083b3c00 	ldmdaeq	fp!, {sl, fp, ip, sp}
    3bd4:	24010000 	strcs	r0, [r1], #-0
    3bd8:	00001518 	andeq	r1, r0, r8, lsl r5
    3bdc:	83d40305 	bicshi	r0, r4, #335544320	; 0x14000000
    3be0:	783c4001 	ldmdavc	ip!, {r0, lr}
    3be4:	01000009 	tsteq	r0, r9
    3be8:	00004f26 	andeq	r4, r0, r6, lsr #30
    3bec:	74030500 	strvc	r0, [r3], #-1280	; 0xfffffb00
    3bf0:	3c400184 	stfcce	f0, [r0], {132}	; 0x84
    3bf4:	00000a71 	andeq	r0, r0, r1, ror sl
    3bf8:	004f2701 	subeq	r2, pc, r1, lsl #14
    3bfc:	03050000 	movweq	r0, #20480	; 0x5000
    3c00:	40018478 	andmi	r8, r1, r8, ror r4
    3c04:	00004f15 	andeq	r4, r0, r5, lsl pc
    3c08:	00156b00 	andseq	r6, r5, r0, lsl #22
    3c0c:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3c10:	00010000 	andeq	r0, r1, r0
    3c14:	000a103c 	andeq	r1, sl, ip, lsr r0
    3c18:	5b280100 	blpl	a04020 <STACK_SIZE+0x204020>
    3c1c:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3c20:	01848003 	orreq	r8, r4, r3
    3c24:	093f3c40 	ldmdbeq	pc!, {r6, sl, fp, ip, sp}	; <UNPREDICTABLE>
    3c28:	41010000 	mrsmi	r0, (UNDEF: 1)
    3c2c:	0000158d 	andeq	r1, r0, sp, lsl #11
    3c30:	83d00305 	bicshi	r0, r0, #335544320	; 0x14000000
    3c34:	04054001 	streq	r4, [r5], #-1
    3c38:	00001593 	muleq	r0, r3, r5
    3c3c:	0000483d 	andeq	r4, r0, sp, lsr r8
    3c40:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3c44:	15a90000 	strne	r0, [r9, #0]!
    3c48:	6b3e0000 	blvs	f83c50 <STACK_SIZE+0x783c50>
    3c4c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    3c50:	493c000f 	ldmdbmi	ip!, {r0, r1, r2, r3}
    3c54:	0400000a 	streq	r0, [r0], #-10
    3c58:	0015ba01 	andseq	fp, r5, r1, lsl #20
    3c5c:	40030500 	andmi	r0, r3, r0, lsl #10
    3c60:	06400163 	strbeq	r0, [r0], -r3, ror #2
    3c64:	00001598 	muleq	r0, r8, r5
    3c68:	00003a15 	andeq	r3, r0, r5, lsl sl
    3c6c:	0015d000 	andseq	sp, r5, r0
    3c70:	006b3e00 	rsbeq	r3, fp, r0, lsl #28
    3c74:	2d000000 	stccs	0, cr0, [r0, #-0]
    3c78:	0aef3c00 	beq	ffbd2c80 <IRQ_STACK_BASE+0xbbbd2c80>
    3c7c:	01050000 	mrseq	r0, (UNDEF: 5)
    3c80:	000015e1 	andeq	r1, r0, r1, ror #11
    3c84:	35f00305 	ldrbcc	r0, [r0, #773]!	; 0x305
    3c88:	bf064001 	svclt	0x00064001
    3c8c:	15000015 	strne	r0, [r0, #-21]	; 0xffffffeb
    3c90:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c94:	000015f7 	strdeq	r1, [r0], -r7
    3c98:	00006b3e 	andeq	r6, r0, lr, lsr fp
    3c9c:	00450700 	subeq	r0, r5, r0, lsl #14
    3ca0:	0008323c 	andeq	r3, r8, ip, lsr r2
    3ca4:	08010600 	stmdaeq	r1, {r9, sl}
    3ca8:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
    3cac:	00f09003 	rscseq	r9, r0, r3
    3cb0:	15e60640 	strbne	r0, [r6, #1600]!	; 0x640
    3cb4:	b33f0000 	teqlt	pc, #0
    3cb8:	07000008 	streq	r0, [r0, -r8]
    3cbc:	00002cdc 	ldrdeq	r2, [r0], -ip
    3cc0:	00162c00 	andseq	r2, r6, r0, lsl #24
    3cc4:	00814000 	addeq	r4, r1, r0
    3cc8:	8e400000 	cdphi	0, 4, cr0, cr0, cr0, {0}
    3ccc:	40000000 	andmi	r0, r0, r0
    3cd0:	00000099 	muleq	r0, r9, r0
    3cd4:	03274100 	teqeq	r7, #0, 2
    3cd8:	22030000 	andcs	r0, r3, #0
    3cdc:	00008e40 	andeq	r8, r0, r0, asr #28
    3ce0:	00001700 	andeq	r1, r0, r0, lsl #14
    3ce4:	00000240 	andeq	r0, r0, r0, asr #4
    3ce8:	08ec0004 	stmiaeq	ip!, {r2}^
    3cec:	01040000 	mrseq	r0, (UNDEF: 4)
    3cf0:	000001a6 	andeq	r0, r0, r6, lsr #3
    3cf4:	000b5901 	andeq	r5, fp, r1, lsl #18
    3cf8:	00028d00 	andeq	r8, r2, r0, lsl #26
    3cfc:	00459c00 	subeq	r9, r5, r0, lsl #24
    3d00:	00013440 	andeq	r3, r1, r0, asr #8
    3d04:	000bc300 	andeq	ip, fp, r0, lsl #6
    3d08:	06010200 	streq	r0, [r1], -r0, lsl #4
    3d0c:	000000e7 	andeq	r0, r0, r7, ror #1
    3d10:	e5080102 	str	r0, [r8, #-258]	; 0xfffffefe
    3d14:	02000000 	andeq	r0, r0, #0
    3d18:	02e80502 	rsceq	r0, r8, #8388608	; 0x800000
    3d1c:	02020000 	andeq	r0, r2, #0
    3d20:	00006107 	andeq	r6, r0, r7, lsl #2
    3d24:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    3d28:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3d2c:	8d070402 	cfstrshi	mvf0, [r7, #-8]
    3d30:	02000001 	andeq	r0, r0, #1
    3d34:	02730508 	rsbseq	r0, r3, #8, 10	; 0x2000000
    3d38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3d3c:	00018307 	andeq	r8, r1, r7, lsl #6
    3d40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3d44:	00000278 	andeq	r0, r0, r8, ror r2
    3d48:	5f070402 	svcpl	0x00070402
    3d4c:	02000002 	andeq	r0, r0, #2
    3d50:	01880704 	orreq	r0, r8, r4, lsl #14
    3d54:	01020000 	mrseq	r0, (UNDEF: 2)
    3d58:	0000ee08 	andeq	lr, r0, r8, lsl #28
    3d5c:	0b5f0400 	bleq	17c4d64 <STACK_SIZE+0xfc4d64>
    3d60:	07010000 	streq	r0, [r1, -r0]
    3d64:	4000459c 	mulmi	r0, ip, r5
    3d68:	00000014 	andeq	r0, r0, r4, lsl r0
    3d6c:	38059c01 	stmdacc	r5, {r0, sl, fp, ip, pc}
    3d70:	0100000b 	tsteq	r0, fp
    3d74:	0000410c 	andeq	r4, r0, ip, lsl #2
    3d78:	0045b000 	subeq	fp, r5, r0
    3d7c:	00001440 	andeq	r1, r0, r0, asr #8
    3d80:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    3d84:	00000b6d 	andeq	r0, r0, sp, ror #22
    3d88:	45c41101 	strbmi	r1, [r4, #257]	; 0x101
    3d8c:	00184000 	andseq	r4, r8, r0
    3d90:	9c010000 	stcls	0, cr0, [r1], {-0}
    3d94:	000b2306 	andeq	r2, fp, r6, lsl #6
    3d98:	41160100 	tstmi	r6, r0, lsl #2
    3d9c:	dc000000 	stcle	0, cr0, [r0], {-0}
    3da0:	1c400045 	mcrrne	0, 4, r0, r0, cr5
    3da4:	01000000 	mrseq	r0, (UNDEF: 0)
    3da8:	0000d59c 	muleq	r0, ip, r5
    3dac:	00780700 	rsbseq	r0, r8, r0, lsl #14
    3db0:	00411801 	subeq	r1, r1, r1, lsl #16
    3db4:	50010000 	andpl	r0, r1, r0
    3db8:	0b4c0400 	bleq	1304dc0 <STACK_SIZE+0xb04dc0>
    3dbc:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    3dc0:	400045f8 	strdmi	r4, [r0], -r8
    3dc4:	00000030 	andeq	r0, r0, r0, lsr r0
    3dc8:	83089c01 	movwhi	r9, #35841	; 0x8c01
    3dcc:	0100000b 	tsteq	r0, fp
    3dd0:	00462826 	subeq	r2, r6, r6, lsr #16
    3dd4:	0000a840 	andeq	sl, r0, r0, asr #16
    3dd8:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    3ddc:	09000001 	stmdbeq	r0, {r0}
    3de0:	01006e65 	tsteq	r0, r5, ror #28
    3de4:	00004126 	andeq	r4, r0, r6, lsr #2
    3de8:	0053f500 	subseq	pc, r3, r0, lsl #10
    3dec:	46440a00 	strbmi	r0, [r4], -r0, lsl #20
    3df0:	01e54000 	mvneq	r4, r0
    3df4:	01230000 	teqeq	r3, r0
    3df8:	010b0000 	mrseq	r0, (UNDEF: 11)
    3dfc:	33080251 	movwcc	r0, #33361	; 0x8251
    3e00:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
    3e04:	0c000074 	stceq	0, cr0, [r0], {116}	; 0x74
    3e08:	40004658 	andmi	r4, r0, r8, asr r6
    3e0c:	000001e5 	andeq	r0, r0, r5, ror #3
    3e10:	0000013e 	andeq	r0, r0, lr, lsr r1
    3e14:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3e18:	010b3408 	tsteq	fp, r8, lsl #8
    3e1c:	01f30350 	mvnseq	r0, r0, asr r3
    3e20:	800a0050 	andhi	r0, sl, r0, asr r0
    3e24:	fb400046 	blx	1003f46 <STACK_SIZE+0x803f46>
    3e28:	5c000001 	stcpl	0, cr0, [r0], {1}
    3e2c:	0b000001 	bleq	3e38 <ABORT_STACK_SIZE+0x3a38>
    3e30:	30015201 	andcc	r5, r1, r1, lsl #4
    3e34:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3e38:	010b3308 	tsteq	fp, r8, lsl #6
    3e3c:	00300150 	eorseq	r0, r0, r0, asr r1
    3e40:	00468c0a 	subeq	r8, r6, sl, lsl #24
    3e44:	00021640 	andeq	r1, r2, r0, asr #12
    3e48:	00017500 	andeq	r7, r1, r0, lsl #10
    3e4c:	51010b00 	tstpl	r1, r0, lsl #22
    3e50:	0b330802 	bleq	cc5e60 <STACK_SIZE+0x4c5e60>
    3e54:	30015001 	andcc	r5, r1, r1
    3e58:	469c0a00 	ldrmi	r0, [ip], r0, lsl #20
    3e5c:	022c4000 	eoreq	r4, ip, #0
    3e60:	01930000 	orrseq	r0, r3, r0
    3e64:	010b0000 	mrseq	r0, (UNDEF: 11)
    3e68:	0b310152 	bleq	c443b8 <STACK_SIZE+0x4443b8>
    3e6c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3e70:	50010b33 	andpl	r0, r1, r3, lsr fp
    3e74:	0a003001 	beq	fe80 <IRQ_STACK_SIZE+0x7e80>
    3e78:	400046ac 	andmi	r4, r0, ip, lsr #13
    3e7c:	000001fb 	strdeq	r0, [r0], -fp
    3e80:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
    3e84:	0152010b 	cmpeq	r2, fp, lsl #2
    3e88:	51010b30 	tstpl	r1, r0, lsr fp
    3e8c:	0b340802 	bleq	d05e9c <STACK_SIZE+0x505e9c>
    3e90:	30015001 	andcc	r5, r1, r1
    3e94:	46b80a00 	ldrtmi	r0, [r8], r0, lsl #20
    3e98:	02164000 	andseq	r4, r6, #0
    3e9c:	01ca0000 	biceq	r0, sl, r0
    3ea0:	010b0000 	mrseq	r0, (UNDEF: 11)
    3ea4:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    3ea8:	0150010b 	cmpeq	r0, fp, lsl #2
    3eac:	d00d0030 	andle	r0, sp, r0, lsr r0
    3eb0:	2c400046 	mcrrcs	0, 4, r0, r0, cr6
    3eb4:	0b000002 	bleq	3ec4 <ABORT_STACK_SIZE+0x3ac4>
    3eb8:	31015201 	tstcc	r1, r1, lsl #4
    3ebc:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3ec0:	010b3408 	tsteq	fp, r8, lsl #8
    3ec4:	00300150 	eorseq	r0, r0, r0, asr r1
    3ec8:	073c0e00 	ldreq	r0, [ip, -r0, lsl #28]!
    3ecc:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    3ed0:	000001fb 	strdeq	r0, [r0], -fp
    3ed4:	0000410f 	andeq	r4, r0, pc, lsl #2
    3ed8:	00410f00 	subeq	r0, r1, r0, lsl #30
    3edc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3ee0:	00000718 	andeq	r0, r0, r8, lsl r7
    3ee4:	02164902 	andseq	r4, r6, #32768	; 0x8000
    3ee8:	410f0000 	mrsmi	r0, CPSR
    3eec:	0f000000 	svceq	0x00000000
    3ef0:	00000041 	andeq	r0, r0, r1, asr #32
    3ef4:	0000410f 	andeq	r4, r0, pc, lsl #2
    3ef8:	8a0e0000 	bhi	383f00 <IRQ_STACK_SIZE+0x37bf00>
    3efc:	02000007 	andeq	r0, r0, #7
    3f00:	00022c47 	andeq	r2, r2, r7, asr #24
    3f04:	00410f00 	subeq	r0, r1, r0, lsl #30
    3f08:	410f0000 	mrsmi	r0, CPSR
    3f0c:	00000000 	andeq	r0, r0, r0
    3f10:	00075210 	andeq	r5, r7, r0, lsl r2
    3f14:	0f4b0200 	svceq	0x004b0200
    3f18:	00000041 	andeq	r0, r0, r1, asr #32
    3f1c:	0000410f 	andeq	r4, r0, pc, lsl #2
    3f20:	00410f00 	subeq	r0, r1, r0, lsl #30
    3f24:	00000000 	andeq	r0, r0, r0
    3f28:	000000d3 	ldrdeq	r0, [r0], -r3
    3f2c:	09fe0004 	ldmibeq	lr!, {r2}^
    3f30:	01040000 	mrseq	r0, (UNDEF: 4)
    3f34:	000001a6 	andeq	r0, r0, r6, lsr #3
    3f38:	000b9b01 	andeq	r9, fp, r1, lsl #22
    3f3c:	00028d00 	andeq	r8, r2, r0, lsl #26
    3f40:	0046d000 	subeq	sp, r6, r0
    3f44:	00004040 	andeq	r4, r0, r0, asr #32
    3f48:	000c4000 	andeq	r4, ip, r0
    3f4c:	06010200 	streq	r0, [r1], -r0, lsl #4
    3f50:	000000e7 	andeq	r0, r0, r7, ror #1
    3f54:	e5080102 	str	r0, [r8, #-258]	; 0xfffffefe
    3f58:	02000000 	andeq	r0, r0, #0
    3f5c:	02e80502 	rsceq	r0, r8, #8388608	; 0x800000
    3f60:	02020000 	andeq	r0, r2, #0
    3f64:	00006107 	andeq	r6, r0, r7, lsl #2
    3f68:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    3f6c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3f70:	8d070402 	cfstrshi	mvf0, [r7, #-8]
    3f74:	02000001 	andeq	r0, r0, #1
    3f78:	02730508 	rsbseq	r0, r3, #8, 10	; 0x2000000
    3f7c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3f80:	00018307 	andeq	r8, r1, r7, lsl #6
    3f84:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3f88:	00000278 	andeq	r0, r0, r8, ror r2
    3f8c:	5f070402 	svcpl	0x00070402
    3f90:	02000002 	andeq	r0, r0, #2
    3f94:	01880704 	orreq	r0, r8, r4, lsl #14
    3f98:	01020000 	mrseq	r0, (UNDEF: 2)
    3f9c:	0000ee08 	andeq	lr, r0, r8, lsl #28
    3fa0:	01060400 	tsteq	r6, r0, lsl #8
    3fa4:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    3fa8:	00009101 	andeq	r9, r0, r1, lsl #2
    3fac:	656c0500 	strbvs	r0, [ip, #-1280]!	; 0xfffffb00
    3fb0:	09010064 	stmdbeq	r1, {r2, r5, r6}
    3fb4:	00000041 	andeq	r0, r0, r1, asr #32
    3fb8:	0b920600 	bleq	fe4857c0 <IRQ_STACK_BASE+0xba4857c0>
    3fbc:	03010000 	movweq	r0, #4096	; 0x1000
    3fc0:	400046d0 	ldrdmi	r4, [r0], -r0
    3fc4:	00000024 	andeq	r0, r0, r4, lsr #32
    3fc8:	00bd9c01 	adcseq	r9, sp, r1, lsl #24
    3fcc:	79070000 	stmdbvc	r7, {}	; <UNPREDICTABLE>
    3fd0:	e4000000 	str	r0, [r0], #-0
    3fd4:	10400046 	subne	r0, r0, r6, asr #32
    3fd8:	01000000 	mrseq	r0, (UNDEF: 0)
    3fdc:	00850806 	addeq	r0, r5, r6, lsl #16
    3fe0:	00000000 	andeq	r0, r0, r0
    3fe4:	00790900 	rsbseq	r0, r9, r0, lsl #18
    3fe8:	46f40000 	ldrbtmi	r0, [r4], r0
    3fec:	001c4000 	andseq	r4, ip, r0
    3ff0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ff4:	0000850a 	andeq	r8, r0, sl, lsl #10
    3ff8:	00545000 	subseq	r5, r4, r0
    3ffc:	b5000000 	strlt	r0, [r0, #-0]
    4000:	04000004 	streq	r0, [r0], #-4
    4004:	000a9300 	andeq	r9, sl, r0, lsl #6
    4008:	a6010400 	strge	r0, [r1], -r0, lsl #8
    400c:	01000001 	tsteq	r0, r1
    4010:	00000bba 			; <UNDEFINED> instruction: 0x00000bba
    4014:	0000028d 	andeq	r0, r0, sp, lsl #5
    4018:	40004710 	andmi	r4, r0, r0, lsl r7
    401c:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4020:	00000c77 	andeq	r0, r0, r7, ror ip
    4024:	e7060102 	str	r0, [r6, -r2, lsl #2]
    4028:	02000000 	andeq	r0, r0, #0
    402c:	00e50801 	rsceq	r0, r5, r1, lsl #16
    4030:	02020000 	andeq	r0, r2, #0
    4034:	0002e805 	andeq	lr, r2, r5, lsl #16
    4038:	07020200 	streq	r0, [r2, -r0, lsl #4]
    403c:	00000061 	andeq	r0, r0, r1, rrx
    4040:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4044:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4048:	018d0704 	orreq	r0, sp, r4, lsl #14
    404c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4050:	00027305 	andeq	r7, r2, r5, lsl #6
    4054:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4058:	00000183 	andeq	r0, r0, r3, lsl #3
    405c:	78050402 	stmdavc	r5, {r1, sl}
    4060:	02000002 	andeq	r0, r0, #2
    4064:	025f0704 	subseq	r0, pc, #4, 14	; 0x100000
    4068:	04040000 	streq	r0, [r4], #-0
    406c:	88070402 	stmdahi	r7, {r1, sl}
    4070:	02000001 	andeq	r0, r0, #1
    4074:	00ee0801 	rsceq	r0, lr, r1, lsl #16
    4078:	04050000 	streq	r0, [r5], #-0
    407c:	00000081 	andeq	r0, r0, r1, lsl #1
    4080:	00007406 	andeq	r7, r0, r6, lsl #8
    4084:	02200700 	eoreq	r0, r0, #0, 14
    4088:	0000ef5b 	andeq	lr, r0, fp, asr pc
    408c:	0ade0800 	beq	ff786094 <IRQ_STACK_BASE+0xbb786094>
    4090:	5c020000 	stcpl	0, cr0, [r2], {-0}
    4094:	00000048 	andeq	r0, r0, r8, asr #32
    4098:	0ae30800 	beq	ff8c60a0 <IRQ_STACK_BASE+0xbb8c60a0>
    409c:	5d020000 	stcpl	0, cr0, [r2, #-0]
    40a0:	00000048 	andeq	r0, r0, r8, asr #32
    40a4:	085a0804 	ldmdaeq	sl, {r2, fp}^
    40a8:	5e020000 	cdppl	0, 0, cr0, cr2, cr0, {0}
    40ac:	00000048 	andeq	r0, r0, r8, asr #32
    40b0:	08620808 	stmdaeq	r2!, {r3, fp}^
    40b4:	5f020000 	svcpl	0x00020000
    40b8:	00000048 	andeq	r0, r0, r8, asr #32
    40bc:	09b3080c 	ldmibeq	r3!, {r2, r3, fp}
    40c0:	60020000 	andvs	r0, r2, r0
    40c4:	00000048 	andeq	r0, r0, r8, asr #32
    40c8:	09bb0810 	ldmibeq	fp!, {r4, fp}
    40cc:	61020000 	mrsvs	r0, (UNDEF: 2)
    40d0:	00000048 	andeq	r0, r0, r8, asr #32
    40d4:	08d90814 	ldmeq	r9, {r2, r4, fp}^
    40d8:	62020000 	andvs	r0, r2, #0
    40dc:	00000048 	andeq	r0, r0, r8, asr #32
    40e0:	0a800818 	beq	fe006148 <IRQ_STACK_BASE+0xba006148>
    40e4:	63020000 	movwvs	r0, #8192	; 0x2000
    40e8:	00000048 	andeq	r0, r0, r8, asr #32
    40ec:	6109001c 	tstvs	r9, ip, lsl r0
    40f0:	02000009 	andeq	r0, r0, #9
    40f4:	00008664 	andeq	r8, r0, r4, ror #12
    40f8:	0bc10a00 	bleq	ff046900 <IRQ_STACK_BASE+0xbb046900>
    40fc:	22010000 	andcs	r0, r1, #0
    4100:	40004710 	andmi	r4, r0, r0, lsl r7
    4104:	0000004c 	andeq	r0, r0, ip, asr #32
    4108:	01659c01 	cmneq	r5, r1, lsl #24
    410c:	ca0b0000 	bgt	2c4114 <IRQ_STACK_SIZE+0x2bc114>
    4110:	0100000b 	tsteq	r0, fp
    4114:	00004822 	andeq	r4, r0, r2, lsr #16
    4118:	00547100 	subseq	r7, r4, r0, lsl #2
    411c:	0a540b00 	beq	1506d24 <STACK_SIZE+0xd06d24>
    4120:	22010000 	andcs	r0, r1, #0
    4124:	00000048 	andeq	r0, r0, r8, asr #32
    4128:	00005492 	muleq	r0, r2, r4
    412c:	000cf40b 	andeq	pc, ip, fp, lsl #8
    4130:	48220100 	stmdami	r2!, {r8}
    4134:	cf000000 	svcgt	0x00000000
    4138:	0c000054 	stceq	0, cr0, [r0], {84}	; 0x54
    413c:	24010069 	strcs	r0, [r1], #-105	; 0xffffff97
    4140:	00000041 	andeq	r0, r0, r1, asr #32
    4144:	000054ed 	andeq	r5, r0, sp, ror #9
    4148:	00474c0d 	subeq	r4, r7, sp, lsl #24
    414c:	00031e40 	andeq	r1, r3, r0, asr #28
    4150:	52010e00 	andpl	r0, r1, #0, 28
    4154:	0e007502 	cfsh32eq	mvfx7, mvfx0, #2
    4158:	31015101 	tstcc	r1, r1, lsl #2
    415c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4160:	00007f74 	andeq	r7, r0, r4, ror pc
    4164:	000baa0a 	andeq	sl, fp, sl, lsl #20
    4168:	5c2d0100 	stfpls	f0, [sp], #-0
    416c:	a4400047 	strbge	r0, [r0], #-71	; 0xffffffb9
    4170:	01000001 	tsteq	r0, r1
    4174:	0003039c 	muleq	r3, ip, r3
    4178:	47700f00 	ldrbmi	r0, [r0, -r0, lsl #30]!
    417c:	03394000 	teqeq	r9, #0
    4180:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
    4184:	40400047 	submi	r0, r0, r7, asr #32
    4188:	0f000003 	svceq	0x00000003
    418c:	40004780 	andmi	r4, r0, r0, lsl #15
    4190:	00000351 	andeq	r0, r0, r1, asr r3
    4194:	0047840f 	subeq	r8, r7, pc, lsl #8
    4198:	00035840 	andeq	r5, r3, r0, asr #16
    419c:	47901000 	ldrmi	r1, [r0, r0]
    41a0:	035f4000 	cmpeq	pc, #0
    41a4:	01b50000 			; <UNDEFINED> instruction: 0x01b50000
    41a8:	010e0000 	mrseq	r0, (UNDEF: 14)
    41ac:	88030550 	stmdahi	r3, {r4, r6, r8, sl}
    41b0:	00400177 	subeq	r0, r0, r7, ror r1
    41b4:	0047cc0f 	subeq	ip, r7, pc, lsl #24
    41b8:	00037140 	andeq	r7, r3, r0, asr #2
    41bc:	47d81000 	ldrbmi	r1, [r8, r0]
    41c0:	03784000 	cmneq	r8, #0
    41c4:	01d70000 	bicseq	r0, r7, r0
    41c8:	010e0000 	mrseq	r0, (UNDEF: 14)
    41cc:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    41d0:	74025001 	strvc	r5, [r2], #-1
    41d4:	e0100000 	ands	r0, r0, r0
    41d8:	8e400047 	cdphi	0, 4, cr0, cr0, cr7, {2}
    41dc:	ea000003 	b	41f0 <SVC_STACK_SIZE+0x1f0>
    41e0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    41e4:	38015001 	stmdacc	r1, {r0, ip, lr}
    41e8:	47ec1000 	strbmi	r1, [ip, r0]!
    41ec:	039f4000 	orrseq	r4, pc, #0
    41f0:	02040000 	andeq	r0, r4, #0
    41f4:	010e0000 	mrseq	r0, (UNDEF: 14)
    41f8:	00740251 	rsbseq	r0, r4, r1, asr r2
    41fc:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4200:	10000074 	andne	r0, r0, r4, ror r0
    4204:	400047f8 	strdmi	r4, [r0], -r8
    4208:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    420c:	0000021e 	andeq	r0, r0, lr, lsl r2
    4210:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    4214:	010e0074 	tsteq	lr, r4, ror r0
    4218:	00740250 	rsbseq	r0, r4, r0, asr r2
    421c:	48001000 	stmdami	r0, {ip}
    4220:	03cb4000 	biceq	r4, fp, #0
    4224:	02330000 	eorseq	r0, r3, #0
    4228:	010e0000 	mrseq	r0, (UNDEF: 14)
    422c:	e00a0350 	and	r0, sl, r0, asr r3
    4230:	0c100007 	ldceq	0, cr0, [r0], {7}
    4234:	dc400048 	mcrrle	0, 4, r0, r0, cr8
    4238:	4c000003 	stcmi	0, cr0, [r0], {3}
    423c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4240:	31015101 	tstcc	r1, r1, lsl #2
    4244:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4248:	10000074 	andne	r0, r0, r4, ror r0
    424c:	40004818 	andmi	r4, r0, r8, lsl r8
    4250:	000003f2 	strdeq	r0, [r0], -r2
    4254:	00000266 	andeq	r0, r0, r6, ror #4
    4258:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    425c:	010eff08 	tsteq	lr, r8, lsl #30
    4260:	00740250 	rsbseq	r0, r4, r0, asr r2
    4264:	48201000 	stmdami	r0!, {ip}
    4268:	04084000 	streq	r4, [r8], #-0
    426c:	02790000 	rsbseq	r0, r9, #0
    4270:	010e0000 	mrseq	r0, (UNDEF: 14)
    4274:	00310150 	eorseq	r0, r1, r0, asr r1
    4278:	0048240f 	subeq	r2, r8, pc, lsl #8
    427c:	00041940 	andeq	r1, r4, r0, asr #18
    4280:	48400f00 	stmdami	r0, {r8, r9, sl, fp}^
    4284:	04204000 	strteq	r4, [r0], #-0
    4288:	440f0000 	strmi	r0, [pc], #-0	; 4290 <SVC_STACK_SIZE+0x290>
    428c:	3b400048 	blcc	10043b4 <STACK_SIZE+0x8043b4>
    4290:	10000004 	andne	r0, r0, r4
    4294:	40004850 	andmi	r4, r0, r0, asr r8
    4298:	0000035f 	andeq	r0, r0, pc, asr r3
    429c:	000002ab 	andeq	r0, r0, fp, lsr #5
    42a0:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
    42a4:	01779803 	cmneq	r7, r3, lsl #16
    42a8:	700f0040 	andvc	r0, pc, r0, asr #32
    42ac:	42400048 	submi	r0, r0, #72	; 0x48
    42b0:	0f000004 	svceq	0x00000004
    42b4:	40004890 	mulmi	r0, r0, r8
    42b8:	00000442 	andeq	r0, r0, r2, asr #8
    42bc:	0048940f 	subeq	r9, r8, pc, lsl #8
    42c0:	00046240 	andeq	r6, r4, r0, asr #4
    42c4:	48b80f00 	ldmmi	r8!, {r8, r9, sl, fp}
    42c8:	04694000 	strbteq	r4, [r9], #-0
    42cc:	d80f0000 	stmdale	pc, {}	; <UNPREDICTABLE>
    42d0:	69400048 	stmdbvs	r0, {r3, r6}^
    42d4:	0f000004 	svceq	0x00000004
    42d8:	400048dc 	ldrdmi	r4, [r0], -ip
    42dc:	00000489 	andeq	r0, r0, r9, lsl #9
    42e0:	0048e810 	subeq	lr, r8, r0, lsl r8
    42e4:	00049040 	andeq	r9, r4, r0, asr #32
    42e8:	0002f900 	andeq	pc, r2, r0, lsl #18
    42ec:	51010e00 	tstpl	r1, r0, lsl #28
    42f0:	010e4401 	tsteq	lr, r1, lsl #8
    42f4:	00310150 	eorseq	r0, r1, r0, asr r1
    42f8:	0048fc0f 	subeq	pc, r8, pc, lsl #24
    42fc:	0004a640 	andeq	sl, r4, r0, asr #12
    4300:	ef110000 	svc	0x00110000
    4304:	13000000 	movwne	r0, #0
    4308:	12000003 	andne	r0, r0, #3
    430c:	00000064 	andeq	r0, r0, r4, rrx
    4310:	3b130004 	blcc	4c4328 <IRQ_STACK_SIZE+0x4bc328>
    4314:	01000008 	tsteq	r0, r8
    4318:	00030306 	andeq	r0, r3, r6, lsl #6
    431c:	0bd11400 	bleq	ff449324 <IRQ_STACK_BASE+0xbb449324>
    4320:	55020000 	strpl	r0, [r2, #-0]
    4324:	00000339 	andeq	r0, r0, r9, lsr r3
    4328:	00004115 	andeq	r4, r0, r5, lsl r1
    432c:	00411500 	subeq	r1, r1, r0, lsl #10
    4330:	6b150000 	blvs	544338 <IRQ_STACK_SIZE+0x53c338>
    4334:	00000000 	andeq	r0, r0, r0
    4338:	00038c16 	andeq	r8, r3, r6, lsl ip
    433c:	147d0300 	ldrbtne	r0, [sp], #-768	; 0xfffffd00
    4340:	00000baf 	andeq	r0, r0, pc, lsr #23
    4344:	03511f02 	cmpeq	r1, #2, 30
    4348:	41150000 	tstmi	r5, r0
    434c:	00000000 	andeq	r0, r0, r0
    4350:	000b9216 	andeq	r9, fp, r6, lsl r2
    4354:	16180200 	ldrne	r0, [r8], -r0, lsl #4
    4358:	00000b5f 	andeq	r0, r0, pc, asr fp
    435c:	27143e02 	ldrcs	r3, [r4, -r2, lsl #28]
    4360:	02000003 	andeq	r0, r0, #3
    4364:	00037122 	andeq	r7, r3, r2, lsr #2
    4368:	007b1500 	rsbseq	r1, fp, r0, lsl #10
    436c:	00170000 	andseq	r0, r7, r0
    4370:	0009c816 	andeq	ip, r9, r6, lsl r8
    4374:	14790200 	ldrbtne	r0, [r9], #-512	; 0xfffffe00
    4378:	0000086f 	andeq	r0, r0, pc, ror #16
    437c:	038e7a02 	orreq	r7, lr, #8192	; 0x2000
    4380:	41150000 	tstmi	r5, r0
    4384:	15000000 	strne	r0, [r0, #-0]
    4388:	00000041 	andeq	r0, r0, r1, asr #32
    438c:	09031400 	stmdbeq	r3, {sl, ip}
    4390:	86020000 	strhi	r0, [r2], -r0
    4394:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    4398:	00004115 	andeq	r4, r0, r5, lsl r1
    439c:	be140000 	cdplt	0, 1, cr0, cr4, cr0, {0}
    43a0:	0200000a 	andeq	r0, r0, #10
    43a4:	0003b583 	andeq	fp, r3, r3, lsl #11
    43a8:	00411500 	subeq	r1, r1, r0, lsl #10
    43ac:	41150000 	tstmi	r5, r0
    43b0:	00000000 	andeq	r0, r0, r0
    43b4:	00089614 	andeq	r9, r8, r4, lsl r6
    43b8:	cb820200 	blgt	fe084bc0 <IRQ_STACK_BASE+0xba084bc0>
    43bc:	15000003 	strne	r0, [r0, #-3]
    43c0:	00000041 	andeq	r0, r0, r1, asr #32
    43c4:	00004115 	andeq	r4, r0, r5, lsl r1
    43c8:	7c140000 	ldcvc	0, cr0, [r4], {-0}
    43cc:	02000008 	andeq	r0, r0, #8
    43d0:	0003dc7f 	andeq	sp, r3, pc, ror ip
    43d4:	00411500 	subeq	r1, r1, r0, lsl #10
    43d8:	14000000 	strne	r0, [r0], #-0
    43dc:	00000810 	andeq	r0, r0, r0, lsl r8
    43e0:	03f24d02 	mvnseq	r4, #2, 26	; 0x80
    43e4:	41150000 	tstmi	r5, r0
    43e8:	15000000 	strne	r0, [r0, #-0]
    43ec:	00000041 	andeq	r0, r0, r1, asr #32
    43f0:	06de1400 	ldrbeq	r1, [lr], r0, lsl #8
    43f4:	4a020000 	bmi	843fc <IRQ_STACK_SIZE+0x7c3fc>
    43f8:	00000408 	andeq	r0, r0, r8, lsl #8
    43fc:	00004115 	andeq	r4, r0, r5, lsl r1
    4400:	00411500 	subeq	r1, r1, r0, lsl #10
    4404:	14000000 	strne	r0, [r0], #-0
    4408:	000007df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    440c:	04194602 	ldreq	r4, [r9], #-1538	; 0xfffff9fe
    4410:	41150000 	tstmi	r5, r0
    4414:	00000000 	andeq	r0, r0, r0
    4418:	000c0916 	andeq	r0, ip, r6, lsl r9
    441c:	14160400 	ldrne	r0, [r6], #-1024	; 0xfffffc00
    4420:	00000ba1 	andeq	r0, r0, r1, lsr #23
    4424:	043b1704 	ldrteq	r1, [fp], #-1796	; 0xfffff8fc
    4428:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    442c:	15000000 	strne	r0, [r0, #-0]
    4430:	00000048 	andeq	r0, r0, r8, asr #32
    4434:	00004815 	andeq	r4, r0, r5, lsl r8
    4438:	f9160000 			; <UNDEFINED> instruction: 0xf9160000
    443c:	0400000b 	streq	r0, [r0], #-11
    4440:	06231418 			; <UNDEFINED> instruction: 0x06231418
    4444:	c7030000 	strgt	r0, [r3, -r0]
    4448:	00000462 	andeq	r0, r0, r2, ror #8
    444c:	00004815 	andeq	r4, r0, r5, lsl r8
    4450:	00481500 	subeq	r1, r8, r0, lsl #10
    4454:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4458:	15000000 	strne	r0, [r0, #-0]
    445c:	00000048 	andeq	r0, r0, r8, asr #32
    4460:	06111600 	ldreq	r1, [r1], -r0, lsl #12
    4464:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    4468:	00068014 	andeq	r8, r6, r4, lsl r0
    446c:	89c80300 	stmibhi	r8, {r8, r9}^
    4470:	15000004 	strne	r0, [r0, #-4]
    4474:	00000048 	andeq	r0, r0, r8, asr #32
    4478:	00004815 	andeq	r4, r0, r5, lsl r8
    447c:	00481500 	subeq	r1, r8, r0, lsl #10
    4480:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4484:	00000000 	andeq	r0, r0, r0
    4488:	00057216 	andeq	r7, r5, r6, lsl r2
    448c:	14b40300 	ldrtne	r0, [r4], #768	; 0x300
    4490:	00000be8 	andeq	r0, r0, r8, ror #23
    4494:	04a63902 	strteq	r3, [r6], #2306	; 0x902
    4498:	41150000 	tstmi	r5, r0
    449c:	15000000 	strne	r0, [r0, #-0]
    44a0:	00000041 	andeq	r0, r0, r1, asr #32
    44a4:	0be01800 	bleq	ff80a4ac <IRQ_STACK_BASE+0xbb80a4ac>
    44a8:	30020000 	andcc	r0, r2, r0
    44ac:	00004815 	andeq	r4, r0, r5, lsl r8
    44b0:	00481500 	subeq	r1, r8, r0, lsl #10
    44b4:	00000000 	andeq	r0, r0, r0
    44b8:	0000022a 	andeq	r0, r0, sl, lsr #4
    44bc:	0bc80004 	bleq	ff2044d4 <IRQ_STACK_BASE+0xbb2044d4>
    44c0:	01040000 	mrseq	r0, (UNDEF: 4)
    44c4:	000001a6 	andeq	r0, r0, r6, lsr #3
    44c8:	000ca001 	andeq	sl, ip, r1
    44cc:	00028d00 	andeq	r8, r2, r0, lsl #26
    44d0:	00490000 	subeq	r0, r9, r0
    44d4:	0000e840 	andeq	lr, r0, r0, asr #16
    44d8:	000d5200 	andeq	r5, sp, r0, lsl #4
    44dc:	0c210200 	sfmeq	f0, 4, [r1], #-0
    44e0:	d4020000 	strle	r0, [r2], #-0
    44e4:	00000030 	andeq	r0, r0, r0, lsr r0
    44e8:	8d070403 	cfstrshi	mvf0, [r7, #-12]
    44ec:	04000001 	streq	r0, [r0], #-1
    44f0:	06010304 	streq	r0, [r1], -r4, lsl #6
    44f4:	000000e7 	andeq	r0, r0, r7, ror #1
    44f8:	e5080103 	str	r0, [r8, #-259]	; 0xfffffefd
    44fc:	03000000 	movweq	r0, #0
    4500:	02e80502 	rsceq	r0, r8, #8388608	; 0x800000
    4504:	02030000 	andeq	r0, r3, #0
    4508:	00006107 	andeq	r6, r0, r7, lsl #2
    450c:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
    4510:	00746e69 	rsbseq	r6, r4, r9, ror #28
    4514:	73050803 	movwvc	r0, #22531	; 0x5803
    4518:	03000002 	movweq	r0, #2
    451c:	01830708 	orreq	r0, r3, r8, lsl #14
    4520:	04030000 	streq	r0, [r3], #-0
    4524:	00027805 	andeq	r7, r2, r5, lsl #16
    4528:	07040300 	streq	r0, [r4, -r0, lsl #6]
    452c:	0000025f 	andeq	r0, r0, pc, asr r2
    4530:	88070403 	stmdahi	r7, {r0, r1, sl}
    4534:	03000001 	movweq	r0, #1
    4538:	00ee0801 	rsceq	r0, lr, r1, lsl #16
    453c:	f2020000 	vhadd.s8	d0, d2, d0
    4540:	03000002 	movweq	r0, #2
    4544:	00003007 	andeq	r3, r0, r7
    4548:	0c7d0600 	ldcleq	6, cr0, [sp], #-0
    454c:	030c0000 	movweq	r0, #49152	; 0xc000
    4550:	0000c209 	andeq	ip, r0, r9, lsl #4
    4554:	00410700 	subeq	r0, r1, r0, lsl #14
    4558:	0a030000 	beq	c4560 <IRQ_STACK_SIZE+0xbc560>
    455c:	00000086 	andeq	r0, r0, r6, lsl #1
    4560:	0c860700 	stceq	7, cr0, [r6], {0}
    4564:	0b030000 	bleq	c456c <IRQ_STACK_SIZE+0xbc56c>
    4568:	000000c2 	andeq	r0, r0, r2, asr #1
    456c:	0c8d0704 	stceq	7, cr0, [sp], {4}
    4570:	0c030000 	stceq	0, cr0, [r3], {-0}
    4574:	000000c2 	andeq	r0, r0, r2, asr #1
    4578:	04080008 	streq	r0, [r8], #-8
    457c:	00000091 	muleq	r0, r1, r0
    4580:	000c7d02 	andeq	r7, ip, r2, lsl #26
    4584:	910d0300 	mrsls	r0, SP_mon
    4588:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    458c:	00000c14 	andeq	r0, r0, r4, lsl ip
    4590:	00fa0701 	rscseq	r0, sl, r1, lsl #14
    4594:	fa010000 	blx	4459c <IRQ_STACK_SIZE+0x3c59c>
    4598:	0a000000 	beq	45a0 <SVC_STACK_SIZE+0x5a0>
    459c:	00000041 	andeq	r0, r0, r1, asr #32
    45a0:	00860701 	addeq	r0, r6, r1, lsl #14
    45a4:	9b0b0000 	blls	2c45ac <IRQ_STACK_SIZE+0x2bc5ac>
    45a8:	0100000c 	tsteq	r0, ip
    45ac:	0000fa08 	andeq	pc, r0, r8, lsl #20
    45b0:	04080000 	streq	r0, [r8], #-0
    45b4:	000000c8 	andeq	r0, r0, r8, asr #1
    45b8:	0000d30c 	andeq	sp, r0, ip, lsl #6
    45bc:	00490000 	subeq	r0, r9, r0
    45c0:	00002c40 	andeq	r2, r0, r0, asr #24
    45c4:	339c0100 	orrscc	r0, ip, #0, 2
    45c8:	0d000001 	stceq	0, cr0, [r0, #-4]
    45cc:	000000e3 	andeq	r0, r0, r3, ror #1
    45d0:	0000552e 	andeq	r5, r0, lr, lsr #10
    45d4:	0000ee0e 	andeq	lr, r0, lr, lsl #28
    45d8:	0f500100 	svceq	0x00500100
    45dc:	40004918 	andmi	r4, r0, r8, lsl r9
    45e0:	0000021c 	andeq	r0, r0, ip, lsl r2
    45e4:	01500110 	cmpeq	r0, r0, lsl r1
    45e8:	1100003c 	tstne	r0, ip, lsr r0
    45ec:	00000c93 	muleq	r0, r3, ip
    45f0:	492c1501 	stmdbmi	ip!, {r0, r8, sl, ip}
    45f4:	00784000 	rsbseq	r4, r8, r0
    45f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    45fc:	0000019c 	muleq	r0, ip, r1
    4600:	00004112 	andeq	r4, r0, r2, lsl r1
    4604:	86150100 	ldrhi	r0, [r5], -r0, lsl #2
    4608:	4c000000 	stcmi	0, cr0, [r0], {-0}
    460c:	13000055 	movwne	r0, #85	; 0x55
    4610:	00000c9b 	muleq	r0, fp, ip
    4614:	00fa1601 	rscseq	r1, sl, r1, lsl #12
    4618:	53010000 	movwpl	r0, #4096	; 0x1000
    461c:	0000d314 	andeq	sp, r0, r4, lsl r3
    4620:	00493c00 	subeq	r3, r9, r0, lsl #24
    4624:	000e8040 	andeq	r8, lr, r0, asr #32
    4628:	0d160100 	ldfeqs	f0, [r6, #-0]
    462c:	000000e3 	andeq	r0, r0, r3, ror #1
    4630:	0000556a 	andeq	r5, r0, sl, ror #10
    4634:	000e8015 	andeq	r8, lr, r5, lsl r0
    4638:	00ee1600 	rsceq	r1, lr, r0, lsl #12
    463c:	55880000 	strpl	r0, [r8]
    4640:	440f0000 	strmi	r0, [pc], #-0	; 4648 <SVC_STACK_SIZE+0x648>
    4644:	1c400049 	mcrrne	0, 4, r0, r0, cr9
    4648:	10000002 	andne	r0, r0, r2
    464c:	3c015001 	stccc	0, cr5, [r1], {1}
    4650:	00000000 	andeq	r0, r0, r0
    4654:	000c4817 	andeq	r4, ip, r7, lsl r8
    4658:	86290100 	strthi	r0, [r9], -r0, lsl #2
    465c:	a4000000 	strge	r0, [r0], #-0
    4660:	14400049 	strbne	r0, [r0], #-73	; 0xffffffb7
    4664:	01000000 	mrseq	r0, (UNDEF: 0)
    4668:	0c5c119c 	ldfeqe	f1, [ip], {156}	; 0x9c
    466c:	2d010000 	stccs	0, cr0, [r1, #-0]
    4670:	400049b8 			; <UNDEFINED> instruction: 0x400049b8
    4674:	00000014 	andeq	r0, r0, r4, lsl r0
    4678:	01d49c01 	bicseq	r9, r4, r1, lsl #24
    467c:	41180000 	tstmi	r8, r0
    4680:	01000000 	mrseq	r0, (UNDEF: 0)
    4684:	0000862d 	andeq	r8, r0, sp, lsr #12
    4688:	00500100 	subseq	r0, r0, r0, lsl #2
    468c:	00017217 	andeq	r7, r1, r7, lsl r2
    4690:	86310100 	ldrthi	r0, [r1], -r0, lsl #2
    4694:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4698:	1c400049 	mcrrne	0, 4, r0, r0, cr9
    469c:	01000000 	mrseq	r0, (UNDEF: 0)
    46a0:	0c28199c 	stceq	9, cr1, [r8], #-624	; 0xfffffd90
    46a4:	03010000 	movweq	r0, #4096	; 0x1000
    46a8:	000000fa 	strdeq	r0, [r0], -sl
    46ac:	84880305 	strhi	r0, [r8], #773	; 0x305
    46b0:	38194001 	ldmdacc	r9, {r0, lr}
    46b4:	0100000c 	tsteq	r0, ip
    46b8:	0000fa04 	andeq	pc, r0, r4, lsl #20
    46bc:	8c030500 	cfstr32hi	mvfx0, [r3], {-0}
    46c0:	19400184 	stmdbne	r0, {r2, r7, r8}^
    46c4:	00000c70 	andeq	r0, r0, r0, ror ip
    46c8:	00fa0501 	rscseq	r0, sl, r1, lsl #10
    46cc:	03050000 	movweq	r0, #20480	; 0x5000
    46d0:	40018490 	mulmi	r1, r0, r4
    46d4:	000c0d1a 	andeq	r0, ip, sl, lsl sp
    46d8:	37630400 	strbcc	r0, [r3, -r0, lsl #8]!
    46dc:	1b000000 	blne	46e4 <SVC_STACK_SIZE+0x6e4>
    46e0:	00000025 	andeq	r0, r0, r5, lsr #32
    46e4:	022b0000 	eoreq	r0, fp, #0
    46e8:	00040000 	andeq	r0, r4, r0
    46ec:	00000d40 	andeq	r0, r0, r0, asr #26
    46f0:	01a60104 			; <UNDEFINED> instruction: 0x01a60104
    46f4:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    46f8:	8d00000c 	stchi	0, cr0, [r0, #-48]	; 0xffffffd0
    46fc:	e8000002 	stmda	r0, {r1}
    4700:	14400049 	strbne	r0, [r0], #-73	; 0xffffffb7
    4704:	6f000001 	svcvs	0x00000001
    4708:	0200000e 	andeq	r0, r0, #14
    470c:	00424350 	subeq	r4, r2, r0, asr r3
    4710:	6d0b024c 	sfmvs	f0, 4, [fp, #-304]	; 0xfffffed0
    4714:	03000000 	movweq	r0, #0
    4718:	00444950 	subeq	r4, r4, r0, asr r9
    471c:	006d0c02 	rsbeq	r0, sp, r2, lsl #24
    4720:	04000000 	streq	r0, [r0], #-0
    4724:	0000008f 	andeq	r0, r0, pc, lsl #1
    4728:	006d0d02 	rsbeq	r0, sp, r2, lsl #26
    472c:	03040000 	movweq	r0, #16384	; 0x4000
    4730:	02004350 	andeq	r4, r0, #80, 6	; 0x40000001
    4734:	00006d0e 	andeq	r6, r0, lr, lsl #26
    4738:	d4040800 	strle	r0, [r4], #-2048	; 0xfffff800
    473c:	0200000c 	andeq	r0, r0, #12
    4740:	00006d0f 	andeq	r6, r0, pc, lsl #26
    4744:	fa040c00 	blx	10774c <IRQ_STACK_SIZE+0xff74c>
    4748:	02000002 	andeq	r0, r0, #2
    474c:	00007410 	andeq	r7, r0, r0, lsl r4
    4750:	05001000 	streq	r1, [r0, #-0]
    4754:	018d0704 	orreq	r0, sp, r4, lsl #14
    4758:	6d060000 	stcvs	0, cr0, [r6, #-0]
    475c:	84000000 	strhi	r0, [r0], #-0
    4760:	07000000 	streq	r0, [r0, -r0]
    4764:	00000084 	andeq	r0, r0, r4, lsl #1
    4768:	0405000e 	streq	r0, [r5], #-14
    476c:	00025f07 	andeq	r5, r2, r7, lsl #30
    4770:	0c210800 	stceq	8, cr0, [r1], #-0
    4774:	d4030000 	strle	r0, [r3], #-0
    4778:	0000006d 	andeq	r0, r0, sp, rrx
    477c:	01050409 	tsteq	r5, r9, lsl #8
    4780:	0000e706 	andeq	lr, r0, r6, lsl #14
    4784:	08010500 	stmdaeq	r1, {r8, sl}
    4788:	000000e5 	andeq	r0, r0, r5, ror #1
    478c:	e8050205 	stmda	r5, {r0, r2, r9}
    4790:	05000002 	streq	r0, [r0, #-2]
    4794:	00610702 	rsbeq	r0, r1, r2, lsl #14
    4798:	040a0000 	streq	r0, [sl], #-0
    479c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    47a0:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    47a4:	00000273 	andeq	r0, r0, r3, ror r2
    47a8:	83070805 	movwhi	r0, #30725	; 0x7805
    47ac:	05000001 	streq	r0, [r0, #-1]
    47b0:	02780504 	rsbseq	r0, r8, #4, 10	; 0x1000000
    47b4:	04050000 	streq	r0, [r5], #-0
    47b8:	00018807 	andeq	r8, r1, r7, lsl #16
    47bc:	08010500 	stmdaeq	r1, {r8, sl}
    47c0:	000000ee 	andeq	r0, r0, lr, ror #1
    47c4:	0002f208 	andeq	pc, r2, r8, lsl #4
    47c8:	6d070400 	cfstrsvs	mvf0, [r7, #-0]
    47cc:	0b000000 	bleq	47d4 <SVC_STACK_SIZE+0x7d4>
    47d0:	00000c09 	andeq	r0, r0, r9, lsl #24
    47d4:	49e80901 	stmibmi	r8!, {r0, r8, fp}^
    47d8:	00304000 	eorseq	r4, r0, r0
    47dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    47e0:	00000123 	andeq	r0, r0, r3, lsr #2
    47e4:	004a040c 	subeq	r0, sl, ip, lsl #8
    47e8:	0001f040 	andeq	pc, r1, r0, asr #32
    47ec:	00011200 	andeq	r1, r1, r0, lsl #4
    47f0:	50010d00 	andpl	r0, r1, r0, lsl #26
    47f4:	004c0802 	subeq	r0, ip, r2, lsl #16
    47f8:	004a100e 	subeq	r1, sl, lr
    47fc:	0001f040 	andeq	pc, r1, r0, asr #32
    4800:	50010d00 	andpl	r0, r1, r0, lsl #26
    4804:	004c0802 	subeq	r0, ip, r2, lsl #16
    4808:	0ba10b00 	bleq	fe847410 <IRQ_STACK_BASE+0xba847410>
    480c:	0f010000 	svceq	0x00010000
    4810:	40004a18 	andmi	r4, r0, r8, lsl sl
    4814:	0000008c 	andeq	r0, r0, ip, lsl #1
    4818:	01789c01 	cmneq	r8, r1, lsl #24
    481c:	e20f0000 	and	r0, pc, #0
    4820:	0100000c 	tsteq	r0, ip
    4824:	00006d0f 	andeq	r6, r0, pc, lsl #26
    4828:	0055a600 	subseq	sl, r5, r0, lsl #12
    482c:	0cb00f00 	ldceq	15, cr0, [r0]
    4830:	0f010000 	svceq	0x00010000
    4834:	0000006d 	andeq	r0, r0, sp, rrx
    4838:	000055c4 	andeq	r5, r0, r4, asr #11
    483c:	000cc00f 	andeq	ip, ip, pc
    4840:	6d0f0100 	stfvss	f0, [pc, #-0]	; 4848 <SVC_STACK_SIZE+0x848>
    4844:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    4848:	10000055 	andne	r0, r0, r5, asr r0
    484c:	40004a50 	andmi	r4, r0, r0, asr sl
    4850:	00000205 	andeq	r0, r0, r5, lsl #4
    4854:	004a8410 	subeq	r8, sl, r0, lsl r4
    4858:	00020540 	andeq	r0, r2, r0, asr #10
    485c:	f90b0000 			; <UNDEFINED> instruction: 0xf90b0000
    4860:	0100000b 	tsteq	r0, fp
    4864:	004aa422 	subeq	sl, sl, r2, lsr #8
    4868:	00002c40 	andeq	r2, r0, r0, asr #24
    486c:	a09c0100 	addsge	r0, ip, r0, lsl #2
    4870:	10000001 	andne	r0, r0, r1
    4874:	40004ac0 	andmi	r4, r0, r0, asr #21
    4878:	00000210 	andeq	r0, r0, r0, lsl r2
    487c:	004ad011 	subeq	sp, sl, r1, lsl r0
    4880:	00021040 	andeq	r1, r2, r0, asr #32
    4884:	d90b0000 	stmdble	fp, {}	; <UNPREDICTABLE>
    4888:	0100000c 	tsteq	r0, ip
    488c:	004ad028 	subeq	sp, sl, r8, lsr #32
    4890:	00002c40 	andeq	r2, r0, r0, asr #24
    4894:	c89c0100 	ldmgt	ip, {r8}
    4898:	10000001 	andne	r0, r0, r1
    489c:	40004aec 	andmi	r4, r0, ip, ror #21
    48a0:	00000221 	andeq	r0, r0, r1, lsr #4
    48a4:	004afc11 	subeq	pc, sl, r1, lsl ip	; <UNPREDICTABLE>
    48a8:	00022140 	andeq	r2, r2, r0, asr #2
    48ac:	eb120000 	bl	4848b4 <IRQ_STACK_SIZE+0x47c8b4>
    48b0:	0100000c 	tsteq	r0, ip
    48b4:	0001d905 	andeq	sp, r1, r5, lsl #18
    48b8:	94030500 	strls	r0, [r3], #-1280	; 0xfffffb00
    48bc:	13400184 	movtne	r0, #388	; 0x184
    48c0:	00002504 	andeq	r2, r0, r4, lsl #10
    48c4:	0d031200 	sfmeq	f1, 4, [r3, #-0]
    48c8:	06010000 	streq	r0, [r1], -r0
    48cc:	000001d9 	ldrdeq	r0, [r0], -r9
    48d0:	84980305 	ldrhi	r0, [r8], #773	; 0x305
    48d4:	0d144001 	ldceq	0, cr4, [r4, #-4]
    48d8:	0500000c 	streq	r0, [r0, #-12]
    48dc:	00009625 	andeq	r9, r0, r5, lsr #12
    48e0:	00020500 	andeq	r0, r2, r0, lsl #10
    48e4:	008b1500 	addeq	r1, fp, r0, lsl #10
    48e8:	16000000 	strne	r0, [r0], -r0
    48ec:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    48f0:	006d3106 	rsbeq	r3, sp, r6, lsl #2
    48f4:	93170000 	tstls	r7, #0
    48f8:	0400000c 	streq	r0, [r0], #-12
    48fc:	00022114 	andeq	r2, r2, r4, lsl r1
    4900:	00de1500 	sbcseq	r1, lr, r0, lsl #10
    4904:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4908:	00000cdd 	ldrdeq	r0, [r0], -sp
    490c:	96152d05 	ldrls	r2, [r5], -r5, lsl #26
    4910:	00000000 	andeq	r0, r0, r0
    4914:	00016e00 	andeq	r6, r1, r0, lsl #28
    4918:	90000400 	andls	r0, r0, r0, lsl #8
    491c:	0400000e 	streq	r0, [r0], #-14
    4920:	0001a601 	andeq	sl, r1, r1, lsl #12
    4924:	0d360100 	ldfeqs	f0, [r6, #-0]
    4928:	028d0000 	addeq	r0, sp, #0
    492c:	4afc0000 	bmi	fff04934 <IRQ_STACK_BASE+0xbbf04934>
    4930:	00b44000 	adcseq	r4, r4, r0
    4934:	0fa30000 	svceq	0x00a30000
    4938:	01020000 	mrseq	r0, (UNDEF: 2)
    493c:	0000e706 	andeq	lr, r0, r6, lsl #14
    4940:	08010200 	stmdaeq	r1, {r9}
    4944:	000000e5 	andeq	r0, r0, r5, ror #1
    4948:	e8050202 	stmda	r5, {r1, r9}
    494c:	02000002 	andeq	r0, r0, #2
    4950:	00610702 	rsbeq	r0, r1, r2, lsl #14
    4954:	04030000 	streq	r0, [r3], #-0
    4958:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    495c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4960:	0000018d 	andeq	r0, r0, sp, lsl #3
    4964:	73050802 	movwvc	r0, #22530	; 0x5802
    4968:	02000002 	andeq	r0, r0, #2
    496c:	01830708 	orreq	r0, r3, r8, lsl #14
    4970:	04020000 	streq	r0, [r2], #-0
    4974:	00027805 	andeq	r7, r2, r5, lsl #16
    4978:	07040200 	streq	r0, [r4, -r0, lsl #4]
    497c:	0000025f 	andeq	r0, r0, pc, asr r2
    4980:	88070402 	stmdahi	r7, {r1, sl}
    4984:	04000001 	streq	r0, [r0], #-1
    4988:	00007804 	andeq	r7, r0, r4, lsl #16
    498c:	08010200 	stmdaeq	r1, {r9}
    4990:	000000ee 	andeq	r0, r0, lr, ror #1
    4994:	000d4505 	andeq	r4, sp, r5, lsl #10
    4998:	72920200 	addsvc	r0, r2, #0, 4
    499c:	06000000 	streq	r0, [r0], -r0
    49a0:	00000d11 	andeq	r0, r0, r1, lsl sp
    49a4:	007f0a01 	rsbseq	r0, pc, r1, lsl #20
    49a8:	4afc0000 	bmi	fff049b0 <IRQ_STACK_BASE+0xbbf049b0>
    49ac:	004c4000 	subeq	r4, ip, r0
    49b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    49b4:	000000cf 	andeq	r0, r0, pc, asr #1
    49b8:	636e6907 	cmnvs	lr, #114688	; 0x1c000
    49bc:	410a0100 	mrsmi	r0, (UNDEF: 26)
    49c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    49c4:	08000056 	stmdaeq	r0, {r1, r2, r4, r6}
    49c8:	00000d5c 	andeq	r0, r0, ip, asr sp
    49cc:	007f0c01 	rsbseq	r0, pc, r1, lsl #24
    49d0:	563c0000 	ldrtpl	r0, [ip], -r0
    49d4:	65090000 	strvs	r0, [r9, #-0]
    49d8:	0100000d 	tsteq	r0, sp
    49dc:	00007f0d 	andeq	r7, r0, sp, lsl #30
    49e0:	00510100 	subseq	r0, r1, r0, lsl #2
    49e4:	000d4d0a 	andeq	r4, sp, sl, lsl #26
    49e8:	481a0100 	ldmdami	sl, {r8}
    49ec:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    49f0:	0840004b 	stmdaeq	r0, {r0, r1, r3, r6}^
    49f4:	01000000 	mrseq	r0, (UNDEF: 0)
    49f8:	0d260a9c 	vstmdbeq	r6!, {s0-s155}
    49fc:	1f010000 	svcne	0x00010000
    4a00:	00000048 	andeq	r0, r0, r8, asr #32
    4a04:	40004b50 	andmi	r4, r0, r0, asr fp
    4a08:	0000000c 	andeq	r0, r0, ip
    4a0c:	6e0a9c01 	cdpvs	12, 0, cr9, cr10, cr1, {0}
    4a10:	0100000d 	tsteq	r0, sp
    4a14:	00004824 	andeq	r4, r0, r4, lsr #16
    4a18:	004b5c00 	subeq	r5, fp, r0, lsl #24
    4a1c:	00001040 	andeq	r1, r0, r0, asr #32
    4a20:	0a9c0100 	beq	fe704e28 <IRQ_STACK_BASE+0xba704e28>
    4a24:	00000d17 	andeq	r0, r0, r7, lsl sp
    4a28:	00482901 	subeq	r2, r8, r1, lsl #18
    4a2c:	4b6c0000 	blmi	1b04a34 <STACK_SIZE+0x1304a34>
    4a30:	000c4000 	andeq	r4, ip, r0
    4a34:	9c010000 	stcls	0, cr0, [r1], {-0}
    4a38:	000eb10b 	andeq	fp, lr, fp, lsl #2
    4a3c:	782e0100 	stmdavc	lr!, {r8}
    4a40:	3840004b 	stmdacc	r0, {r0, r1, r3, r6}^
    4a44:	01000000 	mrseq	r0, (UNDEF: 0)
    4a48:	0001509c 	muleq	r1, ip, r0
    4a4c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
    4a50:	00482e01 	subeq	r2, r8, r1, lsl #28
    4a54:	50010000 	andpl	r0, r1, r0
    4a58:	0100690d 	tsteq	r0, sp, lsl #18
    4a5c:	00015030 	andeq	r5, r1, r0, lsr r0
    4a60:	7c910200 	lfmvc	f0, 4, [r1], {0}
    4a64:	00410e00 	subeq	r0, r1, r0, lsl #28
    4a68:	40090000 	andmi	r0, r9, r0
    4a6c:	0100000d 	tsteq	r0, sp
    4a70:	00007f08 	andeq	r7, r0, r8, lsl #30
    4a74:	9c030500 	cfstr32ls	mvfx0, [r3], {-0}
    4a78:	0f400184 	svceq	0x00400184
    4a7c:	00000d7c 	andeq	r0, r0, ip, ror sp
    4a80:	002c0701 	eoreq	r0, ip, r1, lsl #14
    4a84:	8f000000 	svchi	0x00000000
    4a88:	04000006 	streq	r0, [r0], #-6
    4a8c:	000f8300 	andeq	r8, pc, r0, lsl #6
    4a90:	a6010400 	strge	r0, [r1], -r0, lsl #8
    4a94:	01000001 	tsteq	r0, r1
    4a98:	00000e05 	andeq	r0, r0, r5, lsl #28
    4a9c:	0000028d 	andeq	r0, r0, sp, lsl #5
    4aa0:	40004bb0 			; <UNDEFINED> instruction: 0x40004bb0
    4aa4:	00000cc0 	andeq	r0, r0, r0, asr #25
    4aa8:	00001044 	andeq	r1, r0, r4, asr #32
    4aac:	e7060102 	str	r0, [r6, -r2, lsl #2]
    4ab0:	02000000 	andeq	r0, r0, #0
    4ab4:	00e50801 	rsceq	r0, r5, r1, lsl #16
    4ab8:	02020000 	andeq	r0, r2, #0
    4abc:	0002e805 	andeq	lr, r2, r5, lsl #16
    4ac0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4ac4:	00000061 	andeq	r0, r0, r1, rrx
    4ac8:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4acc:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4ad0:	018d0704 	orreq	r0, sp, r4, lsl #14
    4ad4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4ad8:	00027305 	andeq	r7, r2, r5, lsl #6
    4adc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4ae0:	00000183 	andeq	r0, r0, r3, lsl #3
    4ae4:	78050402 	stmdavc	r5, {r1, sl}
    4ae8:	02000002 	andeq	r0, r0, #2
    4aec:	025f0704 	subseq	r0, pc, #4, 14	; 0x100000
    4af0:	04040000 	streq	r0, [r4], #-0
    4af4:	88070402 	stmdahi	r7, {r1, sl}
    4af8:	02000001 	andeq	r0, r0, #1
    4afc:	00ee0801 	rsceq	r0, lr, r1, lsl #16
    4b00:	0c050000 	stceq	0, cr0, [r5], {-0}
    4b04:	0100000e 	tsteq	r0, lr
    4b08:	f1060141 	cps	#1
    4b0c:	0100000d 	tsteq	r0, sp
    4b10:	009b0170 	addseq	r0, fp, r0, ror r1
    4b14:	63070000 	movwvs	r0, #28672	; 0x7000
    4b18:	0100646d 	tsteq	r0, sp, ror #8
    4b1c:	00004172 	andeq	r4, r0, r2, ror r1
    4b20:	5d050000 	stcpl	0, cr0, [r5, #-0]
    4b24:	0100000e 	tsteq	r0, lr
    4b28:	89060148 	stmdbhi	r6, {r3, r6, r8}
    4b2c:	0100000d 	tsteq	r0, sp
    4b30:	00bb0155 	adcseq	r0, fp, r5, asr r1
    4b34:	63070000 	movwvs	r0, #28672	; 0x7000
    4b38:	0100646d 	tsteq	r0, sp, ror #8
    4b3c:	00004157 	andeq	r4, r0, r7, asr r1
    4b40:	42050000 	andmi	r0, r5, #0
    4b44:	0100000e 	tsteq	r0, lr
    4b48:	6f0801fe 	svcvs	0x000801fe
    4b4c:	0100000e 	tsteq	r0, lr
    4b50:	004bb026 	subeq	fp, fp, r6, lsr #32
    4b54:	0000a840 	andeq	sl, r0, r0, asr #16
    4b58:	e89c0100 	ldm	ip, {r8}
    4b5c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4b60:	0000007b 	andeq	r0, r0, fp, ror r0
    4b64:	40004bb0 			; <UNDEFINED> instruction: 0x40004bb0
    4b68:	00000ea8 	andeq	r0, r0, r8, lsr #29
    4b6c:	0a002801 	beq	eb78 <IRQ_STACK_SIZE+0x6b78>
    4b70:	00000e98 	muleq	r0, r8, lr
    4b74:	00487b01 	subeq	r7, r8, r1, lsl #22
    4b78:	04010000 	streq	r0, [r1], #-0
    4b7c:	07000001 	streq	r0, [r0, -r1]
    4b80:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4b84:	00417d01 	subeq	r7, r1, r1, lsl #26
    4b88:	06000000 	streq	r0, [r0], -r0
    4b8c:	00000da3 	andeq	r0, r0, r3, lsr #27
    4b90:	1c018901 	stcne	9, cr8, [r1], {1}
    4b94:	07000001 	streq	r0, [r0, -r1]
    4b98:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4b9c:	00418b01 	subeq	r8, r1, r1, lsl #22
    4ba0:	0a000000 	beq	4ba8 <SVC_STACK_SIZE+0xba8>
    4ba4:	00000dad 	andeq	r0, r0, sp, lsr #27
    4ba8:	00489601 	subeq	r9, r8, r1, lsl #12
    4bac:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4bb0:	07000001 	streq	r0, [r0, -r1]
    4bb4:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4bb8:	00419801 	subeq	r9, r1, r1, lsl #16
    4bbc:	06000000 	streq	r0, [r0], -r0
    4bc0:	00000db7 			; <UNDEFINED> instruction: 0x00000db7
    4bc4:	5a01a601 	bpl	6e3d0 <IRQ_STACK_SIZE+0x663d0>
    4bc8:	0b000001 	bleq	4bd4 <SVC_STACK_SIZE+0xbd4>
    4bcc:	01006e65 	tsteq	r0, r5, ror #28
    4bd0:	000048a6 	andeq	r4, r0, r6, lsr #17
    4bd4:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4bd8:	a8010064 	stmdage	r1, {r2, r5, r6}
    4bdc:	00000041 	andeq	r0, r0, r1, asr #32
    4be0:	0e2b0600 	cfmadda32eq	mvax0, mvax0, mvfx11, mvfx0
    4be4:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    4be8:	00017201 	andeq	r7, r1, r1, lsl #4
    4bec:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4bf0:	c0010064 	andgt	r0, r1, r4, rrx
    4bf4:	00000041 	andeq	r0, r0, r1, asr #32
    4bf8:	0e890800 	cdpeq	8, 8, cr0, cr9, cr0, {0}
    4bfc:	30010000 	andcc	r0, r1, r0
    4c00:	40004c58 	andmi	r4, r0, r8, asr ip
    4c04:	00000310 	andeq	r0, r0, r0, lsl r3
    4c08:	029f9c01 	addseq	r9, pc, #256	; 0x100
    4c0c:	9b090000 	blls	244c14 <IRQ_STACK_SIZE+0x23cc14>
    4c10:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    4c14:	e040004c 	sub	r0, r0, ip, asr #32
    4c18:	0100000e 	tsteq	r0, lr
    4c1c:	00a30c32 	adceq	r0, r3, r2, lsr ip
    4c20:	4c940000 	ldcmi	0, cr0, [r4], {0}
    4c24:	0f004000 	svceq	0x00004000
    4c28:	37010000 	strcc	r0, [r1, -r0]
    4c2c:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    4c30:	000f000d 	andeq	r0, pc, sp
    4c34:	00af0e00 	adceq	r0, pc, r0, lsl #28
    4c38:	00000000 	andeq	r0, r0, r0
    4c3c:	00e80c00 	rsceq	r0, r8, r0, lsl #24
    4c40:	4d080000 	stcmi	0, cr0, [r8, #-0]
    4c44:	0f284000 	svceq	0x00284000
    4c48:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    4c4c:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4c50:	000f280d 	andeq	r2, pc, sp, lsl #16
    4c54:	00f80f00 	rscseq	r0, r8, r0, lsl #30
    4c58:	83100000 	tsthi	r0, #0
    4c5c:	10000000 	andne	r0, r0, r0
    4c60:	4840004d 	stmdami	r0, {r0, r2, r3, r6}^
    4c64:	0100000f 	tsteq	r0, pc
    4c68:	0f480d7f 	svceq	0x00480d7f
    4c6c:	8f0f0000 	svchi	0x000f0000
    4c70:	00000000 	andeq	r0, r0, r0
    4c74:	0c000000 	stceq	0, cr0, [r0], {-0}
    4c78:	00000104 	andeq	r0, r0, r4, lsl #2
    4c7c:	40004d8c 	andmi	r4, r0, ip, lsl #27
    4c80:	00000f68 	andeq	r0, r0, r8, ror #30
    4c84:	020f3a01 	andeq	r3, pc, #4096	; 0x1000
    4c88:	680d0000 	stmdavs	sp, {}	; <UNPREDICTABLE>
    4c8c:	0f00000f 	svceq	0x0000000f
    4c90:	00000110 	andeq	r0, r0, r0, lsl r1
    4c94:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    4c98:	dc000001 	stcle	0, cr0, [r0], {1}
    4c9c:	8040004d 	subhi	r0, r0, sp, asr #32
    4ca0:	0100000f 	tsteq	r0, pc
    4ca4:	00022f3b 	andeq	r2, r2, fp, lsr pc
    4ca8:	0f800d00 	svceq	0x00800d00
    4cac:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    4cb0:	03000001 	movweq	r0, #1
    4cb4:	380c0000 	stmdacc	ip, {}	; <UNPREDICTABLE>
    4cb8:	34000001 	strcc	r0, [r0], #-1
    4cbc:	a040004e 	subge	r0, r0, lr, asr #32
    4cc0:	0100000f 	tsteq	r0, pc
    4cc4:	0002553c 	andeq	r5, r2, ip, lsr r5
    4cc8:	01441100 	mrseq	r1, (UNDEF: 84)
    4ccc:	0d010000 	stceq	0, cr0, [r1, #-0]
    4cd0:	00000fa0 	andeq	r0, r0, r0, lsr #31
    4cd4:	00014e0e 	andeq	r4, r1, lr, lsl #28
    4cd8:	00000700 	andeq	r0, r0, r0, lsl #14
    4cdc:	0000bb10 	andeq	fp, r0, r0, lsl fp
    4ce0:	004ea000 	subeq	sl, lr, r0
    4ce4:	000fc040 	andeq	ip, pc, r0, asr #32
    4ce8:	123e0100 	eorsne	r0, lr, #0, 2
    4cec:	0000015a 	andeq	r0, r0, sl, asr r1
    4cf0:	40004ea0 	andmi	r4, r0, r0, lsr #29
    4cf4:	00000fd8 	ldrdeq	r0, [r0], -r8
    4cf8:	0d010001 	stceq	0, cr0, [r1, #-4]
    4cfc:	00000fd8 	ldrdeq	r0, [r0], -r8
    4d00:	0001660e 	andeq	r6, r1, lr, lsl #12
    4d04:	83100600 	tsthi	r0, #0, 12
    4d08:	a0000000 	andge	r0, r0, r0
    4d0c:	f040004e 			; <UNDEFINED> instruction: 0xf040004e
    4d10:	0100000f 	tsteq	r0, pc
    4d14:	0ff00dc2 	svceq	0x00f00dc2
    4d18:	8f0e0000 	svchi	0x000e0000
    4d1c:	37000000 	strcc	r0, [r0, -r0]
    4d20:	00000000 	andeq	r0, r0, r0
    4d24:	7b130000 	blvc	4c4d2c <IRQ_STACK_SIZE+0x4bcd2c>
    4d28:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    4d2c:	4040004f 	submi	r0, r0, pc, asr #32
    4d30:	01000000 	mrseq	r0, (UNDEF: 0)
    4d34:	009b139c 	umullseq	r1, fp, ip, r3
    4d38:	4fa80000 	svcmi	0x00a80000
    4d3c:	00444000 	subeq	r4, r4, r0
    4d40:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d44:	000d9314 	andeq	r9, sp, r4, lsl r3
    4d48:	ec500100 	ldfe	f0, [r0], {-0}
    4d4c:	1840004f 	stmdane	r0, {r0, r1, r2, r3, r6}^
    4d50:	01000000 	mrseq	r0, (UNDEF: 0)
    4d54:	00a3159c 	umlaleq	r1, r3, ip, r5
    4d58:	50040000 	andpl	r0, r4, r0
    4d5c:	00604000 	rsbeq	r4, r0, r0
    4d60:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d64:	000002e8 	andeq	r0, r0, r8, ror #5
    4d68:	0000af0e 	andeq	sl, r0, lr, lsl #30
    4d6c:	16000000 	strne	r0, [r0], -r0
    4d70:	00000dc1 	andeq	r0, r0, r1, asr #27
    4d74:	00486101 	subeq	r6, r8, r1, lsl #2
    4d78:	50640000 	rsbpl	r0, r4, r0
    4d7c:	00684000 	rsbeq	r4, r8, r0
    4d80:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d84:	0000030e 	andeq	r0, r0, lr, lsl #6
    4d88:	646d6317 	strbtvs	r6, [sp], #-791	; 0xfffffce9
    4d8c:	41630100 	cmnmi	r3, r0, lsl #2
    4d90:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4d94:	00831500 	addeq	r1, r3, r0, lsl #10
    4d98:	50cc0000 	sbcpl	r0, ip, r0
    4d9c:	00604000 	rsbeq	r4, r0, r0
    4da0:	9c010000 	stcls	0, cr0, [r1], {-0}
    4da4:	00000328 	andeq	r0, r0, r8, lsr #6
    4da8:	00008f0e 	andeq	r8, r0, lr, lsl #30
    4dac:	15003700 	strne	r3, [r0, #-1792]	; 0xfffff900
    4db0:	000000e8 	andeq	r0, r0, r8, ror #1
    4db4:	4000512c 	andmi	r5, r0, ip, lsr #2
    4db8:	000000bc 	strheq	r0, [r0], -ip
    4dbc:	035e9c01 	cmpeq	lr, #256	; 0x100
    4dc0:	f80e0000 			; <UNDEFINED> instruction: 0xf80e0000
    4dc4:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    4dc8:	00008310 	andeq	r8, r0, r0, lsl r3
    4dcc:	00512c00 	subseq	r2, r1, r0, lsl #24
    4dd0:	00101840 	andseq	r1, r0, r0, asr #16
    4dd4:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 4ddc <SVC_STACK_SIZE+0xddc>
    4dd8:	00001018 	andeq	r1, r0, r8, lsl r0
    4ddc:	00008f0e 	andeq	r8, r0, lr, lsl #30
    4de0:	00003700 	andeq	r3, r0, r0, lsl #14
    4de4:	01041500 	tsteq	r4, r0, lsl #10
    4de8:	51e80000 	mvnpl	r0, r0
    4dec:	00684000 	rsbeq	r4, r8, r0
    4df0:	9c010000 	stcls	0, cr0, [r1], {-0}
    4df4:	00000378 	andeq	r0, r0, r8, ror r3
    4df8:	0001100e 	andeq	r1, r1, lr
    4dfc:	15000200 	strne	r0, [r0, #-512]	; 0xfffffe00
    4e00:	0000011c 	andeq	r0, r0, ip, lsl r1
    4e04:	40005250 	andmi	r5, r0, r0, asr r2
    4e08:	0000006c 	andeq	r0, r0, ip, rrx
    4e0c:	03929c01 	orrseq	r9, r2, #256	; 0x100
    4e10:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    4e14:	03000001 	movweq	r0, #1
    4e18:	01381500 	teqeq	r8, r0, lsl #10
    4e1c:	52bc0000 	adcspl	r0, ip, #0
    4e20:	00884000 	addeq	r4, r8, r0
    4e24:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e28:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    4e2c:	00014418 	andeq	r4, r1, r8, lsl r4
    4e30:	00564f00 	subseq	r4, r6, r0, lsl #30
    4e34:	014e0e00 	cmpeq	lr, r0, lsl #28
    4e38:	00070000 	andeq	r0, r7, r0
    4e3c:	00015a15 	andeq	r5, r1, r5, lsl sl
    4e40:	00534400 	subseq	r4, r3, r0, lsl #8
    4e44:	0000c040 	andeq	ip, r0, r0, asr #32
    4e48:	eb9c0100 	bl	fe705250 <IRQ_STACK_BASE+0xba705250>
    4e4c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    4e50:	00000166 	andeq	r0, r0, r6, ror #2
    4e54:	00831006 	addeq	r1, r3, r6
    4e58:	53440000 	movtpl	r0, #16384	; 0x4000
    4e5c:	10384000 	eorsne	r4, r8, r0
    4e60:	c2010000 	andgt	r0, r1, #0
    4e64:	0010380d 	andseq	r3, r0, sp, lsl #16
    4e68:	008f0e00 	addeq	r0, pc, r0, lsl #28
    4e6c:	00370000 	eorseq	r0, r7, r0
    4e70:	cb080000 	blgt	204e78 <IRQ_STACK_SIZE+0x1fce78>
    4e74:	0100000d 	tsteq	r0, sp
    4e78:	005404cd 	subseq	r0, r4, sp, asr #9
    4e7c:	0000e040 	andeq	lr, r0, r0, asr #32
    4e80:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    4e84:	19000004 	stmdbne	r0, {r2}
    4e88:	01006e65 	tsteq	r0, r5, ror #28
    4e8c:	000041cd 	andeq	r4, r0, sp, asr #3
    4e90:	00567000 	subseq	r7, r6, r0
    4e94:	54701a00 	ldrbtpl	r1, [r0], #-2560	; 0xfffff600
    4e98:	061e4000 	ldreq	r4, [lr], -r0
    4e9c:	04290000 	strteq	r0, [r9], #-0
    4ea0:	011b0000 	tsteq	fp, r0
    4ea4:	6b080251 	blvs	2057f0 <IRQ_STACK_SIZE+0x1fd7f0>
    4ea8:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    4eac:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    4eb0:	0054b01c 	subseq	fp, r4, ip, lsl r0
    4eb4:	00063440 	andeq	r3, r6, r0, asr #8
    4eb8:	00044200 	andeq	r4, r4, r0, lsl #4
    4ebc:	51011b00 	tstpl	r1, r0, lsl #22
    4ec0:	1b6b0802 	blne	1ac6ed0 <STACK_SIZE+0x12c6ed0>
    4ec4:	30015001 	andcc	r5, r1, r1
    4ec8:	54c01c00 	strbpl	r1, [r0], #3072	; 0xc00
    4ecc:	064a4000 	strbeq	r4, [sl], -r0
    4ed0:	04600000 	strbteq	r0, [r0], #-0
    4ed4:	011b0000 	tsteq	fp, r0
    4ed8:	1b300152 	blne	c05428 <STACK_SIZE+0x405428>
    4edc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4ee0:	50011b6b 	andpl	r1, r1, fp, ror #22
    4ee4:	1c003001 	stcne	0, cr3, [r0], {1}
    4ee8:	400054cc 	andmi	r5, r0, ip, asr #9
    4eec:	00000665 	andeq	r0, r0, r5, ror #12
    4ef0:	00000479 	andeq	r0, r0, r9, ror r4
    4ef4:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    4ef8:	011b6b08 	tsteq	fp, r8, lsl #22
    4efc:	00300150 	eorseq	r0, r0, r0, asr r1
    4f00:	0054e41d 	subseq	lr, r4, sp, lsl r4
    4f04:	00067b40 	andeq	r7, r6, r0, asr #22
    4f08:	52011b00 	andpl	r1, r1, #0, 22
    4f0c:	011b3101 	tsteq	fp, r1, lsl #2
    4f10:	6b080251 	blvs	20585c <IRQ_STACK_SIZE+0x1fd85c>
    4f14:	0150011b 	cmpeq	r0, fp, lsl r1
    4f18:	08000030 	stmdaeq	r0, {r4, r5}
    4f1c:	00000ddb 	ldrdeq	r0, [r0], -fp
    4f20:	54e4e401 	strbtpl	lr, [r4], #1025	; 0x401
    4f24:	008c4000 	addeq	r4, ip, r0
    4f28:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f2c:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
    4f30:	000dfc1e 	andeq	pc, sp, lr, lsl ip	; <UNPREDICTABLE>
    4f34:	48e60100 	stmiami	r6!, {r8}^
    4f38:	aa000000 	bge	4f40 <SVC_STACK_SIZE+0xf40>
    4f3c:	00000056 	andeq	r0, r0, r6, asr r0
    4f40:	0000bb15 	andeq	fp, r0, r5, lsl fp
    4f44:	00557000 	subseq	r7, r5, r0
    4f48:	0000cc40 	andeq	ip, r0, r0, asr #24
    4f4c:	089c0100 	ldmeq	ip, {r8}
    4f50:	1f000005 	svcne	0x00000005
    4f54:	0000015a 	andeq	r0, r0, sl, asr r1
    4f58:	40005570 	andmi	r5, r0, r0, ror r5
    4f5c:	000000bc 	strheq	r0, [r0], -ip
    4f60:	20010001 	andcs	r0, r1, r1
    4f64:	40005570 	andmi	r5, r0, r0, ror r5
    4f68:	000000bc 	strheq	r0, [r0], -ip
    4f6c:	0001660f 	andeq	r6, r1, pc, lsl #12
    4f70:	00831000 	addeq	r1, r3, r0
    4f74:	55700000 	ldrbpl	r0, [r0, #-0]!
    4f78:	10584000 	subsne	r4, r8, r0
    4f7c:	c2010000 	andgt	r0, r1, #0
    4f80:	0010580d 	andseq	r5, r0, sp, lsl #16
    4f84:	008f0f00 	addeq	r0, pc, r0, lsl #30
    4f88:	00000000 	andeq	r0, r0, r0
    4f8c:	21000000 	mrscs	r0, (UNDEF: 0)
    4f90:	00000bd1 	ldrdeq	r0, [r0], -r1
    4f94:	3c010401 	cfstrscc	mvf0, [r1], {1}
    4f98:	10400056 	subne	r0, r0, r6, asr r0
    4f9c:	01000001 	tsteq	r0, r1
    4fa0:	0005679c 	muleq	r5, ip, r7
    4fa4:	65732200 	ldrbvs	r2, [r3, #-512]!	; 0xfffffe00
    4fa8:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
    4fac:	00004101 	andeq	r4, r0, r1, lsl #2
    4fb0:	0056bd00 	subseq	fp, r6, r0, lsl #26
    4fb4:	006e2200 	rsbeq	r2, lr, r0, lsl #4
    4fb8:	41010401 	tstmi	r1, r1, lsl #8
    4fbc:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    4fc0:	22000056 	andcs	r0, r0, #86	; 0x56
    4fc4:	00667562 	rsbeq	r7, r6, r2, ror #10
    4fc8:	6b010401 	blvs	45fd4 <IRQ_STACK_SIZE+0x3dfd4>
    4fcc:	16000000 	strne	r0, [r0], -r0
    4fd0:	23000057 	movwcs	r0, #87	; 0x57
    4fd4:	06010069 	streq	r0, [r1], -r9, rrx
    4fd8:	00004101 	andeq	r4, r0, r1, lsl #2
    4fdc:	0e802400 	cdpeq	4, 8, cr2, cr0, cr0, {0}
    4fe0:	07010000 	streq	r0, [r1, -r0]
    4fe4:	00056701 	andeq	r6, r5, r1, lsl #14
    4fe8:	00574200 	subseq	r4, r7, r0, lsl #4
    4fec:	04250000 	strteq	r0, [r5], #-0
    4ff0:	00000048 	andeq	r0, r0, r8, asr #32
    4ff4:	000e1b21 	andeq	r1, lr, r1, lsr #22
    4ff8:	012f0100 	teqeq	pc, r0, lsl #2
    4ffc:	4000574c 	andmi	r5, r0, ip, asr #14
    5000:	00000124 	andeq	r0, r0, r4, lsr #2
    5004:	05cc9c01 	strbeq	r9, [ip, #3073]	; 0xc01
    5008:	73220000 	teqvc	r2, #0
    500c:	01006365 	tsteq	r0, r5, ror #6
    5010:	0041012f 	subeq	r0, r1, pc, lsr #2
    5014:	57600000 	strbpl	r0, [r0, -r0]!
    5018:	6e220000 	cdpvs	0, 2, cr0, cr2, cr0, {0}
    501c:	012f0100 	teqeq	pc, r0, lsl #2
    5020:	00000041 	andeq	r0, r0, r1, asr #32
    5024:	00005781 	andeq	r5, r0, r1, lsl #15
    5028:	66756222 	ldrbtvs	r6, [r5], -r2, lsr #4
    502c:	012f0100 	teqeq	pc, r0, lsl #2
    5030:	0000006b 	andeq	r0, r0, fp, rrx
    5034:	000057b9 			; <UNDEFINED> instruction: 0x000057b9
    5038:	01006923 	tsteq	r0, r3, lsr #18
    503c:	00410131 	subeq	r0, r1, r1, lsr r1
    5040:	79240000 	stmdbvc	r4!, {}	; <UNPREDICTABLE>
    5044:	0100000e 	tsteq	r0, lr
    5048:	05670132 	strbeq	r0, [r7, #-306]!	; 0xfffffece
    504c:	57e50000 	strbpl	r0, [r5, r0]!
    5050:	26000000 	strcs	r0, [r0], -r0
    5054:	00000e3b 	andeq	r0, r0, fp, lsr lr
    5058:	05dd0701 	ldrbeq	r0, [sp, #1793]	; 0x701
    505c:	03050000 	movweq	r0, #20480	; 0x5000
    5060:	400184a0 	andmi	r8, r1, r0, lsr #9
    5064:	00003a27 	andeq	r3, r0, r7, lsr #20
    5068:	00c82800 	sbceq	r2, r8, r0, lsl #16
    506c:	1a010000 	bne	45074 <IRQ_STACK_SIZE+0x3d074>
    5070:	000005ed 	andeq	r0, r0, sp, ror #11
    5074:	00004827 	andeq	r4, r0, r7, lsr #16
    5078:	033d2800 	teqeq	sp, #0, 16
    507c:	1b010000 	blne	45084 <IRQ_STACK_SIZE+0x3d084>
    5080:	000005ed 	andeq	r0, r0, sp, ror #11
    5084:	0000b628 	andeq	fp, r0, r8, lsr #12
    5088:	ed1c0100 	ldfs	f0, [ip, #-0]
    508c:	28000005 	stmdacs	r0, {r0, r2}
    5090:	00000129 	andeq	r0, r0, r9, lsr #2
    5094:	05ed1d01 	strbeq	r1, [sp, #3329]!	; 0xd01
    5098:	68280000 	stmdavs	r8!, {}	; <UNPREDICTABLE>
    509c:	01000002 	tsteq	r0, r2
    50a0:	0005ed1e 	andeq	lr, r5, lr, lsl sp
    50a4:	073c2900 	ldreq	r2, [ip, -r0, lsl #18]!
    50a8:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    50ac:	00000634 	andeq	r0, r0, r4, lsr r6
    50b0:	0000412a 	andeq	r4, r0, sl, lsr #2
    50b4:	00412a00 	subeq	r2, r1, r0, lsl #20
    50b8:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    50bc:	0000015a 	andeq	r0, r0, sl, asr r1
    50c0:	064a4c02 	strbeq	r4, [sl], -r2, lsl #24
    50c4:	412a0000 	teqmi	sl, r0
    50c8:	2a000000 	bcs	50d0 <SVC_STACK_SIZE+0x10d0>
    50cc:	00000041 	andeq	r0, r0, r1, asr #32
    50d0:	07182900 	ldreq	r2, [r8, -r0, lsl #18]
    50d4:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
    50d8:	00000665 	andeq	r0, r0, r5, ror #12
    50dc:	0000412a 	andeq	r4, r0, sl, lsr #2
    50e0:	00412a00 	subeq	r2, r1, r0, lsl #20
    50e4:	412a0000 	teqmi	sl, r0
    50e8:	00000000 	andeq	r0, r0, r0
    50ec:	00078a29 	andeq	r8, r7, r9, lsr #20
    50f0:	7b470200 	blvc	11c58f8 <STACK_SIZE+0x9c58f8>
    50f4:	2a000006 	bcs	5114 <SVC_STACK_SIZE+0x1114>
    50f8:	00000041 	andeq	r0, r0, r1, asr #32
    50fc:	0000412a 	andeq	r4, r0, sl, lsr #2
    5100:	522b0000 	eorpl	r0, fp, #0
    5104:	02000007 	andeq	r0, r0, #7
    5108:	00412a4b 	subeq	r2, r1, fp, asr #20
    510c:	412a0000 	teqmi	sl, r0
    5110:	2a000000 	bcs	5118 <SVC_STACK_SIZE+0x1118>
    5114:	00000041 	andeq	r0, r0, r1, asr #32
    5118:	01980000 	orrseq	r0, r8, r0
    511c:	00040000 	andeq	r0, r4, r0
    5120:	000011fc 	strdeq	r1, [r0], -ip
    5124:	01a60104 			; <UNDEFINED> instruction: 0x01a60104
    5128:	b7010000 	strlt	r0, [r1, -r0]
    512c:	8d00000e 	stchi	0, cr0, [r0, #-56]	; 0xffffffc8
    5130:	70000002 	andvc	r0, r0, r2
    5134:	3c400058 	mcrrcc	0, 5, r0, r0, cr8
    5138:	76000001 	strvc	r0, [r0], -r1
    513c:	02000013 	andeq	r0, r0, #19
    5140:	00e70601 	rsceq	r0, r7, r1, lsl #12
    5144:	01020000 	mrseq	r0, (UNDEF: 2)
    5148:	0000e508 	andeq	lr, r0, r8, lsl #10
    514c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    5150:	000002e8 	andeq	r0, r0, r8, ror #5
    5154:	61070202 	tstvs	r7, r2, lsl #4
    5158:	03000000 	movweq	r0, #0
    515c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    5160:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    5164:	00018d07 	andeq	r8, r1, r7, lsl #26
    5168:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    516c:	00000273 	andeq	r0, r0, r3, ror r2
    5170:	83070802 	movwhi	r0, #30722	; 0x7802
    5174:	02000001 	andeq	r0, r0, #1
    5178:	02780504 	rsbseq	r0, r8, #4, 10	; 0x1000000
    517c:	04020000 	streq	r0, [r2], #-0
    5180:	00025f07 	andeq	r5, r2, r7, lsl #30
    5184:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5188:	00000188 	andeq	r0, r0, r8, lsl #3
    518c:	ee080102 	adfe	f0, f0, f2
    5190:	04000000 	streq	r0, [r0], #-0
    5194:	00000eaa 	andeq	r0, r0, sl, lsr #29
    5198:	58700301 	ldmdapl	r0!, {r0, r8, r9}^
    519c:	00844000 	addeq	r4, r4, r0
    51a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    51a4:	0000009e 	muleq	r0, lr, r0
    51a8:	000ea405 	andeq	sl, lr, r5, lsl #8
    51ac:	41030100 	mrsmi	r0, (UNDEF: 19)
    51b0:	1b000000 	blne	51b8 <SVC_STACK_SIZE+0x11b8>
    51b4:	00000058 	andeq	r0, r0, r8, asr r0
    51b8:	000be804 	andeq	lr, fp, r4, lsl #16
    51bc:	f4120100 			; <UNDEFINED> instruction: 0xf4120100
    51c0:	b8400058 	stmdalt	r0, {r3, r4, r6}^
    51c4:	01000000 	mrseq	r0, (UNDEF: 0)
    51c8:	00013d9c 	muleq	r1, ip, sp
    51cc:	6e650600 	cdpvs	6, 6, cr0, cr5, cr0, {0}
    51d0:	41120100 	tstmi	r2, r0, lsl #2
    51d4:	3c000000 	stccc	0, cr0, [r0], {-0}
    51d8:	05000058 	streq	r0, [r0, #-88]	; 0xffffffa8
    51dc:	00000ea4 	andeq	r0, r0, r4, lsr #29
    51e0:	00411201 	subeq	r1, r1, r1, lsl #4
    51e4:	58760000 	ldmdapl	r6!, {}^	; <UNPREDICTABLE>
    51e8:	18070000 	stmdane	r7, {}	; <UNPREDICTABLE>
    51ec:	3d400059 	stclcc	0, cr0, [r0, #-356]	; 0xfffffe9c
    51f0:	eb000001 	bl	51fc <SVC_STACK_SIZE+0x11fc>
    51f4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    51f8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    51fc:	50010845 	andpl	r0, r1, r5, asr #16
    5200:	5001f303 	andpl	pc, r1, r3, lsl #6
    5204:	59880900 	stmibpl	r8, {r8, fp}
    5208:	01534000 	cmpeq	r3, r0
    520c:	01090000 	mrseq	r0, (UNDEF: 9)
    5210:	01080000 	mrseq	r0, (UNDEF: 8)
    5214:	08300152 	ldmdaeq	r0!, {r1, r4, r6, r8}
    5218:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    521c:	50010845 	andpl	r0, r1, r5, asr #16
    5220:	09003001 	stmdbeq	r0, {r0, ip, sp}
    5224:	40005994 	mulmi	r0, r4, r9
    5228:	0000016e 	andeq	r0, r0, lr, ror #2
    522c:	00000122 	andeq	r0, r0, r2, lsr #2
    5230:	02510108 	subseq	r0, r1, #8, 2
    5234:	01084508 	tsteq	r8, r8, lsl #10
    5238:	00300150 	eorseq	r0, r0, r0, asr r1
    523c:	0059ac0a 	subseq	sl, r9, sl, lsl #24
    5240:	00018440 	andeq	r8, r1, r0, asr #8
    5244:	52010800 	andpl	r0, r1, #0, 16
    5248:	01083101 	tsteq	r8, r1, lsl #2
    524c:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    5250:	01500108 	cmpeq	r0, r8, lsl #2
    5254:	0b000030 	bleq	531c <SVC_STACK_SIZE+0x131c>
    5258:	0000073c 	andeq	r0, r0, ip, lsr r7
    525c:	01534802 	cmpeq	r3, r2, lsl #16
    5260:	410c0000 	mrsmi	r0, (UNDEF: 12)
    5264:	0c000000 	stceq	0, cr0, [r0], {-0}
    5268:	00000041 	andeq	r0, r0, r1, asr #32
    526c:	07180b00 	ldreq	r0, [r8, -r0, lsl #22]
    5270:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
    5274:	0000016e 	andeq	r0, r0, lr, ror #2
    5278:	0000410c 	andeq	r4, r0, ip, lsl #2
    527c:	00410c00 	subeq	r0, r1, r0, lsl #24
    5280:	410c0000 	mrsmi	r0, (UNDEF: 12)
    5284:	00000000 	andeq	r0, r0, r0
    5288:	00078a0b 	andeq	r8, r7, fp, lsl #20
    528c:	84470200 	strbhi	r0, [r7], #-512	; 0xfffffe00
    5290:	0c000001 	stceq	0, cr0, [r0], {1}
    5294:	00000041 	andeq	r0, r0, r1, asr #32
    5298:	0000410c 	andeq	r4, r0, ip, lsl #2
    529c:	520d0000 	andpl	r0, sp, #0
    52a0:	02000007 	andeq	r0, r0, #7
    52a4:	00410c4b 	subeq	r0, r1, fp, asr #24
    52a8:	410c0000 	mrsmi	r0, (UNDEF: 12)
    52ac:	0c000000 	stceq	0, cr0, [r0], {-0}
    52b0:	00000041 	andeq	r0, r0, r1, asr #32
    52b4:	05dd0000 	ldrbeq	r0, [sp]
    52b8:	00040000 	andeq	r0, r4, r0
    52bc:	000012c0 	andeq	r1, r0, r0, asr #5
    52c0:	01a60104 			; <UNDEFINED> instruction: 0x01a60104
    52c4:	e7010000 	str	r0, [r1, -r0]
    52c8:	8d00000e 	stchi	0, cr0, [r0, #-56]	; 0xffffffc8
    52cc:	b0000002 	andlt	r0, r0, r2
    52d0:	2c400059 	mcrrcs	0, 5, r0, r0, cr9
    52d4:	f4000006 	vst4.8	{d0-d3}, [r0], r6
    52d8:	02000013 	andeq	r0, r0, #19
    52dc:	0b0e0408 	bleq	386304 <IRQ_STACK_SIZE+0x37e304>
    52e0:	01020000 	mrseq	r0, (UNDEF: 2)
    52e4:	0000e706 	andeq	lr, r0, r6, lsl #14
    52e8:	08010200 	stmdaeq	r1, {r9}
    52ec:	000000e5 	andeq	r0, r0, r5, ror #1
    52f0:	e8050202 	stmda	r5, {r1, r9}
    52f4:	02000002 	andeq	r0, r0, #2
    52f8:	00610702 	rsbeq	r0, r1, r2, lsl #14
    52fc:	04030000 	streq	r0, [r3], #-0
    5300:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    5304:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5308:	0000018d 	andeq	r0, r0, sp, lsl #3
    530c:	73050802 	movwvc	r0, #22530	; 0x5802
    5310:	02000002 	andeq	r0, r0, #2
    5314:	01830708 	orreq	r0, r3, r8, lsl #14
    5318:	04020000 	streq	r0, [r2], #-0
    531c:	00027805 	andeq	r7, r2, r5, lsl #16
    5320:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5324:	0000025f 	andeq	r0, r0, pc, asr r2
    5328:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    532c:	00018807 	andeq	r8, r1, r7, lsl #16
    5330:	81040500 	tsthi	r4, r0, lsl #10
    5334:	02000000 	andeq	r0, r0, #0
    5338:	00ee0801 	rsceq	r0, lr, r1, lsl #16
    533c:	04050000 	streq	r0, [r5], #-0
    5340:	0000008e 	andeq	r0, r0, lr, lsl #1
    5344:	00008106 	andeq	r8, r0, r6, lsl #2
    5348:	0c210700 	stceq	7, cr0, [r1], #-0
    534c:	d4020000 	strle	r0, [r2], #-0
    5350:	0000004f 	andeq	r0, r0, pc, asr #32
    5354:	00094b07 	andeq	r4, r9, r7, lsl #22
    5358:	a9280300 	stmdbge	r8!, {r8, r9}
    535c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5360:	00000a67 	andeq	r0, r0, r7, ror #20
    5364:	c0000804 	andgt	r0, r0, r4, lsl #16
    5368:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    536c:	000009da 	ldrdeq	r0, [r0], -sl
    5370:	00000072 	andeq	r0, r0, r2, ror r0
    5374:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
    5378:	0300000a 	movweq	r0, #10
    537c:	00009e62 	andeq	r9, r0, r2, ror #28
    5380:	0f000a00 	svceq	0x00000a00
    5384:	17010000 	strne	r0, [r1, -r0]
    5388:	0000e301 	andeq	lr, r0, r1, lsl #6
    538c:	09c30b00 	stmibeq	r3, {r8, r9, fp}^
    5390:	17010000 	strne	r0, [r1, -r0]
    5394:	00000081 	andeq	r0, r0, r1, lsl #1
    5398:	0f4a0c00 	svceq	0x004a0c00
    539c:	32010000 	andcc	r0, r1, #0
    53a0:	00000081 	andeq	r0, r0, r1, lsl #1
    53a4:	0baf0d01 	bleq	febc87b0 <IRQ_STACK_BASE+0xbabc87b0>
    53a8:	03010000 	movweq	r0, #4096	; 0x1000
    53ac:	400059b0 			; <UNDEFINED> instruction: 0x400059b0
    53b0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    53b4:	01319c01 	teqeq	r1, r1, lsl #24
    53b8:	250e0000 	strcs	r0, [lr, #-0]
    53bc:	0100000f 	tsteq	r0, pc
    53c0:	00004803 	andeq	r4, r0, r3, lsl #16
    53c4:	0058b000 	subseq	fp, r8, r0
    53c8:	0ebf0f00 	cdpeq	15, 11, cr0, cr15, cr0, {0}
    53cc:	05010000 	streq	r0, [r1, #-0]
    53d0:	00000025 	andeq	r0, r0, r5, lsr #32
    53d4:	000058d1 	ldrdeq	r5, [r0], -r1
    53d8:	000f2a10 	andeq	r2, pc, r0, lsl sl	; <UNPREDICTABLE>
    53dc:	31060100 	mrscc	r0, (UNDEF: 22)
    53e0:	02000001 	andeq	r0, r0, #1
    53e4:	11007491 			; <UNDEFINED> instruction: 0x11007491
    53e8:	0000004f 	andeq	r0, r0, pc, asr #32
    53ec:	0000cb12 	andeq	ip, r0, r2, lsl fp
    53f0:	005a8000 	subseq	r8, sl, r0
    53f4:	00005440 	andeq	r5, r0, r0, asr #8
    53f8:	519c0100 	orrspl	r0, ip, r0, lsl #2
    53fc:	13000001 	movwne	r0, #1
    5400:	000000d7 	ldrdeq	r0, [r0], -r7
    5404:	0a005001 	beq	19410 <IRQ_STACK_SIZE+0x11410>
    5408:	00000ed5 	ldrdeq	r0, [r0], -r5
    540c:	68012201 	stmdavs	r1, {r0, r9, sp}
    5410:	14000001 	strne	r0, [r0], #-1
    5414:	01007470 	tsteq	r0, r0, ror r4
    5418:	00008822 	andeq	r8, r0, r2, lsr #16
    541c:	51120000 	tstpl	r2, r0
    5420:	d4000001 	strle	r0, [r0], #-1
    5424:	6c40005a 	mcrrvs	0, 5, r0, r0, cr10
    5428:	01000000 	mrseq	r0, (UNDEF: 0)
    542c:	00019e9c 	muleq	r1, ip, lr
    5430:	015d1500 	cmpeq	sp, r0, lsl #10
    5434:	590b0000 	stmdbpl	fp, {}	; <UNPREDICTABLE>
    5438:	cb160000 	blgt	585440 <IRQ_STACK_SIZE+0x57d440>
    543c:	e4000000 	str	r0, [r0], #-0
    5440:	7840005a 	stmdavc	r0, {r1, r3, r4, r6}^
    5444:	01000010 	tsteq	r0, r0, lsl r0
    5448:	00d71524 	sbcseq	r1, r7, r4, lsr #10
    544c:	59430000 	stmdbpl	r3, {}^	; <UNPREDICTABLE>
    5450:	00000000 	andeq	r0, r0, r0
    5454:	0003270d 	andeq	r2, r3, sp, lsl #14
    5458:	40270100 	eormi	r0, r7, r0, lsl #2
    545c:	9840005b 	stmdals	r0, {r0, r1, r3, r4, r6}^
    5460:	01000000 	mrseq	r0, (UNDEF: 0)
    5464:	0002349c 	muleq	r2, ip, r4
    5468:	6d661700 	stclvs	7, cr1, [r6, #-0]
    546c:	27010074 	smlsdxcs	r1, r4, r0, r0
    5470:	00000088 	andeq	r0, r0, r8, lsl #1
    5474:	18709102 	ldmdane	r0!, {r1, r8, ip, pc}^
    5478:	00706119 	rsbseq	r6, r0, r9, lsl r1
    547c:	00c02901 	sbceq	r2, r0, r1, lsl #18
    5480:	91030000 	mrsls	r0, (UNDEF: 3)
    5484:	a5107dd4 	ldrge	r7, [r0, #-3540]	; 0xfffff22c
    5488:	01000009 	tsteq	r0, r9
    548c:	0002342a 	andeq	r3, r2, sl, lsr #8
    5490:	d8910300 	ldmle	r1, {r8, r9}
    5494:	01511a7d 	cmpeq	r1, sp, ror sl
    5498:	5b6c0000 	blpl	1b054a0 <STACK_SIZE+0x13054a0>
    549c:	10904000 	addsne	r4, r0, r0
    54a0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    54a4:	00000215 	andeq	r0, r0, r5, lsl r2
    54a8:	00015d15 	andeq	r5, r1, r5, lsl sp
    54ac:	00596f00 	subseq	r6, r9, r0, lsl #30
    54b0:	00cb1600 	sbceq	r1, fp, r0, lsl #12
    54b4:	5b780000 	blpl	1e054bc <STACK_SIZE+0x16054bc>
    54b8:	10a84000 	adcne	r4, r8, r0
    54bc:	24010000 	strcs	r0, [r1], #-0
    54c0:	0000d715 	andeq	sp, r0, r5, lsl r7
    54c4:	0059b500 	subseq	fp, r9, r0, lsl #10
    54c8:	1b000000 	blne	54d0 <SVC_STACK_SIZE+0x14d0>
    54cc:	40005b6c 	andmi	r5, r0, ip, ror #22
    54d0:	00000523 	andeq	r0, r0, r3, lsr #10
    54d4:	0252011c 	subseq	r0, r2, #28, 2
    54d8:	011c7491 			; <UNDEFINED> instruction: 0x011c7491
    54dc:	70910351 	addsvc	r0, r1, r1, asr r3
    54e0:	50011c06 	andpl	r1, r1, r6, lsl #24
    54e4:	7dd89103 	ldfvcp	f1, [r8, #12]
    54e8:	811d0000 	tsthi	sp, r0
    54ec:	44000000 	strmi	r0, [r0], #-0
    54f0:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    54f4:	0000006b 	andeq	r0, r0, fp, rrx
    54f8:	e31f00ff 	tst	pc, #255	; 0xff
    54fc:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    5500:	2840005b 	stmdacs	r0, {r0, r1, r3, r4, r6}^
    5504:	01000000 	mrseq	r0, (UNDEF: 0)
    5508:	0eee209c 	mcreq	0, 7, r2, cr14, cr12, {4}
    550c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    5510:	00000081 	andeq	r0, r0, r1, lsl #1
    5514:	40005c00 	andmi	r5, r0, r0, lsl #24
    5518:	0000001c 	andeq	r0, r0, ip, lsl r0
    551c:	610d9c01 	tstvs	sp, r1, lsl #24
    5520:	0100000f 	tsteq	r0, pc
    5524:	005c1c3e 	subseq	r1, ip, lr, lsr ip
    5528:	0000cc40 	andeq	ip, r0, r0, asr #24
    552c:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
    5530:	21000003 	tstcs	r0, r3
    5534:	01007872 	tsteq	r0, r2, ror r8
    5538:	0000483e 	andeq	r4, r0, lr, lsr r8
    553c:	0059e100 	subseq	lr, r9, r0, lsl #2
    5540:	78742100 	ldmdavc	r4!, {r8, sp}^
    5544:	483e0100 	ldmdami	lr!, {r8}
    5548:	0d000000 	stceq	0, cr0, [r0, #-0]
    554c:	2100005a 	qaddcs	r0, sl, r0
    5550:	00727265 	rsbseq	r7, r2, r5, ror #4
    5554:	00483e01 	subeq	r3, r8, r1, lsl #28
    5558:	5a520000 	bpl	1485560 <STACK_SIZE+0xc85560>
    555c:	60220000 	eorvs	r0, r2, r0
    5560:	4240005c 	submi	r0, r0, #92	; 0x5c
    5564:	c1000005 	tstgt	r0, r5
    5568:	1c000002 	stcne	0, cr0, [r0], {2}
    556c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5570:	50011c55 	andpl	r1, r1, r5, asr ip
    5574:	23003001 	movwcs	r3, #1
    5578:	40005cb4 			; <UNDEFINED> instruction: 0x40005cb4
    557c:	00000558 	andeq	r0, r0, r8, asr r5
    5580:	000002e4 	andeq	r0, r0, r4, ror #5
    5584:	0251011c 	subseq	r0, r1, #28, 2
    5588:	011c5508 	tsteq	ip, r8, lsl #10
    558c:	01f30b50 	mvnseq	r0, r0, asr fp
    5590:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    5594:	5101f321 	tstpl	r1, r1, lsr #6
    5598:	c4220021 	strtgt	r0, [r2], #-33	; 0xffffffdf
    559c:	6e40005c 	mcrvs	0, 2, r0, cr0, cr12, {2}
    55a0:	02000005 	andeq	r0, r0, #5
    55a4:	1c000003 	stcne	0, cr0, [r0], {3}
    55a8:	30015201 	andcc	r5, r1, r1, lsl #4
    55ac:	0251011c 	subseq	r0, r1, #28, 2
    55b0:	011c5508 	tsteq	ip, r8, lsl #10
    55b4:	00300150 	eorseq	r0, r0, r0, asr r1
    55b8:	005cd022 	subseq	sp, ip, r2, lsr #32
    55bc:	00058940 	andeq	r8, r5, r0, asr #18
    55c0:	00031b00 	andeq	r1, r3, r0, lsl #22
    55c4:	51011c00 	tstpl	r1, r0, lsl #24
    55c8:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    55cc:	30015001 	andcc	r5, r1, r1
    55d0:	5ce82400 	cfstrdpl	mvd2, [r8]
    55d4:	059f4000 	ldreq	r4, [pc]	; 55dc <SVC_STACK_SIZE+0x15dc>
    55d8:	011c0000 	tsteq	ip, r0
    55dc:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
    55e0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    55e4:	50011c55 	andpl	r1, r1, r5, asr ip
    55e8:	00003001 	andeq	r3, r0, r1
    55ec:	000f720a 	andeq	r7, pc, sl, lsl #4
    55f0:	01520100 	cmpeq	r2, r0, lsl #2
    55f4:	00000362 	andeq	r0, r0, r2, ror #6
    55f8:	0009a50b 	andeq	sl, r9, fp, lsl #10
    55fc:	7b520100 	blvc	1485a04 <STACK_SIZE+0xc85a04>
    5600:	25000000 	strcs	r0, [r0, #-0]
    5604:	00000f59 	andeq	r0, r0, r9, asr pc
    5608:	007b5401 	rsbseq	r5, fp, r1, lsl #8
    560c:	63260000 	teqvs	r6, #0
    5610:	81550100 	cmphi	r5, r0, lsl #2
    5614:	00000000 	andeq	r0, r0, r0
    5618:	00033612 	andeq	r3, r3, r2, lsl r6
    561c:	005ce800 	subseq	lr, ip, r0, lsl #16
    5620:	0000f840 	andeq	pc, r0, r0, asr #16
    5624:	e29c0100 	adds	r0, ip, #0, 2
    5628:	15000003 	strne	r0, [r0, #-3]
    562c:	00000342 	andeq	r0, r0, r2, asr #6
    5630:	00005a7e 	andeq	r5, r0, lr, ror sl
    5634:	00034d27 	andeq	r4, r3, r7, lsr #26
    5638:	005ab400 	subseq	fp, sl, r0, lsl #8
    563c:	03582800 	cmpeq	r8, #0, 16
    5640:	e3290000 	teq	r9, #0
    5644:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    5648:	c040005c 	subgt	r0, r0, ip, asr r0
    564c:	01000010 	tsteq	r0, r0, lsl r0
    5650:	00cb1a56 	sbceq	r1, fp, r6, asr sl
    5654:	5d040000 	stcpl	0, cr0, [r4, #-0]
    5658:	10e04000 	rscne	r4, r0, r0
    565c:	63010000 	movwvs	r0, #4096	; 0x1000
    5660:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
    5664:	0000d72a 	andeq	sp, r0, sl, lsr #14
    5668:	cb2b0000 	blgt	ac5670 <STACK_SIZE+0x2c5670>
    566c:	a0000000 	andge	r0, r0, r0
    5670:	4040005d 	submi	r0, r0, sp, asr r0
    5674:	01000000 	mrseq	r0, (UNDEF: 0)
    5678:	0003ce67 	andeq	ip, r3, r7, ror #28
    567c:	00d72c00 	sbcseq	r2, r7, r0, lsl #24
    5680:	000a0000 	andeq	r0, sl, r0
    5684:	005d941b 	subseq	r9, sp, fp, lsl r4
    5688:	00019e40 	andeq	r9, r1, r0, asr #28
    568c:	50011c00 	andpl	r1, r1, r0, lsl #24
    5690:	77a40305 	strvc	r0, [r4, r5, lsl #6]!
    5694:	00004001 	andeq	r4, r0, r1
    5698:	000ec52d 	andeq	ip, lr, sp, lsr #10
    569c:	486a0100 	stmdami	sl!, {r8}^
    56a0:	e0000000 	and	r0, r0, r0
    56a4:	fc40005d 	mcrr2	0, 5, r0, r0, cr13
    56a8:	01000001 	tsteq	r0, r1
    56ac:	0005089c 	muleq	r5, ip, r8
    56b0:	74731900 	ldrbtvc	r1, [r3], #-2304	; 0xfffff700
    56b4:	6c010072 	stcvs	0, cr0, [r1], {114}	; 0x72
    56b8:	00000508 	andeq	r0, r0, r8, lsl #10
    56bc:	0f409102 	svceq	0x00409102
    56c0:	000009a5 	andeq	r0, r0, r5, lsr #19
    56c4:	007b6d01 	rsbseq	r6, fp, r1, lsl #26
    56c8:	5ad20000 	bpl	ff4856d0 <IRQ_STACK_BASE+0xbb4856d0>
    56cc:	400f0000 	andmi	r0, pc, r0
    56d0:	0100000f 	tsteq	r0, pc
    56d4:	0000486e 	andeq	r4, r0, lr, ror #16
    56d8:	005b0a00 	subseq	r0, fp, r0, lsl #20
    56dc:	0f3a0f00 	svceq	0x003a0f00
    56e0:	6f010000 	svcvs	0x00010000
    56e4:	00000048 	andeq	r0, r0, r8, asr #32
    56e8:	00005b57 	andeq	r5, r0, r7, asr fp
    56ec:	000f820f 	andeq	r8, pc, pc, lsl #4
    56f0:	48700100 	ldmdami	r0!, {r8}^
    56f4:	82000000 	andhi	r0, r0, #0
    56f8:	0f00005b 	svceq	0x0000005b
    56fc:	00000f30 	andeq	r0, r0, r0, lsr pc
    5700:	00487101 	subeq	r7, r8, r1, lsl #2
    5704:	5bcf0000 	blpl	ff3c570c <IRQ_STACK_BASE+0xbb3c570c>
    5708:	692e0000 	stmdbvs	lr!, {}	; <UNPREDICTABLE>
    570c:	48720100 	ldmdami	r2!, {r8}^
    5710:	03000000 	movweq	r0, #0
    5714:	1a00005c 	bne	588c <SVC_STACK_SIZE+0x188c>
    5718:	00000336 	andeq	r0, r0, r6, lsr r3
    571c:	40005df0 	strdmi	r5, [r0], -r0
    5720:	00001100 	andeq	r1, r0, r0, lsl #2
    5724:	04e37401 	strbteq	r7, [r3], #1025	; 0x401
    5728:	42150000 	andsmi	r0, r5, #0
    572c:	22000003 	andcs	r0, r0, #3
    5730:	2f00005c 	svccs	0x0000005c
    5734:	00001100 	andeq	r1, r0, r0, lsl #2
    5738:	00034d28 	andeq	r4, r3, r8, lsr #26
    573c:	03582800 	cmpeq	r8, #0, 16
    5740:	e3290000 	teq	r9, #0
    5744:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    5748:	1840005d 	stmdane	r0, {r0, r2, r3, r4, r6}^
    574c:	01000011 	tsteq	r0, r1, lsl r0
    5750:	00cb1a56 	sbceq	r1, fp, r6, asr sl
    5754:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    5758:	11384000 	teqne	r8, r0
    575c:	63010000 	movwvs	r0, #4096	; 0x1000
    5760:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    5764:	0000d72a 	andeq	sp, r0, sl, lsr #14
    5768:	cb2b0000 	blgt	ac5770 <STACK_SIZE+0x2c5770>
    576c:	9c000000 	stcls	0, cr0, [r0], {-0}
    5770:	3c40005e 	mcrrcc	0, 5, r0, r0, cr14
    5774:	01000000 	mrseq	r0, (UNDEF: 0)
    5778:	0004ce67 	andeq	ip, r4, r7, ror #28
    577c:	00d72c00 	sbcseq	r2, r7, r0, lsl #24
    5780:	000a0000 	andeq	r0, sl, r0
    5784:	005e901b 	subseq	r9, lr, fp, lsl r0
    5788:	00019e40 	andeq	r9, r1, r0, asr #28
    578c:	50011c00 	andpl	r1, r1, r0, lsl #24
    5790:	77a40305 	strvc	r0, [r4, r5, lsl #6]!
    5794:	00004001 	andeq	r4, r0, r1
    5798:	5f042200 	svcpl	0x00042200
    579c:	05ba4000 	ldreq	r4, [sl, #0]!
    57a0:	04f70000 	ldrbteq	r0, [r7], #0
    57a4:	011c0000 	tsteq	ip, r0
    57a8:	00760250 	rsbseq	r0, r6, r0, asr r2
    57ac:	5fa81b00 	svcpl	0x00a81b00
    57b0:	05cf4000 	strbeq	r4, [pc]	; 57b8 <SVC_STACK_SIZE+0x17b8>
    57b4:	011c0000 	tsteq	ip, r0
    57b8:	00760250 	rsbseq	r0, r6, r0, asr r2
    57bc:	811d0000 	tsthi	sp, r0
    57c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    57c4:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    57c8:	0000006b 	andeq	r0, r0, fp, rrx
    57cc:	1730001d 			; <UNDEFINED> instruction: 0x1730001d
    57d0:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
    57d4:	00008855 	andeq	r8, r0, r5, asr r8
    57d8:	08b33100 	ldmeq	r3!, {r8, ip, sp}
    57dc:	dc050000 	stcle	0, cr0, [r5], {-0}
    57e0:	00000048 	andeq	r0, r0, r8, asr #32
    57e4:	00000542 	andeq	r0, r0, r2, asr #10
    57e8:	00007b32 	andeq	r7, r0, r2, lsr fp
    57ec:	00883200 	addeq	r3, r8, r0, lsl #4
    57f0:	9e320000 	cdpls	0, 3, cr0, cr2, cr0, {0}
    57f4:	00000000 	andeq	r0, r0, r0
    57f8:	00015a33 	andeq	r5, r1, r3, lsr sl
    57fc:	584c0400 	stmdapl	ip, {sl}^
    5800:	32000005 	andcc	r0, r0, #5
    5804:	00000048 	andeq	r0, r0, r8, asr #32
    5808:	00004832 	andeq	r4, r0, r2, lsr r8
    580c:	3c330000 	ldccc	0, cr0, [r3], #-0
    5810:	04000007 	streq	r0, [r0], #-7
    5814:	00056e48 	andeq	r6, r5, r8, asr #28
    5818:	00483200 	subeq	r3, r8, r0, lsl #4
    581c:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5820:	00000000 	andeq	r0, r0, r0
    5824:	00071833 	andeq	r1, r7, r3, lsr r8
    5828:	89490400 	stmdbhi	r9, {sl}^
    582c:	32000005 	andcc	r0, r0, #5
    5830:	00000048 	andeq	r0, r0, r8, asr #32
    5834:	00004832 	andeq	r4, r0, r2, lsr r8
    5838:	00483200 	subeq	r3, r8, r0, lsl #4
    583c:	33000000 	movwcc	r0, #0
    5840:	0000078a 	andeq	r0, r0, sl, lsl #15
    5844:	059f4704 	ldreq	r4, [pc, #1796]	; 5f50 <SVC_STACK_SIZE+0x1f50>
    5848:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    584c:	32000000 	andcc	r0, r0, #0
    5850:	00000048 	andeq	r0, r0, r8, asr #32
    5854:	07523300 	ldrbeq	r3, [r2, -r0, lsl #6]
    5858:	4b040000 	blmi	105860 <IRQ_STACK_SIZE+0xfd860>
    585c:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    5860:	00004832 	andeq	r4, r0, r2, lsr r8
    5864:	00483200 	subeq	r3, r8, r0, lsl #4
    5868:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    586c:	00000000 	andeq	r0, r0, r0
    5870:	000f1031 	andeq	r1, pc, r1, lsr r0	; <UNPREDICTABLE>
    5874:	93210600 	teqls	r1, #0, 12
    5878:	cf000000 	svcgt	0x00000000
    587c:	32000005 	andcc	r0, r0, #5
    5880:	00000088 	andeq	r0, r0, r8, lsl #1
    5884:	0f453400 	svceq	0x00453400
    5888:	4c070000 	stcmi	0, cr0, [r7], {-0}
    588c:	00000048 	andeq	r0, r0, r8, asr #32
    5890:	00008832 	andeq	r8, r0, r2, lsr r8
    5894:	7d000000 	stcvc	0, cr0, [r0, #-0]
    5898:	02000000 	andeq	r0, r0, #0
    589c:	00158b00 	andseq	r8, r5, r0, lsl #22
    58a0:	7c010400 	cfstrsvc	mvf0, [r1], {-0}
    58a4:	e0000016 	and	r0, r0, r6, lsl r0
    58a8:	fc40005f 	mcrr2	0, 5, r0, r0, cr15
    58ac:	61400060 	cmpvs	r0, r0, rrx
    58b0:	665f6d73 			; <UNDEFINED> instruction: 0x665f6d73
    58b4:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
    58b8:	2e6e6f69 	cdpcs	15, 6, cr6, cr14, cr9, {3}
    58bc:	3a430073 	bcc	10c5a90 <STACK_SIZE+0x8c5a90>
    58c0:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    58c4:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
    58c8:	41544e45 	cmpmi	r4, r5, asr #28
    58cc:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
    58d0:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
    58d4:	706f746b 	rsbvc	r7, pc, fp, ror #8
    58d8:	6f6f625c 	svcvs	0x006f625c
    58dc:	6d616374 	stclvs	3, cr6, [r1, #-464]!	; 0xfffffe30
    58e0:	736f2070 	cmnvc	pc, #112	; 0x70
    58e4:	5f474c5c 	svcpl	0x00474c5c
    58e8:	425f5753 	subsmi	r5, pc, #21757952	; 0x14c0000
    58ec:	63746f6f 	cmnvs	r4, #444	; 0x1bc
    58f0:	5f706d61 	svcpl	0x00706d61
    58f4:	305c534f 	subscc	r5, ip, pc, asr #6
    58f8:	4f2e3230 	svcmi	0x002e3230
    58fc:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
    5900:	616c706d 	cmnvs	ip, sp, rrx
    5904:	47006574 	smlsdxmi	r0, r4, r5, r6
    5908:	4120554e 	teqmi	r0, lr, asr #10
    590c:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    5910:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    5914:	80010032 	andhi	r0, r1, r2, lsr r0
    5918:	00000076 	andeq	r0, r0, r6, ror r0
    591c:	159f0002 	ldrne	r0, [pc, #2]	; 5926 <SVC_STACK_SIZE+0x1926>
    5920:	01040000 	mrseq	r0, (UNDEF: 4)
    5924:	00001718 	andeq	r1, r0, r8, lsl r7
    5928:	400060fc 	strdmi	r6, [r0], -ip
    592c:	4000663c 	andmi	r6, r0, ip, lsr r6
    5930:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
    5934:	00732e61 	rsbseq	r2, r3, r1, ror #28
    5938:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
    593c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    5940:	4e45525c 	mcrmi	2, 2, r5, cr5, cr12, {2}
    5944:	484c4154 	stmdami	ip, {r2, r4, r6, r8, lr}^
    5948:	445c4255 	ldrbmi	r4, [ip], #-597	; 0xfffffdab
    594c:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
    5950:	625c706f 	subsvs	r7, ip, #111	; 0x6f
    5954:	63746f6f 	cmnvs	r4, #444	; 0x1bc
    5958:	20706d61 	rsbscs	r6, r0, r1, ror #26
    595c:	4c5c736f 	mrrcmi	3, 6, r7, ip, cr15
    5960:	57535f47 	ldrbpl	r5, [r3, -r7, asr #30]
    5964:	6f6f425f 	svcvs	0x006f425f
    5968:	6d616374 	stclvs	3, cr6, [r1, #-464]!	; 0xfffffe30
    596c:	534f5f70 	movtpl	r5, #65392	; 0xff70
    5970:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    5974:	5f534f2e 	svcpl	0x00534f2e
    5978:	706d6554 	rsbvc	r6, sp, r4, asr r5
    597c:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    5980:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    5984:	20534120 	subscs	r4, r3, r0, lsr #2
    5988:	33322e32 	teqcc	r2, #800	; 0x320
    598c:	0032352e 	eorseq	r3, r2, lr, lsr #10
    5990:	00758001 	rsbseq	r8, r5, r1
    5994:	00020000 	andeq	r0, r2, r0
    5998:	000015b3 			; <UNDEFINED> instruction: 0x000015b3
    599c:	18a20104 	stmiane	r2!, {r2, r8}
    59a0:	00000000 	andeq	r0, r0, r0
    59a4:	01ac4000 			; <UNDEFINED> instruction: 0x01ac4000
    59a8:	72634000 	rsbvc	r4, r3, #0
    59ac:	732e3074 	teqvc	lr, #116	; 0x74
    59b0:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    59b4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    59b8:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
    59bc:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
    59c0:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
    59c4:	6b736544 	blvs	1cdeedc <STACK_SIZE+0x14deedc>
    59c8:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    59cc:	746f6f62 	strbtvc	r6, [pc], #-3938	; 59d4 <SVC_STACK_SIZE+0x19d4>
    59d0:	706d6163 	rsbvc	r6, sp, r3, ror #2
    59d4:	5c736f20 	ldclpl	15, cr6, [r3], #-128	; 0xffffff80
    59d8:	535f474c 	cmppl	pc, #76, 14	; 0x1300000
    59dc:	6f425f57 	svcvs	0x00425f57
    59e0:	6163746f 	cmnvs	r3, pc, ror #8
    59e4:	4f5f706d 	svcmi	0x005f706d
    59e8:	30305c53 	eorscc	r5, r0, r3, asr ip
    59ec:	534f2e32 	movtpl	r2, #65074	; 0xfe32
    59f0:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
    59f4:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
    59f8:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
    59fc:	53412055 	movtpl	r2, #4181	; 0x1055
    5a00:	322e3220 	eorcc	r3, lr, #32, 4
    5a04:	32352e33 	eorscc	r2, r5, #816	; 0x330
    5a08:	Address 0x00005a08 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	00000b0b 	andeq	r0, r0, fp, lsl #22
      30:	0b000f05 	bleq	3c4c <ABORT_STACK_SIZE+0x384c>
      34:	0013490b 	andseq	r4, r3, fp, lsl #18
      38:	00150600 	andseq	r0, r5, r0, lsl #12
      3c:	00001927 	andeq	r1, r0, r7, lsr #18
      40:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
      44:	08000013 	stmdaeq	r0, {r0, r1, r4}
      48:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
      4c:	0b3a0b0b 	bleq	e82c80 <STACK_SIZE+0x682c80>
      50:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      54:	0d090000 	stceq	0, cr0, [r9, #-0]
      58:	3a080300 	bcc	200c60 <IRQ_STACK_SIZE+0x1f8c60>
      5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      60:	000b3813 	andeq	r3, fp, r3, lsl r8
      64:	000d0a00 	andeq	r0, sp, r0, lsl #20
      68:	0b3a0e03 	bleq	e8387c <STACK_SIZE+0x68387c>
      6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      70:	00000b38 	andeq	r0, r0, r8, lsr fp
      74:	4901010b 	stmdbmi	r1, {r0, r1, r3, r8}
      78:	00130113 	andseq	r0, r3, r3, lsl r1
      7c:	00210c00 	eoreq	r0, r1, r0, lsl #24
      80:	0b2f1349 	bleq	bc4dac <STACK_SIZE+0x3c4dac>
      84:	160d0000 	strne	r0, [sp], -r0
      88:	3a0e0300 	bcc	380c90 <IRQ_STACK_SIZE+0x378c90>
      8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      90:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      98:	0b3a0e03 	bleq	e838ac <STACK_SIZE+0x6838ac>
      9c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
      a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
      a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      a8:	00130119 	andseq	r0, r3, r9, lsl r1
      ac:	82890f00 	addhi	r0, r9, #0, 30
      b0:	01110101 	tsteq	r1, r1, lsl #2
      b4:	00001331 	andeq	r1, r0, r1, lsr r3
      b8:	01828a10 	orreq	r8, r2, r0, lsl sl
      bc:	91180200 	tstls	r8, r0, lsl #4
      c0:	00001842 	andeq	r1, r0, r2, asr #16
      c4:	03003411 	movweq	r3, #1041	; 0x411
      c8:	3b0b3a08 	blcc	2ce8f0 <IRQ_STACK_SIZE+0x2c68f0>
      cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      d0:	12000018 	andne	r0, r0, #24
      d4:	01018289 	smlabbeq	r1, r9, r2, r8
      d8:	13310111 	teqne	r1, #1073741828	; 0x40000004
      dc:	00001301 	andeq	r1, r0, r1, lsl #6
      e0:	49003513 	stmdbmi	r0, {r0, r1, r4, r8, sl, ip, sp}
      e4:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
      e8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
      ec:	0b3b0b3a 	bleq	ec2ddc <STACK_SIZE+0x6c2ddc>
      f0:	17021349 	strne	r1, [r2, -r9, asr #6]
      f4:	34150000 	ldrcc	r0, [r5], #-0
      f8:	3a080300 	bcc	200d00 <IRQ_STACK_SIZE+0x1f8d00>
      fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     100:	00170213 	andseq	r0, r7, r3, lsl r2
     104:	82891600 	addhi	r1, r9, #0, 12
     108:	01110001 	tsteq	r1, r1
     10c:	00001331 	andeq	r1, r0, r1, lsr r3
     110:	01828917 	orreq	r8, r2, r7, lsl r9
     114:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     118:	13311942 	teqne	r1, #1081344	; 0x108000
     11c:	34180000 	ldrcc	r0, [r8], #-0
     120:	3a0e0300 	bcc	380d28 <IRQ_STACK_SIZE+0x378d28>
     124:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     128:	00180213 	andseq	r0, r8, r3, lsl r2
     12c:	012e1900 	teqeq	lr, r0, lsl #18
     130:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     134:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     138:	01111927 	tsteq	r1, r7, lsr #18
     13c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     140:	01194297 			; <UNDEFINED> instruction: 0x01194297
     144:	1a000013 	bne	198 <NOINT+0xd8>
     148:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     14c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     150:	17021349 	strne	r1, [r2, -r9, asr #6]
     154:	341b0000 	ldrcc	r0, [fp], #-0
     158:	3a0e0300 	bcc	380d60 <IRQ_STACK_SIZE+0x378d60>
     15c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     160:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     164:	1c000018 	stcne	0, cr0, [r0], {24}
     168:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     16c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     170:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     174:	00001802 	andeq	r1, r0, r2, lsl #16
     178:	3f012e1d 	svccc	0x00012e1d
     17c:	3a0e0319 	bcc	380de8 <IRQ_STACK_SIZE+0x378de8>
     180:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     184:	01193c19 	tsteq	r9, r9, lsl ip
     188:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     18c:	13490005 	movtne	r0, #36869	; 0x9005
     190:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
     194:	20000000 	andcs	r0, r0, r0
     198:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     19c:	0b3a0e03 	bleq	e839b0 <STACK_SIZE+0x6839b0>
     1a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     1a4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1a8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     1ac:	03193f01 	tsteq	r9, #1, 30
     1b0:	3b0b3a0e 	blcc	2ce9f0 <IRQ_STACK_SIZE+0x2c69f0>
     1b4:	3c13490b 	ldccc	9, cr4, [r3], {11}
     1b8:	00130119 	andseq	r0, r3, r9, lsl r1
     1bc:	002e2200 	eoreq	r2, lr, r0, lsl #4
     1c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1c4:	0b3b0b3a 	bleq	ec2eb4 <STACK_SIZE+0x6c2eb4>
     1c8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     1cc:	01000000 	mrseq	r0, (UNDEF: 0)
     1d0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     1d4:	0e030b13 	vmoveq.32	d3[0], r0
     1d8:	01110e1b 	tsteq	r1, fp, lsl lr
     1dc:	17100612 			; <UNDEFINED> instruction: 0x17100612
     1e0:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
     1e4:	03193f01 	tsteq	r9, #1, 30
     1e8:	3b0b3a0e 	blcc	2cea28 <IRQ_STACK_SIZE+0x2c6a28>
     1ec:	2019270b 	andscs	r2, r9, fp, lsl #14
     1f0:	0013010b 	andseq	r0, r3, fp, lsl #2
     1f4:	00050300 	andeq	r0, r5, r0, lsl #6
     1f8:	0b3a0803 	bleq	e8220c <STACK_SIZE+0x68220c>
     1fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     200:	24040000 	strcs	r0, [r4], #-0
     204:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     208:	000e030b 	andeq	r0, lr, fp, lsl #6
     20c:	00050500 	andeq	r0, r5, r0, lsl #10
     210:	0b3a0e03 	bleq	e83a24 <STACK_SIZE+0x683a24>
     214:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     218:	34060000 	strcc	r0, [r6], #-0
     21c:	3a080300 	bcc	200e24 <IRQ_STACK_SIZE+0x1f8e24>
     220:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     224:	07000013 	smladeq	r0, r3, r0, r0
     228:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     22c:	0b3b0b3a 	bleq	ec2f1c <STACK_SIZE+0x6c2f1c>
     230:	00001349 	andeq	r1, r0, r9, asr #6
     234:	0b002408 	bleq	925c <IRQ_STACK_SIZE+0x125c>
     238:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     23c:	09000008 	stmdbeq	r0, {r3}
     240:	0b0b000f 	bleq	2c0284 <IRQ_STACK_SIZE+0x2b8284>
     244:	00001349 	andeq	r1, r0, r9, asr #6
     248:	3f002e0a 	svccc	0x00002e0a
     24c:	3a0e0319 	bcc	380eb8 <IRQ_STACK_SIZE+0x378eb8>
     250:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     254:	000b2019 	andeq	r2, fp, r9, lsl r0
     258:	012e0b00 	teqeq	lr, r0, lsl #22
     25c:	0b3a0e03 	bleq	e83a70 <STACK_SIZE+0x683a70>
     260:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     264:	06120111 			; <UNDEFINED> instruction: 0x06120111
     268:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     26c:	00130119 	andseq	r0, r3, r9, lsl r1
     270:	011d0c00 	tsteq	sp, r0, lsl #24
     274:	01521331 	cmpeq	r2, r1, lsr r3
     278:	0b581755 	bleq	1605fd4 <STACK_SIZE+0xe05fd4>
     27c:	13010559 	movwne	r0, #5465	; 0x1559
     280:	050d0000 	streq	r0, [sp, #-0]
     284:	1c133100 	ldfnes	f3, [r3], {-0}
     288:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     28c:	13310005 	teqne	r1, #5
     290:	00000b1c 	andeq	r0, r0, ip, lsl fp
     294:	3100050f 	tstcc	r0, pc, lsl #10
     298:	00061c13 	andeq	r1, r6, r3, lsl ip
     29c:	010b1000 	mrseq	r1, (UNDEF: 11)
     2a0:	00001755 	andeq	r1, r0, r5, asr r7
     2a4:	31003411 	tstcc	r0, r1, lsl r4
     2a8:	00170213 	andseq	r0, r7, r3, lsl r2
     2ac:	00341200 	eorseq	r1, r4, r0, lsl #4
     2b0:	0b1c1331 	bleq	704f7c <IRQ_STACK_SIZE+0x6fcf7c>
     2b4:	1d130000 	ldcne	0, cr0, [r3, #-0]
     2b8:	11133101 	tstne	r3, r1, lsl #2
     2bc:	58061201 	stmdapl	r6, {r0, r9, ip}
     2c0:	0105590b 	tsteq	r5, fp, lsl #18
     2c4:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     2c8:	13310005 	teqne	r1, #5
     2cc:	0b150000 	bleq	5402d4 <IRQ_STACK_SIZE+0x5382d4>
     2d0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     2d4:	16000006 	strne	r0, [r0], -r6
     2d8:	13310034 	teqne	r1, #52	; 0x34
     2dc:	34170000 	ldrcc	r0, [r7], #-0
     2e0:	1c133100 	ldfnes	f3, [r3], {-0}
     2e4:	18000006 	stmdane	r0, {r1, r2}
     2e8:	00018289 	andeq	r8, r1, r9, lsl #5
     2ec:	13310111 	teqne	r1, #1073741828	; 0x40000004
     2f0:	89190000 	ldmdbhi	r9, {}	; <UNPREDICTABLE>
     2f4:	11000182 	smlabbne	r0, r2, r1, r0
     2f8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     2fc:	00001331 	andeq	r1, r0, r1, lsr r3
     300:	3f012e1a 	svccc	0x00012e1a
     304:	3a0e0319 	bcc	380f70 <IRQ_STACK_SIZE+0x378f70>
     308:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     30c:	20134919 	andscs	r4, r3, r9, lsl r9
     310:	0013010b 	andseq	r0, r3, fp, lsl #2
     314:	012e1b00 	teqeq	lr, r0, lsl #22
     318:	01111331 	tsteq	r1, r1, lsr r3
     31c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     320:	01194297 			; <UNDEFINED> instruction: 0x01194297
     324:	1c000013 	stcne	0, cr0, [r0], {19}
     328:	13310005 	teqne	r1, #5
     32c:	00001702 	andeq	r1, r0, r2, lsl #14
     330:	3f012e1d 	svccc	0x00012e1d
     334:	3a0e0319 	bcc	380fa0 <IRQ_STACK_SIZE+0x378fa0>
     338:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     33c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     340:	97184006 	ldrls	r4, [r8, -r6]
     344:	13011942 	movwne	r1, #6466	; 0x1942
     348:	051e0000 	ldreq	r0, [lr, #-0]
     34c:	3a080300 	bcc	200f54 <IRQ_STACK_SIZE+0x1f8f54>
     350:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     354:	00170213 	andseq	r0, r7, r3, lsl r2
     358:	00051f00 	andeq	r1, r5, r0, lsl #30
     35c:	0b3a0e03 	bleq	e83b70 <STACK_SIZE+0x683b70>
     360:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     364:	00001702 	andeq	r1, r0, r2, lsl #14
     368:	31011d20 	tstcc	r1, r0, lsr #26
     36c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     370:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     374:	0013010b 	andseq	r0, r3, fp, lsl #2
     378:	011d2100 	tsteq	sp, r0, lsl #2
     37c:	01111331 	tsteq	r1, r1, lsr r3
     380:	0b580612 	bleq	1601bd0 <STACK_SIZE+0xe01bd0>
     384:	00000b59 	andeq	r0, r0, r9, asr fp
     388:	01828922 	orreq	r8, r2, r2, lsr #18
     38c:	31011101 	tstcc	r1, r1, lsl #2
     390:	00130113 	andseq	r0, r3, r3, lsl r1
     394:	828a2300 	addhi	r2, sl, #0, 6
     398:	18020001 	stmdane	r2, {r0}
     39c:	00184291 	mulseq	r8, r1, r2
     3a0:	82892400 	addhi	r2, r9, #0, 8
     3a4:	01110101 	tsteq	r1, r1, lsl #2
     3a8:	31194295 			; <UNDEFINED> instruction: 0x31194295
     3ac:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     3b0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3b4:	0b3a0e03 	bleq	e83bc8 <STACK_SIZE+0x683bc8>
     3b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     3c4:	26000019 			; <UNDEFINED> instruction: 0x26000019
     3c8:	1331002e 	teqne	r1, #46	; 0x2e
     3cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3d0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     3d4:	27000019 	smladcs	r0, r9, r0, r0
     3d8:	13310005 	teqne	r1, #5
     3dc:	00001802 	andeq	r1, r0, r2, lsl #16
     3e0:	31003428 	tstcc	r0, r8, lsr #8
     3e4:	00180213 	andseq	r0, r8, r3, lsl r2
     3e8:	00342900 	eorseq	r2, r4, r0, lsl #18
     3ec:	0b3a0803 	bleq	e82400 <STACK_SIZE+0x682400>
     3f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3f4:	00001702 	andeq	r1, r0, r2, lsl #14
     3f8:	31011d2a 	tstcc	r1, sl, lsr #26
     3fc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     400:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     404:	0013010b 	andseq	r0, r3, fp, lsl #2
     408:	82892b00 	addhi	r2, r9, #0, 22
     40c:	01110101 	tsteq	r1, r1, lsl #2
     410:	00001331 	andeq	r1, r0, r1, lsr r3
     414:	31001d2c 	tstcc	r0, ip, lsr #26
     418:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     41c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     420:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
     424:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
     428:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     42c:	0b201927 	bleq	8068d0 <STACK_SIZE+0x68d0>
     430:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
     434:	03193f01 	tsteq	r9, #1, 30
     438:	3b0b3a0e 	blcc	2cec78 <IRQ_STACK_SIZE+0x2c6c78>
     43c:	11192705 	tstne	r9, r5, lsl #14
     440:	40061201 	andmi	r1, r6, r1, lsl #4
     444:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     448:	00001301 	andeq	r1, r0, r1, lsl #6
     44c:	0300342f 	movweq	r3, #1071	; 0x42f
     450:	3b0b3a08 	blcc	2cec78 <IRQ_STACK_SIZE+0x2c6c78>
     454:	02134905 	andseq	r4, r3, #81920	; 0x14000
     458:	30000017 	andcc	r0, r0, r7, lsl r0
     45c:	1331001d 	teqne	r1, #29
     460:	06120111 			; <UNDEFINED> instruction: 0x06120111
     464:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     468:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
     46c:	03193f01 	tsteq	r9, #1, 30
     470:	3b0b3a0e 	blcc	2cecb0 <IRQ_STACK_SIZE+0x2c6cb0>
     474:	3c19270b 	ldccc	7, cr2, [r9], {11}
     478:	00130119 	andseq	r0, r3, r9, lsl r1
     47c:	00053200 	andeq	r3, r5, r0, lsl #4
     480:	00001349 	andeq	r1, r0, r9, asr #6
     484:	3f012e33 	svccc	0x00012e33
     488:	3a0e0319 	bcc	3810f4 <IRQ_STACK_SIZE+0x3790f4>
     48c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     490:	3c134919 	ldccc	9, cr4, [r3], {25}
     494:	00130119 	andseq	r0, r3, r9, lsl r1
     498:	002e3400 	eoreq	r3, lr, r0, lsl #8
     49c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4a0:	0b3b0b3a 	bleq	ec3190 <STACK_SIZE+0x6c3190>
     4a4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     4a8:	2e350000 	cdpcs	0, 3, cr0, cr5, cr0, {0}
     4ac:	03193f01 	tsteq	r9, #1, 30
     4b0:	3b0b3a0e 	blcc	2cecf0 <IRQ_STACK_SIZE+0x2c6cf0>
     4b4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     4b8:	00000019 	andeq	r0, r0, r9, lsl r0
     4bc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     4c0:	030b130e 	movweq	r1, #45838	; 0xb30e
     4c4:	110e1b0e 	tstne	lr, lr, lsl #22
     4c8:	10061201 	andne	r1, r6, r1, lsl #4
     4cc:	02000017 	andeq	r0, r0, #23
     4d0:	0b0b0024 	bleq	2c0568 <IRQ_STACK_SIZE+0x2b8568>
     4d4:	0e030b3e 	vmoveq.16	d3[0], r0
     4d8:	24030000 	strcs	r0, [r3], #-0
     4dc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     4e0:	0008030b 	andeq	r0, r8, fp, lsl #6
     4e4:	012e0400 	teqeq	lr, r0, lsl #8
     4e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4ec:	0b3b0b3a 	bleq	ec31dc <STACK_SIZE+0x6c31dc>
     4f0:	01111927 	tsteq	r1, r7, lsr #18
     4f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4f8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4fc:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     500:	08030005 	stmdaeq	r3, {r0, r2}
     504:	0b3b0b3a 	bleq	ec31f4 <STACK_SIZE+0x6c31f4>
     508:	17021349 	strne	r1, [r2, -r9, asr #6]
     50c:	05060000 	streq	r0, [r6, #-0]
     510:	3a0e0300 	bcc	381118 <IRQ_STACK_SIZE+0x379118>
     514:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     518:	00180213 	andseq	r0, r8, r3, lsl r2
     51c:	00050700 	andeq	r0, r5, r0, lsl #14
     520:	0b3a0e03 	bleq	e83d34 <STACK_SIZE+0x683d34>
     524:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     528:	00001702 	andeq	r1, r0, r2, lsl #14
     52c:	3f012e08 	svccc	0x00012e08
     530:	3a0e0319 	bcc	38119c <IRQ_STACK_SIZE+0x37919c>
     534:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     538:	11134919 	tstne	r3, r9, lsl r9
     53c:	40061201 	andmi	r1, r6, r1, lsl #4
     540:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     544:	00001301 	andeq	r1, r0, r1, lsl #6
     548:	49010109 	stmdbmi	r1, {r0, r3, r8}
     54c:	00130113 	andseq	r0, r3, r3, lsl r1
     550:	00210a00 	eoreq	r0, r1, r0, lsl #20
     554:	0b2f1349 	bleq	bc5280 <STACK_SIZE+0x3c5280>
     558:	0f0b0000 	svceq	0x000b0000
     55c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     560:	0c000013 	stceq	0, cr0, [r0], {19}
     564:	13490035 	movtne	r0, #36917	; 0x9035
     568:	340d0000 	strcc	r0, [sp], #-0
     56c:	3a0e0300 	bcc	381174 <IRQ_STACK_SIZE+0x379174>
     570:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     574:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     578:	00000018 	andeq	r0, r0, r8, lsl r0
     57c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     580:	030b130e 	movweq	r1, #45838	; 0xb30e
     584:	110e1b0e 	tstne	lr, lr, lsl #22
     588:	10061201 	andne	r1, r6, r1, lsl #4
     58c:	02000017 	andeq	r0, r0, #23
     590:	0b0b0024 	bleq	2c0628 <IRQ_STACK_SIZE+0x2b8628>
     594:	0e030b3e 	vmoveq.16	d3[0], r0
     598:	24030000 	strcs	r0, [r3], #-0
     59c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5a0:	0008030b 	andeq	r0, r8, fp, lsl #6
     5a4:	000f0400 	andeq	r0, pc, r0, lsl #8
     5a8:	00000b0b 	andeq	r0, r0, fp, lsl #22
     5ac:	0b000f05 	bleq	41c8 <SVC_STACK_SIZE+0x1c8>
     5b0:	0013490b 	andseq	r4, r3, fp, lsl #18
     5b4:	00260600 	eoreq	r0, r6, r0, lsl #12
     5b8:	00001349 	andeq	r1, r0, r9, asr #6
     5bc:	03001607 	movweq	r1, #1543	; 0x607
     5c0:	3b0b3a0e 	blcc	2cee00 <IRQ_STACK_SIZE+0x2c6e00>
     5c4:	0013490b 	andseq	r4, r3, fp, lsl #18
     5c8:	01130800 	tsteq	r3, r0, lsl #16
     5cc:	0b0b0e03 	bleq	2c3de0 <IRQ_STACK_SIZE+0x2bbde0>
     5d0:	0b3b0b3a 	bleq	ec32c0 <STACK_SIZE+0x6c32c0>
     5d4:	00001301 	andeq	r1, r0, r1, lsl #6
     5d8:	03000d09 	movweq	r0, #3337	; 0xd09
     5dc:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     5e0:	0019340b 	andseq	r3, r9, fp, lsl #8
     5e4:	01130a00 	tsteq	r3, r0, lsl #20
     5e8:	0b3a0b0b 	bleq	e8321c <STACK_SIZE+0x68321c>
     5ec:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     5f0:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     5f4:	3a0e0300 	bcc	3811fc <IRQ_STACK_SIZE+0x3791fc>
     5f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5fc:	000b3813 	andeq	r3, fp, r3, lsl r8
     600:	012e0c00 	teqeq	lr, r0, lsl #24
     604:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     608:	0b3b0b3a 	bleq	ec32f8 <STACK_SIZE+0x6c32f8>
     60c:	0b201927 	bleq	806ab0 <STACK_SIZE+0x6ab0>
     610:	00001301 	andeq	r1, r0, r1, lsl #6
     614:	0300050d 	movweq	r0, #1293	; 0x50d
     618:	3b0b3a08 	blcc	2cee40 <IRQ_STACK_SIZE+0x2c6e40>
     61c:	0013490b 	andseq	r4, r3, fp, lsl #18
     620:	00050e00 	andeq	r0, r5, r0, lsl #28
     624:	0b3a0e03 	bleq	e83e38 <STACK_SIZE+0x683e38>
     628:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     62c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     630:	03193f01 	tsteq	r9, #1, 30
     634:	3b0b3a0e 	blcc	2cee74 <IRQ_STACK_SIZE+0x2c6e74>
     638:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     63c:	010b2013 	tsteq	fp, r3, lsl r0
     640:	10000013 	andne	r0, r0, r3, lsl r0
     644:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     648:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     64c:	00001349 	andeq	r1, r0, r9, asr #6
     650:	3f012e11 	svccc	0x00012e11
     654:	3a0e0319 	bcc	3812c0 <IRQ_STACK_SIZE+0x3792c0>
     658:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     65c:	010b2019 	tsteq	fp, r9, lsl r0
     660:	12000013 	andne	r0, r0, #19
     664:	08030005 	stmdaeq	r3, {r0, r2}
     668:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     66c:	00001349 	andeq	r1, r0, r9, asr #6
     670:	03003413 	movweq	r3, #1043	; 0x413
     674:	3b0b3a0e 	blcc	2ceeb4 <IRQ_STACK_SIZE+0x2c6eb4>
     678:	00134905 	andseq	r4, r3, r5, lsl #18
     67c:	00341400 	eorseq	r1, r4, r0, lsl #8
     680:	0b3a0803 	bleq	e82694 <STACK_SIZE+0x682694>
     684:	1349053b 	movtne	r0, #38203	; 0x953b
     688:	01150000 	tsteq	r5, r0
     68c:	01134901 	tsteq	r3, r1, lsl #18
     690:	16000013 			; <UNDEFINED> instruction: 0x16000013
     694:	13490021 	movtne	r0, #36897	; 0x9021
     698:	00000b2f 	andeq	r0, r0, pc, lsr #22
     69c:	00001817 	andeq	r1, r0, r7, lsl r8
     6a0:	012e1800 	teqeq	lr, r0, lsl #16
     6a4:	01111331 	tsteq	r1, r1, lsr r3
     6a8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6ac:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6b0:	19000013 	stmdbne	r0, {r0, r1, r4}
     6b4:	13310005 	teqne	r1, #5
     6b8:	00001702 	andeq	r1, r0, r2, lsl #14
     6bc:	3100051a 	tstcc	r0, sl, lsl r5
     6c0:	00180213 	andseq	r0, r8, r3, lsl r2
     6c4:	00341b00 	eorseq	r1, r4, r0, lsl #22
     6c8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     6cc:	051c0000 	ldreq	r0, [ip, #-0]
     6d0:	1c133100 	ldfnes	f3, [r3], {-0}
     6d4:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
     6d8:	13310005 	teqne	r1, #5
     6dc:	0000051c 	andeq	r0, r0, ip, lsl r5
     6e0:	31011d1e 	tstcc	r1, lr, lsl sp
     6e4:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     6e8:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     6ec:	00130105 	andseq	r0, r3, r5, lsl #2
     6f0:	010b1f00 	tsteq	fp, r0, lsl #30
     6f4:	00001755 	andeq	r1, r0, r5, asr r7
     6f8:	31003420 	tstcc	r0, r0, lsr #8
     6fc:	00170213 	andseq	r0, r7, r3, lsl r2
     700:	00342100 	eorseq	r2, r4, r0, lsl #2
     704:	00001331 	andeq	r1, r0, r1, lsr r3
     708:	31011d22 	tstcc	r1, r2, lsr #26
     70c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     710:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     714:	23000005 	movwcs	r0, #5
     718:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     71c:	17550152 			; <UNDEFINED> instruction: 0x17550152
     720:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     724:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
     728:	11010182 	smlabbne	r1, r2, r1, r0
     72c:	00133101 	andseq	r3, r3, r1, lsl #2
     730:	828a2500 	addhi	r2, sl, #0, 10
     734:	18020001 	stmdane	r2, {r0}
     738:	00184291 	mulseq	r8, r1, r2
     73c:	012e2600 	teqeq	lr, r0, lsl #12
     740:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     744:	0b3b0b3a 	bleq	ec3434 <STACK_SIZE+0x6c3434>
     748:	01111927 	tsteq	r1, r7, lsr #18
     74c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     750:	01194297 			; <UNDEFINED> instruction: 0x01194297
     754:	27000013 	smladcs	r0, r3, r0, r0
     758:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     75c:	0b3b0b3a 	bleq	ec344c <STACK_SIZE+0x6c344c>
     760:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     764:	34280000 	strtcc	r0, [r8], #-0
     768:	3a0e0300 	bcc	381370 <IRQ_STACK_SIZE+0x379370>
     76c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     770:	29000013 	stmdbcs	r0, {r0, r1, r4}
     774:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     778:	0b3a0e03 	bleq	e83f8c <STACK_SIZE+0x683f8c>
     77c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     780:	00000b20 	andeq	r0, r0, r0, lsr #22
     784:	31002e2a 	tstcc	r0, sl, lsr #28
     788:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     78c:	97184006 	ldrls	r4, [r8, -r6]
     790:	00001942 	andeq	r1, r0, r2, asr #18
     794:	31001d2b 	tstcc	r0, fp, lsr #26
     798:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     79c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     7a0:	2c00000b 	stccs	0, cr0, [r0], {11}
     7a4:	08030005 	stmdaeq	r3, {r0, r2}
     7a8:	0b3b0b3a 	bleq	ec3498 <STACK_SIZE+0x6c3498>
     7ac:	17021349 	strne	r1, [r2, -r9, asr #6]
     7b0:	052d0000 	streq	r0, [sp, #-0]!
     7b4:	3a080300 	bcc	2013bc <IRQ_STACK_SIZE+0x1f93bc>
     7b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7bc:	00180213 	andseq	r0, r8, r3, lsl r2
     7c0:	00342e00 	eorseq	r2, r4, r0, lsl #28
     7c4:	0b3a0e03 	bleq	e83fd8 <STACK_SIZE+0x683fd8>
     7c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7cc:	00001702 	andeq	r1, r0, r2, lsl #14
     7d0:	3f012e2f 	svccc	0x00012e2f
     7d4:	3a0e0319 	bcc	381440 <IRQ_STACK_SIZE+0x379440>
     7d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7dc:	11134919 	tstne	r3, r9, lsl r9
     7e0:	40061201 	andmi	r1, r6, r1, lsl #4
     7e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     7e8:	00001301 	andeq	r1, r0, r1, lsl #6
     7ec:	03003430 	movweq	r3, #1072	; 0x430
     7f0:	3b0b3a08 	blcc	2cf018 <IRQ_STACK_SIZE+0x2c7018>
     7f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7f8:	31000017 	tstcc	r0, r7, lsl r0
     7fc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     800:	17550152 			; <UNDEFINED> instruction: 0x17550152
     804:	0b590b58 	bleq	164356c <STACK_SIZE+0xe4356c>
     808:	05320000 	ldreq	r0, [r2, #-0]!
     80c:	00133100 	andseq	r3, r3, r0, lsl #2
     810:	00053300 	andeq	r3, r5, r0, lsl #6
     814:	0b3a0e03 	bleq	e84028 <STACK_SIZE+0x684028>
     818:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     81c:	00001702 	andeq	r1, r0, r2, lsl #14
     820:	3f012e34 	svccc	0x00012e34
     824:	3a0e0319 	bcc	381490 <IRQ_STACK_SIZE+0x379490>
     828:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     82c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     830:	97184006 	ldrls	r4, [r8, -r6]
     834:	13011942 	movwne	r1, #6466	; 0x1942
     838:	05350000 	ldreq	r0, [r5, #-0]!
     83c:	3a0e0300 	bcc	381444 <IRQ_STACK_SIZE+0x379444>
     840:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     844:	00180213 	andseq	r0, r8, r3, lsl r2
     848:	00053600 	andeq	r3, r5, r0, lsl #12
     84c:	0b3a0803 	bleq	e82860 <STACK_SIZE+0x682860>
     850:	1349053b 	movtne	r0, #38203	; 0x953b
     854:	00001702 	andeq	r1, r0, r2, lsl #14
     858:	03003437 	movweq	r3, #1079	; 0x437
     85c:	3b0b3a08 	blcc	2cf084 <IRQ_STACK_SIZE+0x2c7084>
     860:	02134905 	andseq	r4, r3, #81920	; 0x14000
     864:	38000017 	stmdacc	r0, {r0, r1, r2, r4}
     868:	08030034 	stmdaeq	r3, {r2, r4, r5}
     86c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     870:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     874:	34390000 	ldrtcc	r0, [r9], #-0
     878:	1c133100 	ldfnes	f3, [r3], {-0}
     87c:	3a00000b 	bcc	8b0 <ABORT_STACK_SIZE+0x4b0>
     880:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     884:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     888:	17021349 	strne	r1, [r2, -r9, asr #6]
     88c:	343b0000 	ldrtcc	r0, [fp], #-0
     890:	3a0e0300 	bcc	381498 <IRQ_STACK_SIZE+0x379498>
     894:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     898:	00180213 	andseq	r0, r8, r3, lsl r2
     89c:	00343c00 	eorseq	r3, r4, r0, lsl #24
     8a0:	0b3a0e03 	bleq	e840b4 <STACK_SIZE+0x6840b4>
     8a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8a8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     8ac:	353d0000 	ldrcc	r0, [sp, #-0]!
     8b0:	00134900 	andseq	r4, r3, r0, lsl #18
     8b4:	00213e00 	eoreq	r3, r1, r0, lsl #28
     8b8:	052f1349 	streq	r1, [pc, #-841]!	; 577 <ABORT_STACK_SIZE+0x177>
     8bc:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     8c0:	03193f01 	tsteq	r9, #1, 30
     8c4:	3b0b3a0e 	blcc	2cf104 <IRQ_STACK_SIZE+0x2c7104>
     8c8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     8cc:	01193c13 	tsteq	r9, r3, lsl ip
     8d0:	40000013 	andmi	r0, r0, r3, lsl r0
     8d4:	13490005 	movtne	r0, #36869	; 0x9005
     8d8:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     8dc:	03193f01 	tsteq	r9, #1, 30
     8e0:	3b0b3a0e 	blcc	2cf120 <IRQ_STACK_SIZE+0x2c7120>
     8e4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     8e8:	00000019 	andeq	r0, r0, r9, lsl r0
     8ec:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     8f0:	030b130e 	movweq	r1, #45838	; 0xb30e
     8f4:	110e1b0e 	tstne	lr, lr, lsl #22
     8f8:	10061201 	andne	r1, r6, r1, lsl #4
     8fc:	02000017 	andeq	r0, r0, #23
     900:	0b0b0024 	bleq	2c0998 <IRQ_STACK_SIZE+0x2b8998>
     904:	0e030b3e 	vmoveq.16	d3[0], r0
     908:	24030000 	strcs	r0, [r3], #-0
     90c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     910:	0008030b 	andeq	r0, r8, fp, lsl #6
     914:	002e0400 	eoreq	r0, lr, r0, lsl #8
     918:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     91c:	0b3b0b3a 	bleq	ec360c <STACK_SIZE+0x6c360c>
     920:	01111927 	tsteq	r1, r7, lsr #18
     924:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     928:	00194297 	mulseq	r9, r7, r2
     92c:	002e0500 	eoreq	r0, lr, r0, lsl #10
     930:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     934:	0b3b0b3a 	bleq	ec3624 <STACK_SIZE+0x6c3624>
     938:	13491927 	movtne	r1, #39207	; 0x9927
     93c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     940:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     944:	06000019 			; <UNDEFINED> instruction: 0x06000019
     948:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     94c:	0b3a0e03 	bleq	e84160 <STACK_SIZE+0x684160>
     950:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     954:	01111349 	tsteq	r1, r9, asr #6
     958:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     95c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     960:	07000013 	smladeq	r0, r3, r0, r0
     964:	08030034 	stmdaeq	r3, {r2, r4, r5}
     968:	0b3b0b3a 	bleq	ec3658 <STACK_SIZE+0x6c3658>
     96c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     970:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
     974:	03193f01 	tsteq	r9, #1, 30
     978:	3b0b3a0e 	blcc	2cf1b8 <IRQ_STACK_SIZE+0x2c71b8>
     97c:	1119270b 	tstne	r9, fp, lsl #14
     980:	40061201 	andmi	r1, r6, r1, lsl #4
     984:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     988:	00001301 	andeq	r1, r0, r1, lsl #6
     98c:	03000509 	movweq	r0, #1289	; 0x509
     990:	3b0b3a08 	blcc	2cf1b8 <IRQ_STACK_SIZE+0x2c71b8>
     994:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     998:	0a000017 	beq	9fc <ABORT_STACK_SIZE+0x5fc>
     99c:	01018289 	smlabbeq	r1, r9, r2, r8
     9a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     9a4:	00001301 	andeq	r1, r0, r1, lsl #6
     9a8:	01828a0b 	orreq	r8, r2, fp, lsl #20
     9ac:	91180200 	tstls	r8, r0, lsl #4
     9b0:	00001842 	andeq	r1, r0, r2, asr #16
     9b4:	0182890c 	orreq	r8, r2, ip, lsl #18
     9b8:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     9bc:	13311942 	teqne	r1, #1081344	; 0x108000
     9c0:	00001301 	andeq	r1, r0, r1, lsl #6
     9c4:	0182890d 	orreq	r8, r2, sp, lsl #18
     9c8:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     9cc:	13311942 	teqne	r1, #1081344	; 0x108000
     9d0:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     9d4:	03193f01 	tsteq	r9, #1, 30
     9d8:	3b0b3a0e 	blcc	2cf218 <IRQ_STACK_SIZE+0x2c7218>
     9dc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     9e0:	00130119 	andseq	r0, r3, r9, lsl r1
     9e4:	00050f00 	andeq	r0, r5, r0, lsl #30
     9e8:	00001349 	andeq	r1, r0, r9, asr #6
     9ec:	3f012e10 	svccc	0x00012e10
     9f0:	3a0e0319 	bcc	38165c <IRQ_STACK_SIZE+0x37965c>
     9f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9f8:	00193c19 	andseq	r3, r9, r9, lsl ip
     9fc:	11010000 	mrsne	r0, (UNDEF: 1)
     a00:	130e2501 	movwne	r2, #58625	; 0xe501
     a04:	1b0e030b 	blne	381638 <IRQ_STACK_SIZE+0x379638>
     a08:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     a0c:	00171006 	andseq	r1, r7, r6
     a10:	00240200 	eoreq	r0, r4, r0, lsl #4
     a14:	0b3e0b0b 	bleq	f83648 <STACK_SIZE+0x783648>
     a18:	00000e03 	andeq	r0, r0, r3, lsl #28
     a1c:	0b002403 	bleq	9a30 <IRQ_STACK_SIZE+0x1a30>
     a20:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     a24:	04000008 	streq	r0, [r0], #-8
     a28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a2c:	0b3a0e03 	bleq	e84240 <STACK_SIZE+0x684240>
     a30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a34:	13010b20 	movwne	r0, #6944	; 0x1b20
     a38:	05050000 	streq	r0, [r5, #-0]
     a3c:	3a080300 	bcc	201644 <IRQ_STACK_SIZE+0x1f9644>
     a40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a44:	06000013 			; <UNDEFINED> instruction: 0x06000013
     a48:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a4c:	0b3a0e03 	bleq	e84260 <STACK_SIZE+0x684260>
     a50:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a54:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a58:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a5c:	00130119 	andseq	r0, r3, r9, lsl r1
     a60:	011d0700 	tsteq	sp, r0, lsl #14
     a64:	01111331 	tsteq	r1, r1, lsr r3
     a68:	0b580612 	bleq	16022b8 <STACK_SIZE+0xe022b8>
     a6c:	00000b59 	andeq	r0, r0, r9, asr fp
     a70:	31000508 	tstcc	r0, r8, lsl #10
     a74:	000b1c13 	andeq	r1, fp, r3, lsl ip
     a78:	012e0900 	teqeq	lr, r0, lsl #18
     a7c:	01111331 	tsteq	r1, r1, lsr r3
     a80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a84:	00194297 	mulseq	r9, r7, r2
     a88:	00050a00 	andeq	r0, r5, r0, lsl #20
     a8c:	17021331 	smladxne	r2, r1, r3, r1
     a90:	01000000 	mrseq	r0, (UNDEF: 0)
     a94:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     a98:	0e030b13 	vmoveq.32	d3[0], r0
     a9c:	01110e1b 	tsteq	r1, fp, lsl lr
     aa0:	17100612 			; <UNDEFINED> instruction: 0x17100612
     aa4:	24020000 	strcs	r0, [r2], #-0
     aa8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     aac:	000e030b 	andeq	r0, lr, fp, lsl #6
     ab0:	00240300 	eoreq	r0, r4, r0, lsl #6
     ab4:	0b3e0b0b 	bleq	f836e8 <STACK_SIZE+0x7836e8>
     ab8:	00000803 	andeq	r0, r0, r3, lsl #16
     abc:	0b000f04 	bleq	46d4 <SVC_STACK_SIZE+0x6d4>
     ac0:	0500000b 	streq	r0, [r0, #-11]
     ac4:	0b0b000f 	bleq	2c0b08 <IRQ_STACK_SIZE+0x2b8b08>
     ac8:	00001349 	andeq	r1, r0, r9, asr #6
     acc:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     ad0:	07000013 	smladeq	r0, r3, r0, r0
     ad4:	0b0b0113 	bleq	2c0f28 <IRQ_STACK_SIZE+0x2b8f28>
     ad8:	0b3b0b3a 	bleq	ec37c8 <STACK_SIZE+0x6c37c8>
     adc:	00001301 	andeq	r1, r0, r1, lsl #6
     ae0:	03000d08 	movweq	r0, #3336	; 0xd08
     ae4:	3b0b3a0e 	blcc	2cf324 <IRQ_STACK_SIZE+0x2c7324>
     ae8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     aec:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     af0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     af4:	0b3b0b3a 	bleq	ec37e4 <STACK_SIZE+0x6c37e4>
     af8:	00001349 	andeq	r1, r0, r9, asr #6
     afc:	3f012e0a 	svccc	0x00012e0a
     b00:	3a0e0319 	bcc	38176c <IRQ_STACK_SIZE+0x37976c>
     b04:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b08:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     b0c:	97184006 	ldrls	r4, [r8, -r6]
     b10:	13011942 	movwne	r1, #6466	; 0x1942
     b14:	050b0000 	streq	r0, [fp, #-0]
     b18:	3a0e0300 	bcc	381720 <IRQ_STACK_SIZE+0x379720>
     b1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b20:	00170213 	andseq	r0, r7, r3, lsl r2
     b24:	00340c00 	eorseq	r0, r4, r0, lsl #24
     b28:	0b3a0803 	bleq	e82b3c <STACK_SIZE+0x682b3c>
     b2c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b30:	00001702 	andeq	r1, r0, r2, lsl #14
     b34:	0182890d 	orreq	r8, r2, sp, lsl #18
     b38:	31011101 	tstcc	r1, r1, lsl #2
     b3c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     b40:	0001828a 	andeq	r8, r1, sl, lsl #5
     b44:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     b48:	0f000018 	svceq	0x00000018
     b4c:	00018289 	andeq	r8, r1, r9, lsl #5
     b50:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b54:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     b58:	11010182 	smlabbne	r1, r2, r1, r0
     b5c:	01133101 	tsteq	r3, r1, lsl #2
     b60:	11000013 	tstne	r0, r3, lsl r0
     b64:	13490101 	movtne	r0, #37121	; 0x9101
     b68:	00001301 	andeq	r1, r0, r1, lsl #6
     b6c:	49002112 	stmdbmi	r0, {r1, r4, r8, sp}
     b70:	000b2f13 	andeq	r2, fp, r3, lsl pc
     b74:	00341300 	eorseq	r1, r4, r0, lsl #6
     b78:	0b3a0e03 	bleq	e8438c <STACK_SIZE+0x68438c>
     b7c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b80:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     b84:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     b88:	03193f01 	tsteq	r9, #1, 30
     b8c:	3b0b3a0e 	blcc	2cf3cc <IRQ_STACK_SIZE+0x2c73cc>
     b90:	3c19270b 	ldccc	7, cr2, [r9], {11}
     b94:	00130119 	andseq	r0, r3, r9, lsl r1
     b98:	00051500 	andeq	r1, r5, r0, lsl #10
     b9c:	00001349 	andeq	r1, r0, r9, asr #6
     ba0:	3f002e16 	svccc	0x00002e16
     ba4:	3a0e0319 	bcc	381810 <IRQ_STACK_SIZE+0x379810>
     ba8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     bac:	00193c19 	andseq	r3, r9, r9, lsl ip
     bb0:	00181700 	andseq	r1, r8, r0, lsl #14
     bb4:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     bb8:	03193f01 	tsteq	r9, #1, 30
     bbc:	3b0b3a0e 	blcc	2cf3fc <IRQ_STACK_SIZE+0x2c73fc>
     bc0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     bc4:	00000019 	andeq	r0, r0, r9, lsl r0
     bc8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     bcc:	030b130e 	movweq	r1, #45838	; 0xb30e
     bd0:	110e1b0e 	tstne	lr, lr, lsl #22
     bd4:	10061201 	andne	r1, r6, r1, lsl #4
     bd8:	02000017 	andeq	r0, r0, #23
     bdc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     be0:	0b3b0b3a 	bleq	ec38d0 <STACK_SIZE+0x6c38d0>
     be4:	00001349 	andeq	r1, r0, r9, asr #6
     be8:	0b002403 	bleq	9bfc <IRQ_STACK_SIZE+0x1bfc>
     bec:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     bf0:	0400000e 	streq	r0, [r0], #-14
     bf4:	0b0b000f 	bleq	2c0c38 <IRQ_STACK_SIZE+0x2b8c38>
     bf8:	24050000 	strcs	r0, [r5], #-0
     bfc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c00:	0008030b 	andeq	r0, r8, fp, lsl #6
     c04:	01130600 	tsteq	r3, r0, lsl #12
     c08:	0b0b0e03 	bleq	2c441c <IRQ_STACK_SIZE+0x2bc41c>
     c0c:	0b3b0b3a 	bleq	ec38fc <STACK_SIZE+0x6c38fc>
     c10:	00001301 	andeq	r1, r0, r1, lsl #6
     c14:	03000d07 	movweq	r0, #3335	; 0xd07
     c18:	3b0b3a0e 	blcc	2cf458 <IRQ_STACK_SIZE+0x2c7458>
     c1c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     c20:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     c24:	0b0b000f 	bleq	2c0c68 <IRQ_STACK_SIZE+0x2b8c68>
     c28:	00001349 	andeq	r1, r0, r9, asr #6
     c2c:	3f012e09 	svccc	0x00012e09
     c30:	3a0e0319 	bcc	38189c <IRQ_STACK_SIZE+0x37989c>
     c34:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c38:	20134919 	andscs	r4, r3, r9, lsl r9
     c3c:	0013010b 	andseq	r0, r3, fp, lsl #2
     c40:	00050a00 	andeq	r0, r5, r0, lsl #20
     c44:	0b3a0e03 	bleq	e84458 <STACK_SIZE+0x684458>
     c48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c4c:	340b0000 	strcc	r0, [fp], #-0
     c50:	3a0e0300 	bcc	381858 <IRQ_STACK_SIZE+0x379858>
     c54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c58:	0c000013 	stceq	0, cr0, [r0], {19}
     c5c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     c60:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c64:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c68:	00130119 	andseq	r0, r3, r9, lsl r1
     c6c:	00050d00 	andeq	r0, r5, r0, lsl #26
     c70:	17021331 	smladxne	r2, r1, r3, r1
     c74:	340e0000 	strcc	r0, [lr], #-0
     c78:	02133100 	andseq	r3, r3, #0, 2
     c7c:	0f000018 	svceq	0x00000018
     c80:	01018289 	smlabbeq	r1, r9, r2, r8
     c84:	13310111 	teqne	r1, #1073741828	; 0x40000004
     c88:	8a100000 	bhi	400c90 <IRQ_STACK_SIZE+0x3f8c90>
     c8c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     c90:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     c94:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     c98:	03193f01 	tsteq	r9, #1, 30
     c9c:	3b0b3a0e 	blcc	2cf4dc <IRQ_STACK_SIZE+0x2c74dc>
     ca0:	1119270b 	tstne	r9, fp, lsl #14
     ca4:	40061201 	andmi	r1, r6, r1, lsl #4
     ca8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cac:	00001301 	andeq	r1, r0, r1, lsl #6
     cb0:	03000512 	movweq	r0, #1298	; 0x512
     cb4:	3b0b3a0e 	blcc	2cf4f4 <IRQ_STACK_SIZE+0x2c74f4>
     cb8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     cbc:	13000017 	movwne	r0, #23
     cc0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     cc4:	0b3b0b3a 	bleq	ec39b4 <STACK_SIZE+0x6c39b4>
     cc8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     ccc:	1d140000 	ldcne	0, cr0, [r4, #-0]
     cd0:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     cd4:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     cd8:	000b590b 	andeq	r5, fp, fp, lsl #18
     cdc:	010b1500 	tsteq	fp, r0, lsl #10
     ce0:	00001755 	andeq	r1, r0, r5, asr r7
     ce4:	31003416 	tstcc	r0, r6, lsl r4
     ce8:	00170213 	andseq	r0, r7, r3, lsl r2
     cec:	002e1700 	eoreq	r1, lr, r0, lsl #14
     cf0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     cf4:	0b3b0b3a 	bleq	ec39e4 <STACK_SIZE+0x6c39e4>
     cf8:	01111349 	tsteq	r1, r9, asr #6
     cfc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     d00:	00194297 	mulseq	r9, r7, r2
     d04:	00051800 	andeq	r1, r5, r0, lsl #16
     d08:	0b3a0e03 	bleq	e8451c <STACK_SIZE+0x68451c>
     d0c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d10:	00001802 	andeq	r1, r0, r2, lsl #16
     d14:	03003419 	movweq	r3, #1049	; 0x419
     d18:	3b0b3a0e 	blcc	2cf558 <IRQ_STACK_SIZE+0x2c7558>
     d1c:	3f13490b 	svccc	0x0013490b
     d20:	00180219 	andseq	r0, r8, r9, lsl r2
     d24:	012e1a00 	teqeq	lr, r0, lsl #20
     d28:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d2c:	0b3b0b3a 	bleq	ec3a1c <STACK_SIZE+0x6c3a1c>
     d30:	13491927 	movtne	r1, #39207	; 0x9927
     d34:	0000193c 	andeq	r1, r0, ip, lsr r9
     d38:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
     d3c:	00000013 	andeq	r0, r0, r3, lsl r0
     d40:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     d44:	030b130e 	movweq	r1, #45838	; 0xb30e
     d48:	110e1b0e 	tstne	lr, lr, lsl #22
     d4c:	10061201 	andne	r1, r6, r1, lsl #4
     d50:	02000017 	andeq	r0, r0, #23
     d54:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     d58:	0b3a0b0b 	bleq	e8398c <STACK_SIZE+0x68398c>
     d5c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     d60:	0d030000 	stceq	0, cr0, [r3, #-0]
     d64:	3a080300 	bcc	20196c <IRQ_STACK_SIZE+0x1f996c>
     d68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d6c:	000b3813 	andeq	r3, fp, r3, lsl r8
     d70:	000d0400 	andeq	r0, sp, r0, lsl #8
     d74:	0b3a0e03 	bleq	e84588 <STACK_SIZE+0x684588>
     d78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d7c:	00000b38 	andeq	r0, r0, r8, lsr fp
     d80:	0b002405 	bleq	9d9c <IRQ_STACK_SIZE+0x1d9c>
     d84:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     d88:	0600000e 	streq	r0, [r0], -lr
     d8c:	13490101 	movtne	r0, #37121	; 0x9101
     d90:	00001301 	andeq	r1, r0, r1, lsl #6
     d94:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
     d98:	000b2f13 	andeq	r2, fp, r3, lsl pc
     d9c:	00160800 	andseq	r0, r6, r0, lsl #16
     da0:	0b3a0e03 	bleq	e845b4 <STACK_SIZE+0x6845b4>
     da4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     da8:	0f090000 	svceq	0x00090000
     dac:	000b0b00 	andeq	r0, fp, r0, lsl #22
     db0:	00240a00 	eoreq	r0, r4, r0, lsl #20
     db4:	0b3e0b0b 	bleq	f839e8 <STACK_SIZE+0x7839e8>
     db8:	00000803 	andeq	r0, r0, r3, lsl #16
     dbc:	3f012e0b 	svccc	0x00012e0b
     dc0:	3a0e0319 	bcc	381a2c <IRQ_STACK_SIZE+0x379a2c>
     dc4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     dc8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     dcc:	97184006 	ldrls	r4, [r8, -r6]
     dd0:	13011942 	movwne	r1, #6466	; 0x1942
     dd4:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
     dd8:	11010182 	smlabbne	r1, r2, r1, r0
     ddc:	01133101 	tsteq	r3, r1, lsl #2
     de0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     de4:	0001828a 	andeq	r8, r1, sl, lsl #5
     de8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     dec:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
     df0:	01018289 	smlabbeq	r1, r9, r2, r8
     df4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     df8:	050f0000 	streq	r0, [pc, #-0]	; e00 <ABORT_STACK_SIZE+0xa00>
     dfc:	3a0e0300 	bcc	381a04 <IRQ_STACK_SIZE+0x379a04>
     e00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e04:	00170213 	andseq	r0, r7, r3, lsl r2
     e08:	82891000 	addhi	r1, r9, #0
     e0c:	01110001 	tsteq	r1, r1
     e10:	00001331 	andeq	r1, r0, r1, lsr r3
     e14:	01828911 	orreq	r8, r2, r1, lsl r9
     e18:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     e1c:	13311942 	teqne	r1, #1081344	; 0x108000
     e20:	34120000 	ldrcc	r0, [r2], #-0
     e24:	3a0e0300 	bcc	381a2c <IRQ_STACK_SIZE+0x379a2c>
     e28:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e2c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     e30:	13000018 	movwne	r0, #24
     e34:	0b0b000f 	bleq	2c0e78 <IRQ_STACK_SIZE+0x2b8e78>
     e38:	00001349 	andeq	r1, r0, r9, asr #6
     e3c:	3f012e14 	svccc	0x00012e14
     e40:	3a0e0319 	bcc	381aac <IRQ_STACK_SIZE+0x379aac>
     e44:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e48:	3c134919 	ldccc	9, cr4, [r3], {25}
     e4c:	00130119 	andseq	r0, r3, r9, lsl r1
     e50:	00051500 	andeq	r1, r5, r0, lsl #10
     e54:	00001349 	andeq	r1, r0, r9, asr #6
     e58:	3f002e16 	svccc	0x00002e16
     e5c:	3a0e0319 	bcc	381ac8 <IRQ_STACK_SIZE+0x379ac8>
     e60:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e64:	3c134919 	ldccc	9, cr4, [r3], {25}
     e68:	17000019 	smladne	r0, r9, r0, r0
     e6c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e70:	0b3a0e03 	bleq	e84684 <STACK_SIZE+0x684684>
     e74:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e78:	1301193c 	movwne	r1, #6460	; 0x193c
     e7c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     e80:	03193f01 	tsteq	r9, #1, 30
     e84:	3b0b3a0e 	blcc	2cf6c4 <IRQ_STACK_SIZE+0x2c76c4>
     e88:	3c19270b 	ldccc	7, cr2, [r9], {11}
     e8c:	00000019 	andeq	r0, r0, r9, lsl r0
     e90:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     e94:	030b130e 	movweq	r1, #45838	; 0xb30e
     e98:	110e1b0e 	tstne	lr, lr, lsl #22
     e9c:	10061201 	andne	r1, r6, r1, lsl #4
     ea0:	02000017 	andeq	r0, r0, #23
     ea4:	0b0b0024 	bleq	2c0f3c <IRQ_STACK_SIZE+0x2b8f3c>
     ea8:	0e030b3e 	vmoveq.16	d3[0], r0
     eac:	24030000 	strcs	r0, [r3], #-0
     eb0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     eb4:	0008030b 	andeq	r0, r8, fp, lsl #6
     eb8:	000f0400 	andeq	r0, pc, r0, lsl #8
     ebc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     ec0:	16050000 	strne	r0, [r5], -r0
     ec4:	3a0e0300 	bcc	381acc <IRQ_STACK_SIZE+0x379acc>
     ec8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ecc:	06000013 			; <UNDEFINED> instruction: 0x06000013
     ed0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ed4:	0b3a0e03 	bleq	e846e8 <STACK_SIZE+0x6846e8>
     ed8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     edc:	01111349 	tsteq	r1, r9, asr #6
     ee0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ee4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     ee8:	07000013 	smladeq	r0, r3, r0, r0
     eec:	08030005 	stmdaeq	r3, {r0, r2}
     ef0:	0b3b0b3a 	bleq	ec3be0 <STACK_SIZE+0x6c3be0>
     ef4:	17021349 	strne	r1, [r2, -r9, asr #6]
     ef8:	34080000 	strcc	r0, [r8], #-0
     efc:	3a0e0300 	bcc	381b04 <IRQ_STACK_SIZE+0x379b04>
     f00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f04:	00170213 	andseq	r0, r7, r3, lsl r2
     f08:	00340900 	eorseq	r0, r4, r0, lsl #18
     f0c:	0b3a0e03 	bleq	e84720 <STACK_SIZE+0x684720>
     f10:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f14:	00001802 	andeq	r1, r0, r2, lsl #16
     f18:	3f002e0a 	svccc	0x00002e0a
     f1c:	3a0e0319 	bcc	381b88 <IRQ_STACK_SIZE+0x379b88>
     f20:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f24:	11134919 	tstne	r3, r9, lsl r9
     f28:	40061201 	andmi	r1, r6, r1, lsl #4
     f2c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f30:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     f34:	03193f01 	tsteq	r9, #1, 30
     f38:	3b0b3a0e 	blcc	2cf778 <IRQ_STACK_SIZE+0x2c7778>
     f3c:	1119270b 	tstne	r9, fp, lsl #14
     f40:	40061201 	andmi	r1, r6, r1, lsl #4
     f44:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f48:	00001301 	andeq	r1, r0, r1, lsl #6
     f4c:	0300050c 	movweq	r0, #1292	; 0x50c
     f50:	3b0b3a08 	blcc	2cf778 <IRQ_STACK_SIZE+0x2c7778>
     f54:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f58:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
     f5c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f60:	0b3b0b3a 	bleq	ec3c50 <STACK_SIZE+0x6c3c50>
     f64:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     f68:	350e0000 	strcc	r0, [lr, #-0]
     f6c:	00134900 	andseq	r4, r3, r0, lsl #18
     f70:	00340f00 	eorseq	r0, r4, r0, lsl #30
     f74:	0b3a0e03 	bleq	e84788 <STACK_SIZE+0x684788>
     f78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f7c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     f80:	01000000 	mrseq	r0, (UNDEF: 0)
     f84:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     f88:	0e030b13 	vmoveq.32	d3[0], r0
     f8c:	01110e1b 	tsteq	r1, fp, lsl lr
     f90:	17100612 			; <UNDEFINED> instruction: 0x17100612
     f94:	24020000 	strcs	r0, [r2], #-0
     f98:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     f9c:	000e030b 	andeq	r0, lr, fp, lsl #6
     fa0:	00240300 	eoreq	r0, r4, r0, lsl #6
     fa4:	0b3e0b0b 	bleq	f83bd8 <STACK_SIZE+0x783bd8>
     fa8:	00000803 	andeq	r0, r0, r3, lsl #16
     fac:	0b000f04 	bleq	4bc4 <SVC_STACK_SIZE+0xbc4>
     fb0:	0500000b 	streq	r0, [r0, #-11]
     fb4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     fb8:	0b3a0e03 	bleq	e847cc <STACK_SIZE+0x6847cc>
     fbc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fc0:	00000b20 	andeq	r0, r0, r0, lsr #22
     fc4:	3f012e06 	svccc	0x00012e06
     fc8:	3a0e0319 	bcc	381c34 <IRQ_STACK_SIZE+0x379c34>
     fcc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fd0:	010b2019 	tsteq	fp, r9, lsl r0
     fd4:	07000013 	smladeq	r0, r3, r0, r0
     fd8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     fdc:	0b3b0b3a 	bleq	ec3ccc <STACK_SIZE+0x6c3ccc>
     fe0:	00001349 	andeq	r1, r0, r9, asr #6
     fe4:	3f012e08 	svccc	0x00012e08
     fe8:	3a0e0319 	bcc	381c54 <IRQ_STACK_SIZE+0x379c54>
     fec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ff0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ff4:	97184006 	ldrls	r4, [r8, -r6]
     ff8:	13011942 	movwne	r1, #6466	; 0x1942
     ffc:	1d090000 	stcne	0, cr0, [r9, #-0]
    1000:	52133100 	andspl	r3, r3, #0, 2
    1004:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1008:	000b590b 	andeq	r5, fp, fp, lsl #18
    100c:	012e0a00 	teqeq	lr, r0, lsl #20
    1010:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1014:	0b3b0b3a 	bleq	ec3d04 <STACK_SIZE+0x6c3d04>
    1018:	13491927 	movtne	r1, #39207	; 0x9927
    101c:	13010b20 	movwne	r0, #6944	; 0x1b20
    1020:	050b0000 	streq	r0, [fp, #-0]
    1024:	3a080300 	bcc	201c2c <IRQ_STACK_SIZE+0x1f9c2c>
    1028:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    102c:	0c000013 	stceq	0, cr0, [r0], {19}
    1030:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1034:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1038:	0b590b58 	bleq	1643da0 <STACK_SIZE+0xe43da0>
    103c:	00001301 	andeq	r1, r0, r1, lsl #6
    1040:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
    1044:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
    1048:	13310034 	teqne	r1, #52	; 0x34
    104c:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1050:	3100340f 	tstcc	r0, pc, lsl #8
    1054:	10000013 	andne	r0, r0, r3, lsl r0
    1058:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    105c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1060:	0b590b58 	bleq	1643dc8 <STACK_SIZE+0xe43dc8>
    1064:	05110000 	ldreq	r0, [r1, #-0]
    1068:	1c133100 	ldfnes	f3, [r3], {-0}
    106c:	1200000b 	andne	r0, r0, #11
    1070:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1074:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1078:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
    107c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1080:	11133100 	tstne	r3, r0, lsl #2
    1084:	40061201 	andmi	r1, r6, r1, lsl #4
    1088:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    108c:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    1090:	03193f00 	tsteq	r9, #0, 30
    1094:	3b0b3a0e 	blcc	2cf8d4 <IRQ_STACK_SIZE+0x2c78d4>
    1098:	1119270b 	tstne	r9, fp, lsl #14
    109c:	40061201 	andmi	r1, r6, r1, lsl #4
    10a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10a4:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    10a8:	11133101 	tstne	r3, r1, lsl #2
    10ac:	40061201 	andmi	r1, r6, r1, lsl #4
    10b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10b4:	00001301 	andeq	r1, r0, r1, lsl #6
    10b8:	3f012e16 	svccc	0x00012e16
    10bc:	3a0e0319 	bcc	381d28 <IRQ_STACK_SIZE+0x379d28>
    10c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10c4:	11134919 	tstne	r3, r9, lsl r9
    10c8:	40061201 	andmi	r1, r6, r1, lsl #4
    10cc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10d0:	00001301 	andeq	r1, r0, r1, lsl #6
    10d4:	03003417 	movweq	r3, #1047	; 0x417
    10d8:	3b0b3a08 	blcc	2cf900 <IRQ_STACK_SIZE+0x2c7900>
    10dc:	1c13490b 	ldcne	9, cr4, [r3], {11}
    10e0:	1800000b 	stmdane	r0, {r0, r1, r3}
    10e4:	13310005 	teqne	r1, #5
    10e8:	00001702 	andeq	r1, r0, r2, lsl #14
    10ec:	03000519 	movweq	r0, #1305	; 0x519
    10f0:	3b0b3a08 	blcc	2cf918 <IRQ_STACK_SIZE+0x2c7918>
    10f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10f8:	1a000017 	bne	115c <ABORT_STACK_SIZE+0xd5c>
    10fc:	01018289 	smlabbeq	r1, r9, r2, r8
    1100:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1104:	01133119 	tsteq	r3, r9, lsl r1
    1108:	1b000013 	blne	115c <ABORT_STACK_SIZE+0xd5c>
    110c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1110:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1114:	1c000018 	stcne	0, cr0, [r0], {24}
    1118:	01018289 	smlabbeq	r1, r9, r2, r8
    111c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1120:	00001301 	andeq	r1, r0, r1, lsl #6
    1124:	0182891d 	orreq	r8, r2, sp, lsl r9
    1128:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    112c:	13311942 	teqne	r1, #1081344	; 0x108000
    1130:	341e0000 	ldrcc	r0, [lr], #-0
    1134:	3a0e0300 	bcc	381d3c <IRQ_STACK_SIZE+0x379d3c>
    1138:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    113c:	00170213 	andseq	r0, r7, r3, lsl r2
    1140:	011d1f00 	tsteq	sp, r0, lsl #30
    1144:	01111331 	tsteq	r1, r1, lsr r3
    1148:	0b580612 	bleq	1602998 <STACK_SIZE+0xe02998>
    114c:	00000559 	andeq	r0, r0, r9, asr r5
    1150:	11010b20 	tstne	r1, r0, lsr #22
    1154:	00061201 	andeq	r1, r6, r1, lsl #4
    1158:	012e2100 	teqeq	lr, r0, lsl #2
    115c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1160:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1164:	01111927 	tsteq	r1, r7, lsr #18
    1168:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    116c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1170:	22000013 	andcs	r0, r0, #19
    1174:	08030005 	stmdaeq	r3, {r0, r2}
    1178:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    117c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1180:	34230000 	strtcc	r0, [r3], #-0
    1184:	3a080300 	bcc	201d8c <IRQ_STACK_SIZE+0x1f9d8c>
    1188:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    118c:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    1190:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1194:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1198:	17021349 	strne	r1, [r2, -r9, asr #6]
    119c:	0f250000 	svceq	0x00250000
    11a0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    11a4:	26000013 			; <UNDEFINED> instruction: 0x26000013
    11a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    11ac:	0b3b0b3a 	bleq	ec3e9c <STACK_SIZE+0x6c3e9c>
    11b0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    11b4:	00001802 	andeq	r1, r0, r2, lsl #16
    11b8:	49003527 	stmdbmi	r0, {r0, r1, r2, r5, r8, sl, ip, sp}
    11bc:	28000013 	stmdacs	r0, {r0, r1, r4}
    11c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    11c4:	0b3b0b3a 	bleq	ec3eb4 <STACK_SIZE+0x6c3eb4>
    11c8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    11cc:	0000193c 	andeq	r1, r0, ip, lsr r9
    11d0:	3f012e29 	svccc	0x00012e29
    11d4:	3a0e0319 	bcc	381e40 <IRQ_STACK_SIZE+0x379e40>
    11d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11dc:	01193c19 	tsteq	r9, r9, lsl ip
    11e0:	2a000013 	bcs	1234 <ABORT_STACK_SIZE+0xe34>
    11e4:	13490005 	movtne	r0, #36869	; 0x9005
    11e8:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
    11ec:	03193f01 	tsteq	r9, #1, 30
    11f0:	3b0b3a0e 	blcc	2cfa30 <IRQ_STACK_SIZE+0x2c7a30>
    11f4:	3c19270b 	ldccc	7, cr2, [r9], {11}
    11f8:	00000019 	andeq	r0, r0, r9, lsl r0
    11fc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1200:	030b130e 	movweq	r1, #45838	; 0xb30e
    1204:	110e1b0e 	tstne	lr, lr, lsl #22
    1208:	10061201 	andne	r1, r6, r1, lsl #4
    120c:	02000017 	andeq	r0, r0, #23
    1210:	0b0b0024 	bleq	2c12a8 <IRQ_STACK_SIZE+0x2b92a8>
    1214:	0e030b3e 	vmoveq.16	d3[0], r0
    1218:	24030000 	strcs	r0, [r3], #-0
    121c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1220:	0008030b 	andeq	r0, r8, fp, lsl #6
    1224:	012e0400 	teqeq	lr, r0, lsl #8
    1228:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    122c:	0b3b0b3a 	bleq	ec3f1c <STACK_SIZE+0x6c3f1c>
    1230:	01111927 	tsteq	r1, r7, lsr #18
    1234:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1238:	01194297 			; <UNDEFINED> instruction: 0x01194297
    123c:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    1240:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1244:	0b3b0b3a 	bleq	ec3f34 <STACK_SIZE+0x6c3f34>
    1248:	17021349 	strne	r1, [r2, -r9, asr #6]
    124c:	05060000 	streq	r0, [r6, #-0]
    1250:	3a080300 	bcc	201e58 <IRQ_STACK_SIZE+0x1f9e58>
    1254:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1258:	00170213 	andseq	r0, r7, r3, lsl r2
    125c:	82890700 	addhi	r0, r9, #0, 14
    1260:	01110101 	tsteq	r1, r1, lsl #2
    1264:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1268:	00130113 	andseq	r0, r3, r3, lsl r1
    126c:	828a0800 	addhi	r0, sl, #0, 16
    1270:	18020001 	stmdane	r2, {r0}
    1274:	00184291 	mulseq	r8, r1, r2
    1278:	82890900 	addhi	r0, r9, #0, 18
    127c:	01110101 	tsteq	r1, r1, lsl #2
    1280:	13011331 	movwne	r1, #4913	; 0x1331
    1284:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
    1288:	11010182 	smlabbne	r1, r2, r1, r0
    128c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1290:	00001331 	andeq	r1, r0, r1, lsr r3
    1294:	3f012e0b 	svccc	0x00012e0b
    1298:	3a0e0319 	bcc	381f04 <IRQ_STACK_SIZE+0x379f04>
    129c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    12a0:	01193c19 	tsteq	r9, r9, lsl ip
    12a4:	0c000013 	stceq	0, cr0, [r0], {19}
    12a8:	13490005 	movtne	r0, #36869	; 0x9005
    12ac:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    12b0:	03193f01 	tsteq	r9, #1, 30
    12b4:	3b0b3a0e 	blcc	2cfaf4 <IRQ_STACK_SIZE+0x2c7af4>
    12b8:	3c19270b 	ldccc	7, cr2, [r9], {11}
    12bc:	00000019 	andeq	r0, r0, r9, lsl r0
    12c0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    12c4:	030b130e 	movweq	r1, #45838	; 0xb30e
    12c8:	110e1b0e 	tstne	lr, lr, lsl #22
    12cc:	10061201 	andne	r1, r6, r1, lsl #4
    12d0:	02000017 	andeq	r0, r0, #23
    12d4:	0b0b0024 	bleq	2c136c <IRQ_STACK_SIZE+0x2b936c>
    12d8:	0e030b3e 	vmoveq.16	d3[0], r0
    12dc:	24030000 	strcs	r0, [r3], #-0
    12e0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    12e4:	0008030b 	andeq	r0, r8, fp, lsl #6
    12e8:	000f0400 	andeq	r0, pc, r0, lsl #8
    12ec:	00000b0b 	andeq	r0, r0, fp, lsl #22
    12f0:	0b000f05 	bleq	4f0c <SVC_STACK_SIZE+0xf0c>
    12f4:	0013490b 	andseq	r4, r3, fp, lsl #18
    12f8:	00260600 	eoreq	r0, r6, r0, lsl #12
    12fc:	00001349 	andeq	r1, r0, r9, asr #6
    1300:	03001607 	movweq	r1, #1543	; 0x607
    1304:	3b0b3a0e 	blcc	2cfb44 <IRQ_STACK_SIZE+0x2c7b44>
    1308:	0013490b 	andseq	r4, r3, fp, lsl #18
    130c:	01130800 	tsteq	r3, r0, lsl #16
    1310:	0b0b0e03 	bleq	2c4b24 <IRQ_STACK_SIZE+0x2bcb24>
    1314:	0b3b0b3a 	bleq	ec4004 <STACK_SIZE+0x6c4004>
    1318:	00001301 	andeq	r1, r0, r1, lsl #6
    131c:	03000d09 	movweq	r0, #3337	; 0xd09
    1320:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
    1324:	0019340b 	andseq	r3, r9, fp, lsl #8
    1328:	012e0a00 	teqeq	lr, r0, lsl #20
    132c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1330:	0b3b0b3a 	bleq	ec4020 <STACK_SIZE+0x6c4020>
    1334:	0b201927 	bleq	8077d8 <STACK_SIZE+0x77d8>
    1338:	00001301 	andeq	r1, r0, r1, lsl #6
    133c:	0300050b 	movweq	r0, #1291	; 0x50b
    1340:	3b0b3a0e 	blcc	2cfb80 <IRQ_STACK_SIZE+0x2c7b80>
    1344:	0013490b 	andseq	r4, r3, fp, lsl #18
    1348:	002e0c00 	eoreq	r0, lr, r0, lsl #24
    134c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1350:	0b3b0b3a 	bleq	ec4040 <STACK_SIZE+0x6c4040>
    1354:	13491927 	movtne	r1, #39207	; 0x9927
    1358:	00000b20 	andeq	r0, r0, r0, lsr #22
    135c:	3f012e0d 	svccc	0x00012e0d
    1360:	3a0e0319 	bcc	381fcc <IRQ_STACK_SIZE+0x379fcc>
    1364:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1368:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    136c:	97184006 	ldrls	r4, [r8, -r6]
    1370:	13011942 	movwne	r1, #6466	; 0x1942
    1374:	050e0000 	streq	r0, [lr, #-0]
    1378:	3a0e0300 	bcc	381f80 <IRQ_STACK_SIZE+0x379f80>
    137c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1380:	00170213 	andseq	r0, r7, r3, lsl r2
    1384:	00340f00 	eorseq	r0, r4, r0, lsl #30
    1388:	0b3a0e03 	bleq	e84b9c <STACK_SIZE+0x684b9c>
    138c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1390:	00001702 	andeq	r1, r0, r2, lsl #14
    1394:	03003410 	movweq	r3, #1040	; 0x410
    1398:	3b0b3a0e 	blcc	2cfbd8 <IRQ_STACK_SIZE+0x2c7bd8>
    139c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    13a0:	11000018 	tstne	r0, r8, lsl r0
    13a4:	13490035 	movtne	r0, #36917	; 0x9035
    13a8:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    13ac:	11133101 	tstne	r3, r1, lsl #2
    13b0:	40061201 	andmi	r1, r6, r1, lsl #4
    13b4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    13b8:	00001301 	andeq	r1, r0, r1, lsl #6
    13bc:	31000513 	tstcc	r0, r3, lsl r5
    13c0:	00180213 	andseq	r0, r8, r3, lsl r2
    13c4:	00051400 	andeq	r1, r5, r0, lsl #8
    13c8:	0b3a0803 	bleq	e833dc <STACK_SIZE+0x6833dc>
    13cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13d0:	05150000 	ldreq	r0, [r5, #-0]
    13d4:	02133100 	andseq	r3, r3, #0, 2
    13d8:	16000017 			; <UNDEFINED> instruction: 0x16000017
    13dc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    13e0:	17550152 			; <UNDEFINED> instruction: 0x17550152
    13e4:	0b590b58 	bleq	164414c <STACK_SIZE+0xe4414c>
    13e8:	05170000 	ldreq	r0, [r7, #-0]
    13ec:	3a080300 	bcc	201ff4 <IRQ_STACK_SIZE+0x1f9ff4>
    13f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13f4:	00180213 	andseq	r0, r8, r3, lsl r2
    13f8:	00181800 	andseq	r1, r8, r0, lsl #16
    13fc:	34190000 	ldrcc	r0, [r9], #-0
    1400:	3a080300 	bcc	202008 <IRQ_STACK_SIZE+0x1fa008>
    1404:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1408:	00180213 	andseq	r0, r8, r3, lsl r2
    140c:	011d1a00 	tsteq	sp, r0, lsl #20
    1410:	01521331 	cmpeq	r2, r1, lsr r3
    1414:	0b581755 	bleq	1607170 <STACK_SIZE+0xe07170>
    1418:	13010b59 	movwne	r0, #7001	; 0x1b59
    141c:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    1420:	11010182 	smlabbne	r1, r2, r1, r0
    1424:	00133101 	andseq	r3, r3, r1, lsl #2
    1428:	828a1c00 	addhi	r1, sl, #0, 24
    142c:	18020001 	stmdane	r2, {r0}
    1430:	00184291 	mulseq	r8, r1, r2
    1434:	01011d00 	tsteq	r1, r0, lsl #26
    1438:	13011349 	movwne	r1, #4937	; 0x1349
    143c:	211e0000 	tstcs	lr, r0
    1440:	2f134900 	svccs	0x00134900
    1444:	1f00000b 	svcne	0x0000000b
    1448:	1331002e 	teqne	r1, #46	; 0x2e
    144c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1450:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1454:	20000019 	andcs	r0, r0, r9, lsl r0
    1458:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    145c:	0b3a0e03 	bleq	e84c70 <STACK_SIZE+0x684c70>
    1460:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1464:	01111349 	tsteq	r1, r9, asr #6
    1468:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    146c:	00194297 	mulseq	r9, r7, r2
    1470:	00052100 	andeq	r2, r5, r0, lsl #2
    1474:	0b3a0803 	bleq	e83488 <STACK_SIZE+0x683488>
    1478:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    147c:	00001702 	andeq	r1, r0, r2, lsl #14
    1480:	01828922 	orreq	r8, r2, r2, lsr #18
    1484:	31011101 	tstcc	r1, r1, lsl #2
    1488:	00130113 	andseq	r0, r3, r3, lsl r1
    148c:	82892300 	addhi	r2, r9, #0, 6
    1490:	01110101 	tsteq	r1, r1, lsl #2
    1494:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1498:	00130113 	andseq	r0, r3, r3, lsl r1
    149c:	82892400 	addhi	r2, r9, #0, 8
    14a0:	01110101 	tsteq	r1, r1, lsl #2
    14a4:	31194295 			; <UNDEFINED> instruction: 0x31194295
    14a8:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    14ac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    14b0:	0b3b0b3a 	bleq	ec41a0 <STACK_SIZE+0x6c41a0>
    14b4:	00001349 	andeq	r1, r0, r9, asr #6
    14b8:	03003426 	movweq	r3, #1062	; 0x426
    14bc:	3b0b3a08 	blcc	2cfce4 <IRQ_STACK_SIZE+0x2c7ce4>
    14c0:	0013490b 	andseq	r4, r3, fp, lsl #18
    14c4:	00342700 	eorseq	r2, r4, r0, lsl #14
    14c8:	17021331 	smladxne	r2, r1, r3, r1
    14cc:	34280000 	strtcc	r0, [r8], #-0
    14d0:	00133100 	andseq	r3, r3, r0, lsl #2
    14d4:	001d2900 	andseq	r2, sp, r0, lsl #18
    14d8:	01521331 	cmpeq	r2, r1, lsr r3
    14dc:	0b581755 	bleq	1607238 <STACK_SIZE+0xe07238>
    14e0:	00000b59 	andeq	r0, r0, r9, asr fp
    14e4:	3100052a 	tstcc	r0, sl, lsr #10
    14e8:	2b000013 	blcs	153c <ABORT_STACK_SIZE+0x113c>
    14ec:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    14f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    14f4:	0b590b58 	bleq	164425c <STACK_SIZE+0xe4425c>
    14f8:	00001301 	andeq	r1, r0, r1, lsl #6
    14fc:	3100052c 	tstcc	r0, ip, lsr #10
    1500:	000b1c13 	andeq	r1, fp, r3, lsl ip
    1504:	012e2d00 	teqeq	lr, r0, lsl #26
    1508:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    150c:	0b3b0b3a 	bleq	ec41fc <STACK_SIZE+0x6c41fc>
    1510:	13491927 	movtne	r1, #39207	; 0x9927
    1514:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1518:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    151c:	00130119 	andseq	r0, r3, r9, lsl r1
    1520:	00342e00 	eorseq	r2, r4, r0, lsl #28
    1524:	0b3a0803 	bleq	e83538 <STACK_SIZE+0x683538>
    1528:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    152c:	00001702 	andeq	r1, r0, r2, lsl #14
    1530:	55010b2f 	strpl	r0, [r1, #-2863]	; 0xfffff4d1
    1534:	30000017 	andcc	r0, r0, r7, lsl r0
    1538:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    153c:	0b3b0b3a 	bleq	ec422c <STACK_SIZE+0x6c422c>
    1540:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1544:	0000193c 	andeq	r1, r0, ip, lsr r9
    1548:	3f012e31 	svccc	0x00012e31
    154c:	3a0e0319 	bcc	3821b8 <IRQ_STACK_SIZE+0x37a1b8>
    1550:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1554:	3c134919 	ldccc	9, cr4, [r3], {25}
    1558:	00130119 	andseq	r0, r3, r9, lsl r1
    155c:	00053200 	andeq	r3, r5, r0, lsl #4
    1560:	00001349 	andeq	r1, r0, r9, asr #6
    1564:	3f012e33 	svccc	0x00012e33
    1568:	3a0e0319 	bcc	3821d4 <IRQ_STACK_SIZE+0x37a1d4>
    156c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1570:	01193c19 	tsteq	r9, r9, lsl ip
    1574:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    1578:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    157c:	0b3a0e03 	bleq	e84d90 <STACK_SIZE+0x684d90>
    1580:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1584:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1588:	01000000 	mrseq	r0, (UNDEF: 0)
    158c:	06100011 			; <UNDEFINED> instruction: 0x06100011
    1590:	01120111 	tsteq	r2, r1, lsl r1
    1594:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1598:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    159c:	01000000 	mrseq	r0, (UNDEF: 0)
    15a0:	06100011 			; <UNDEFINED> instruction: 0x06100011
    15a4:	01120111 	tsteq	r2, r1, lsl r1
    15a8:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    15ac:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    15b0:	01000000 	mrseq	r0, (UNDEF: 0)
    15b4:	06100011 			; <UNDEFINED> instruction: 0x06100011
    15b8:	01120111 	tsteq	r2, r1, lsl r1
    15bc:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    15c0:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    15c4:	Address 0x000015c4 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000220 	andeq	r0, r0, r0, lsr #4
       4:	00000234 	andeq	r0, r0, r4, lsr r2
       8:	34500001 	ldrbcc	r0, [r0], #-1
       c:	58000002 	stmdapl	r0, {r1}
      10:	01000002 	tsteq	r0, r2
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	02200000 	eoreq	r0, r0, #0
      20:	02380000 	eorseq	r0, r8, #0
      24:	00010000 	andeq	r0, r1, r0
      28:	00023851 	andeq	r3, r2, r1, asr r8
      2c:	00024300 	andeq	r4, r2, r0, lsl #6
      30:	52000100 	andpl	r0, r0, #0, 2
      34:	00000243 	andeq	r0, r0, r3, asr #4
      38:	00000258 	andeq	r0, r0, r8, asr r2
      3c:	01f30004 	mvnseq	r0, r4
      40:	00009f51 	andeq	r9, r0, r1, asr pc
      44:	00000000 	andeq	r0, r0, r0
      48:	02580000 	subseq	r0, r8, #0
      4c:	02680000 	rsbeq	r0, r8, #0
      50:	00010000 	andeq	r0, r1, r0
      54:	00026850 	andeq	r6, r2, r0, asr r8
      58:	00027f00 	andeq	r7, r2, r0, lsl #30
      5c:	53000100 	movwpl	r0, #256	; 0x100
      60:	0000027f 	andeq	r0, r0, pc, ror r2
      64:	000002cc 	andeq	r0, r0, ip, asr #5
      68:	01f30004 	mvnseq	r0, r4
      6c:	00009f50 	andeq	r9, r0, r0, asr pc
      70:	00000000 	andeq	r0, r0, r0
      74:	02580000 	subseq	r0, r8, #0
      78:	02780000 	rsbseq	r0, r8, #0
      7c:	00010000 	andeq	r0, r1, r0
      80:	00027851 	andeq	r7, r2, r1, asr r8
      84:	00027f00 	andeq	r7, r2, r0, lsl #30
      88:	52000100 	andpl	r0, r0, #0, 2
      8c:	0000027f 	andeq	r0, r0, pc, ror r2
      90:	000002cc 	andeq	r0, r0, ip, asr #5
      94:	01f30004 	mvnseq	r0, r4
      98:	00009f51 	andeq	r9, r0, r1, asr pc
      9c:	00000000 	andeq	r0, r0, r0
      a0:	02ac0000 	adceq	r0, ip, #0
      a4:	02b40000 	adcseq	r0, r4, #0
      a8:	000c0000 	andeq	r0, ip, r0
      ac:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
      b0:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
      b4:	9f220071 	svcls	0x00220071
      b8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
      bc:	000002c0 	andeq	r0, r0, r0, asr #5
      c0:	0073000e 	rsbseq	r0, r3, lr
      c4:	00731a3f 	rsbseq	r1, r3, pc, lsr sl
      c8:	1a31253a 	bne	c495b8 <STACK_SIZE+0x4495b8>
      cc:	9f222434 	svcls	0x00222434
	...
      d8:	000002ac 	andeq	r0, r0, ip, lsr #5
      dc:	000002c0 	andeq	r0, r0, r0, asr #5
      e0:	00730007 	rsbseq	r0, r3, r7
      e4:	1a3f2534 	bne	fc95bc <STACK_SIZE+0x7c95bc>
      e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      ec:	00000000 	andeq	r0, r0, r0
      f0:	0002ac00 	andeq	sl, r2, r0, lsl #24
      f4:	0002c000 	andeq	ip, r2, r0
      f8:	73000700 	movwvc	r0, #1792	; 0x700
      fc:	31253a00 	teqcc	r5, r0, lsl #20
     100:	00009f1a 	andeq	r9, r0, sl, lsl pc
     104:	00000000 	andeq	r0, r0, r0
     108:	02ac0000 	adceq	r0, ip, #0
     10c:	02c00000 	sbceq	r0, r0, #0
     110:	00070000 	andeq	r0, r7, r0
     114:	253b0073 	ldrcs	r0, [fp, #-115]!	; 0xffffff8d
     118:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     11c:	00000000 	andeq	r0, r0, r0
     120:	9c000000 	stcls	0, cr0, [r0], {-0}
     124:	a0000002 	andge	r0, r0, r2
     128:	01000002 	tsteq	r0, r2
     12c:	02a05000 	adceq	r5, r0, #0
     130:	02ac0000 	adceq	r0, ip, #0
     134:	00010000 	andeq	r0, r1, r0
     138:	0002ac53 	andeq	sl, r2, r3, asr ip
     13c:	0002c000 	andeq	ip, r2, r0
     140:	73000700 	movwvc	r0, #1792	; 0x700
     144:	31253c00 	teqcc	r5, r0, lsl #24
     148:	00009f1a 	andeq	r9, r0, sl, lsl pc
     14c:	00000000 	andeq	r0, r0, r0
     150:	02cc0000 	sbceq	r0, ip, #0
     154:	02d80000 	sbcseq	r0, r8, #0
     158:	00010000 	andeq	r0, r1, r0
     15c:	0002d850 	andeq	sp, r2, r0, asr r8
     160:	0002ef00 	andeq	lr, r2, r0, lsl #30
     164:	53000100 	movwpl	r0, #256	; 0x100
     168:	000002ef 	andeq	r0, r0, pc, ror #5
     16c:	0000032c 	andeq	r0, r0, ip, lsr #6
     170:	01f30004 	mvnseq	r0, r4
     174:	00009f50 	andeq	r9, r0, r0, asr pc
     178:	00000000 	andeq	r0, r0, r0
     17c:	02cc0000 	sbceq	r0, ip, #0
     180:	02e40000 	rsceq	r0, r4, #0
     184:	00010000 	andeq	r0, r1, r0
     188:	0002e451 	andeq	lr, r2, r1, asr r4
     18c:	0002ef00 	andeq	lr, r2, r0, lsl #30
     190:	52000100 	andpl	r0, r0, #0, 2
     194:	000002ef 	andeq	r0, r0, pc, ror #5
     198:	0000032c 	andeq	r0, r0, ip, lsr #6
     19c:	01f30004 	mvnseq	r0, r4
     1a0:	00009f51 	andeq	r9, r0, r1, asr pc
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	03140000 	tsteq	r4, #0
     1ac:	03200000 	teqeq	r0, #0
     1b0:	000c0000 	andeq	r0, ip, r0
     1b4:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     1b8:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     1bc:	9f220073 	svcls	0x00220073
	...
     1c8:	00000314 	andeq	r0, r0, r4, lsl r3
     1cc:	00000320 	andeq	r0, r0, r0, lsr #6
     1d0:	00720007 	rsbseq	r0, r2, r7
     1d4:	1a31253a 	bne	c496c4 <STACK_SIZE+0x4496c4>
     1d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1dc:	00000000 	andeq	r0, r0, r0
     1e0:	00030c00 	andeq	r0, r3, r0, lsl #24
     1e4:	00031000 	andeq	r1, r3, r0
     1e8:	50000100 	andpl	r0, r0, r0, lsl #2
     1ec:	00000310 	andeq	r0, r0, r0, lsl r3
     1f0:	00000314 	andeq	r0, r0, r4, lsl r3
     1f4:	14520001 	ldrbne	r0, [r2], #-1
     1f8:	20000003 	andcs	r0, r0, r3
     1fc:	07000003 	streq	r0, [r0, -r3]
     200:	3c007200 	sfmcc	f7, 4, [r0], {-0}
     204:	9f1a3125 	svcls	0x001a3125
	...
     210:	0000032c 	andeq	r0, r0, ip, lsr #6
     214:	00000340 	andeq	r0, r0, r0, asr #6
     218:	40500001 	subsmi	r0, r0, r1
     21c:	68000003 	stmdavs	r0, {r0, r1}
     220:	01000003 	tsteq	r0, r3
     224:	03685400 	cmneq	r8, #0, 8
     228:	036c0000 	cmneq	ip, #0
     22c:	00040000 	andeq	r0, r4, r0
     230:	9f5001f3 	svcls	0x005001f3
	...
     23c:	0000032c 	andeq	r0, r0, ip, lsr #6
     240:	00000344 	andeq	r0, r0, r4, asr #6
     244:	44510001 	ldrbmi	r0, [r1], #-1
     248:	4f000003 	svcmi	0x00000003
     24c:	01000003 	tsteq	r0, r3
     250:	034f5200 	movteq	r5, #61952	; 0xf200
     254:	036c0000 	cmneq	ip, #0
     258:	00040000 	andeq	r0, r4, r0
     25c:	9f5101f3 	svcls	0x005101f3
	...
     268:	0000042c 	andeq	r0, r0, ip, lsr #8
     26c:	00000430 	andeq	r0, r0, r0, lsr r4
     270:	30500001 	subscc	r0, r0, r1
     274:	64000004 	strvs	r0, [r0], #-4
     278:	01000004 	tsteq	r0, r4
     27c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     288:	001c0000 	andseq	r0, ip, r0
     28c:	00020000 	andeq	r0, r2, r0
     290:	001c9f30 	andseq	r9, ip, r0, lsr pc
     294:	005c0000 	subseq	r0, ip, r0
     298:	00010000 	andeq	r0, r1, r0
     29c:	00005c53 	andeq	r5, r0, r3, asr ip
     2a0:	0000cc00 	andeq	ip, r0, r0, lsl #24
     2a4:	73000300 	movwvc	r0, #768	; 0x300
     2a8:	00cc9f78 	sbceq	r9, ip, r8, ror pc
     2ac:	00e00000 	rsceq	r0, r0, r0
     2b0:	00010000 	andeq	r0, r1, r0
     2b4:	0000e053 	andeq	lr, r0, r3, asr r0
     2b8:	0000ec00 	andeq	lr, r0, r0, lsl #24
     2bc:	73000300 	movwvc	r0, #768	; 0x300
     2c0:	00ec9f7f 	rsceq	r9, ip, pc, ror pc
     2c4:	00fc0000 	rscseq	r0, ip, r0
     2c8:	00010000 	andeq	r0, r1, r0
     2cc:	00000053 	andeq	r0, r0, r3, asr r0
	...
     2d8:	00001c00 	andeq	r1, r0, r0, lsl #24
     2dc:	41000400 	tstmi	r0, r0, lsl #8
     2e0:	1c9f244a 	cfldrsne	mvf2, [pc], {74}	; 0x4a
     2e4:	bc000000 	stclt	0, cr0, [r0], {-0}
     2e8:	03000000 	movweq	r0, #0
     2ec:	9f647200 	svcls	0x00647200
     2f0:	000000bc 	strheq	r0, [r0], -ip
     2f4:	000000cc 	andeq	r0, r0, ip, asr #1
     2f8:	64710003 	ldrbtvs	r0, [r1], #-3
     2fc:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     300:	00010000 	andeq	r0, r1, r0
     304:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     310:	00000100 	andeq	r0, r0, r0, lsl #2
     314:	00000108 	andeq	r0, r0, r8, lsl #2
     318:	08530001 	ldmdaeq	r3, {r0}^
     31c:	90000001 	andls	r0, r0, r1
     320:	03000001 	movweq	r0, #1
     324:	9f787300 	svcls	0x00787300
     328:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     32c:	000001c8 	andeq	r0, r0, r8, asr #3
     330:	c8530001 	ldmdagt	r3, {r0}^
     334:	dc000001 	stcle	0, cr0, [r0], {1}
     338:	03000001 	movweq	r0, #1
     33c:	9f7f7300 	svcls	0x007f7300
     340:	000001dc 	ldrdeq	r0, [r0], -ip
     344:	000001e8 	andeq	r0, r0, r8, ror #3
     348:	00530001 	subseq	r0, r3, r1
	...
     354:	90000001 	andls	r0, r0, r1
     358:	03000001 	movweq	r0, #1
     35c:	9f647200 	svcls	0x00647200
     360:	00000190 	muleq	r0, r0, r1
     364:	00000198 	muleq	r0, r8, r1
     368:	68720003 	ldmdavs	r2!, {r0, r1}^
     36c:	0001989f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
     370:	0001a000 	andeq	sl, r1, r0
     374:	72000300 	andvc	r0, r0, #0, 6
     378:	01a09f6c 	roreq	r9, ip, #30
     37c:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     380:	00030000 	andeq	r0, r3, r0
     384:	a49f7072 	ldrge	r7, [pc], #114	; 38c <NOINT+0x2cc>
     388:	a8000001 	stmdage	r0, {r0}
     38c:	03000001 	movweq	r0, #1
     390:	9f707100 	svcls	0x00707100
     394:	000001c0 	andeq	r0, r0, r0, asr #3
     398:	000001ec 	andeq	r0, r0, ip, ror #3
     39c:	00510001 	subseq	r0, r1, r1
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	ec000000 	stc	0, cr0, [r0], {-0}
     3a8:	28000001 	stmdacs	r0, {r0}
     3ac:	01000002 	tsteq	r0, r2
     3b0:	02285300 	eoreq	r5, r8, #0, 6
     3b4:	02b40000 	adcseq	r0, r4, #0
     3b8:	00030000 	andeq	r0, r3, r0
     3bc:	b89f7873 	ldmlt	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
     3c0:	cc000002 	stcgt	0, cr0, [r0], {2}
     3c4:	01000002 	tsteq	r0, r2
     3c8:	02cc5300 	sbceq	r5, ip, #0, 6
     3cc:	02e00000 	rsceq	r0, r0, #0
     3d0:	00030000 	andeq	r0, r3, r0
     3d4:	e09f7f73 	adds	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     3d8:	e8000002 	stmda	r0, {r1}
     3dc:	01000002 	tsteq	r0, r2
     3e0:	00005300 	andeq	r5, r0, r0, lsl #6
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	01ec0000 	mvneq	r0, r0
     3ec:	02a80000 	adceq	r0, r8, #0
     3f0:	00030000 	andeq	r0, r3, r0
     3f4:	a89f6472 	ldmge	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     3f8:	b4000002 	strlt	r0, [r0], #-2
     3fc:	03000002 	movweq	r0, #2
     400:	9f647100 	svcls	0x00647100
     404:	000002c4 	andeq	r0, r0, r4, asr #5
     408:	000002f8 	strdeq	r0, [r0], -r8
     40c:	00510001 	subseq	r0, r1, r1
     410:	00000000 	andeq	r0, r0, r0
     414:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     418:	00000002 	andeq	r0, r0, r2
     41c:	01000003 	tsteq	r0, r3
     420:	03005200 	movweq	r5, #512	; 0x200
     424:	03100000 	tsteq	r0, #0
     428:	00030000 	andeq	r0, r3, r0
     42c:	109f7f72 	addsne	r7, pc, r2, ror pc	; <UNPREDICTABLE>
     430:	2c000003 	stccs	0, cr0, [r0], {3}
     434:	01000003 	tsteq	r0, r3
     438:	00005200 	andeq	r5, r0, r0, lsl #4
     43c:	00000000 	andeq	r0, r0, r0
     440:	02f80000 	rscseq	r0, r8, #0
     444:	031c0000 	tsteq	ip, #0
     448:	00010000 	andeq	r0, r1, r0
     44c:	00000053 	andeq	r0, r0, r3, asr r0
     450:	00000000 	andeq	r0, r0, r0
     454:	00031800 	andeq	r1, r3, r0, lsl #16
     458:	00033000 	andeq	r3, r3, r0
     45c:	30000200 	andcc	r0, r0, r0, lsl #4
     460:	0003309f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     464:	00084400 	andeq	r4, r8, r0, lsl #8
     468:	31000200 	mrscc	r0, R8_usr
     46c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     470:	00000000 	andeq	r0, r0, r0
     474:	00033000 	andeq	r3, r3, r0
     478:	00033800 	andeq	r3, r3, r0, lsl #16
     47c:	30000200 	andcc	r0, r0, r0, lsl #4
     480:	0003389f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     484:	00034000 	andeq	r4, r3, r0
     488:	53000100 	movwpl	r0, #256	; 0x100
     48c:	00000340 	andeq	r0, r0, r0, asr #6
     490:	000003cc 	andeq	r0, r0, ip, asr #7
     494:	78730003 	ldmdavc	r3!, {r0, r1}^
     498:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     49c:	00040400 	andeq	r0, r4, r0, lsl #8
     4a0:	53000100 	movwpl	r0, #256	; 0x100
     4a4:	00000404 	andeq	r0, r0, r4, lsl #8
     4a8:	00000418 	andeq	r0, r0, r8, lsl r4
     4ac:	7f730003 	svcvc	0x00730003
     4b0:	0004189f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     4b4:	00042400 	andeq	r2, r4, r0, lsl #8
     4b8:	53000100 	movwpl	r0, #256	; 0x100
	...
     4c4:	00000330 	andeq	r0, r0, r0, lsr r3
     4c8:	00000338 	andeq	r0, r0, r8, lsr r3
     4cc:	040c0006 	streq	r0, [ip], #-6
     4d0:	9f440011 	svcls	0x00440011
     4d4:	00000338 	andeq	r0, r0, r8, lsr r3
     4d8:	000003cc 	andeq	r0, r0, ip, asr #7
     4dc:	64720003 	ldrbtvs	r0, [r2], #-3
     4e0:	0003cc9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
     4e4:	0003d400 	andeq	sp, r3, r0, lsl #8
     4e8:	72000300 	andvc	r0, r0, #0, 6
     4ec:	03d49f68 	bicseq	r9, r4, #104, 30	; 0x1a0
     4f0:	03d80000 	bicseq	r0, r8, #0
     4f4:	00030000 	andeq	r0, r3, r0
     4f8:	d89f6c72 	ldmle	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
     4fc:	e0000003 	and	r0, r0, r3
     500:	03000003 	movweq	r0, #3
     504:	9f707200 	svcls	0x00707200
     508:	000003e0 	andeq	r0, r0, r0, ror #7
     50c:	000003e4 	andeq	r0, r0, r4, ror #7
     510:	74720003 	ldrbtvc	r0, [r2], #-3
     514:	0003e49f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
     518:	0003e800 	andeq	lr, r3, r0, lsl #16
     51c:	71000300 	mrsvc	r0, LR_irq
     520:	03fc9f74 	mvnseq	r9, #116, 30	; 0x1d0
     524:	04600000 	strbteq	r0, [r0], #-0
     528:	00010000 	andeq	r0, r1, r0
     52c:	00000051 	andeq	r0, r0, r1, asr r0
     530:	00000000 	andeq	r0, r0, r0
     534:	00061800 	andeq	r1, r6, r0, lsl #16
     538:	00061c00 	andeq	r1, r6, r0, lsl #24
     53c:	30000200 	andcc	r0, r0, r0, lsl #4
     540:	00061c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     544:	00062000 	andeq	r2, r6, r0
     548:	31000200 	mrscc	r0, R8_usr
     54c:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     550:	00062400 	andeq	r2, r6, r0, lsl #8
     554:	32000200 	andcc	r0, r0, #0, 4
     558:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     55c:	00062800 	andeq	r2, r6, r0, lsl #16
     560:	33000200 	movwcc	r0, #512	; 0x200
     564:	0006289f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     568:	00084400 	andeq	r4, r8, r0, lsl #8
     56c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00061800 	andeq	r1, r6, r0, lsl #16
     57c:	00061c00 	andeq	r1, r6, r0, lsl #24
     580:	0c000600 	stceq	6, cr0, [r0], {-0}
     584:	44001354 	strmi	r1, [r0], #-852	; 0xfffffcac
     588:	00061c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     58c:	00062000 	andeq	r2, r6, r0
     590:	0c000600 	stceq	6, cr0, [r0], {-0}
     594:	44001358 	strmi	r1, [r0], #-856	; 0xfffffca8
     598:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     59c:	00062400 	andeq	r2, r6, r0, lsl #8
     5a0:	0c000600 	stceq	6, cr0, [r0], {-0}
     5a4:	4400135c 	strmi	r1, [r0], #-860	; 0xfffffca4
     5a8:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     5ac:	00084400 	andeq	r4, r8, r0, lsl #8
     5b0:	0c000600 	stceq	6, cr0, [r0], {-0}
     5b4:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
     5b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     5bc:	00000000 	andeq	r0, r0, r0
     5c0:	00042000 	andeq	r2, r4, r0
     5c4:	00046c00 	andeq	r6, r4, r0, lsl #24
     5c8:	30000200 	andcc	r0, r0, r0, lsl #4
     5cc:	00046c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     5d0:	0004a400 	andeq	sl, r4, r0, lsl #8
     5d4:	31000200 	mrscc	r0, R8_usr
     5d8:	0004a49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     5dc:	0004e800 	andeq	lr, r4, r0, lsl #16
     5e0:	32000200 	andcc	r0, r0, #0, 4
     5e4:	0004e89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     5e8:	00084400 	andeq	r4, r8, r0, lsl #8
     5ec:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     5f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     5f4:	00000000 	andeq	r0, r0, r0
     5f8:	00042000 	andeq	r2, r4, r0
     5fc:	00046c00 	andeq	r6, r4, r0, lsl #24
     600:	0c000600 	stceq	6, cr0, [r0], {-0}
     604:	440012c4 	strmi	r1, [r0], #-708	; 0xfffffd3c
     608:	00046c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     60c:	0004a400 	andeq	sl, r4, r0, lsl #8
     610:	0c000600 	stceq	6, cr0, [r0], {-0}
     614:	440012c8 	strmi	r1, [r0], #-712	; 0xfffffd38
     618:	0004a49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     61c:	0004e800 	andeq	lr, r4, r0, lsl #16
     620:	0c000600 	stceq	6, cr0, [r0], {-0}
     624:	440012cc 	strmi	r1, [r0], #-716	; 0xfffffd34
     628:	0004e89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     62c:	00084400 	andeq	r4, r8, r0, lsl #8
     630:	0c000600 	stceq	6, cr0, [r0], {-0}
     634:	440012d0 	strmi	r1, [r0], #-720	; 0xfffffd30
     638:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     63c:	00000000 	andeq	r0, r0, r0
     640:	0004e800 	andeq	lr, r4, r0, lsl #16
     644:	0004ec00 	andeq	lr, r4, r0, lsl #24
     648:	30000200 	andcc	r0, r0, r0, lsl #4
     64c:	0004ec9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     650:	00084400 	andeq	r4, r8, r0, lsl #8
     654:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     658:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     65c:	00000000 	andeq	r0, r0, r0
     660:	0004e800 	andeq	lr, r4, r0, lsl #16
     664:	0004ec00 	andeq	lr, r4, r0, lsl #24
     668:	0c000600 	stceq	6, cr0, [r0], {-0}
     66c:	440012d4 	strmi	r1, [r0], #-724	; 0xfffffd2c
     670:	0004ec9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     674:	00084400 	andeq	r4, r8, r0, lsl #8
     678:	0c000600 	stceq	6, cr0, [r0], {-0}
     67c:	440012e0 	strmi	r1, [r0], #-736	; 0xfffffd20
     680:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     684:	00000000 	andeq	r0, r0, r0
     688:	0004ec00 	andeq	lr, r4, r0, lsl #24
     68c:	0004f400 	andeq	pc, r4, r0, lsl #8
     690:	30000200 	andcc	r0, r0, r0, lsl #4
     694:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     698:	0004fc00 	andeq	pc, r4, r0, lsl #24
     69c:	32000200 	andcc	r0, r0, #0, 4
     6a0:	0004fc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     6a4:	00084400 	andeq	r4, r8, r0, lsl #8
     6a8:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     6ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     6b0:	00000000 	andeq	r0, r0, r0
     6b4:	0004ec00 	andeq	lr, r4, r0, lsl #24
     6b8:	0004f400 	andeq	pc, r4, r0, lsl #8
     6bc:	0c000600 	stceq	6, cr0, [r0], {-0}
     6c0:	440012e4 	strmi	r1, [r0], #-740	; 0xfffffd1c
     6c4:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     6c8:	0004fc00 	andeq	pc, r4, r0, lsl #24
     6cc:	0c000600 	stceq	6, cr0, [r0], {-0}
     6d0:	440012ec 	strmi	r1, [r0], #-748	; 0xfffffd14
     6d4:	0004fc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     6d8:	00084400 	andeq	r4, r8, r0, lsl #8
     6dc:	0c000600 	stceq	6, cr0, [r0], {-0}
     6e0:	440012f0 	strmi	r1, [r0], #-752	; 0xfffffd10
     6e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     6e8:	00000000 	andeq	r0, r0, r0
     6ec:	0004fc00 	andeq	pc, r4, r0, lsl #24
     6f0:	00054400 	andeq	r4, r5, r0, lsl #8
     6f4:	31000200 	mrscc	r0, R8_usr
     6f8:	0005449f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     6fc:	00054c00 	andeq	r4, r5, r0, lsl #24
     700:	32000200 	andcc	r0, r0, #0, 4
     704:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     708:	00055400 	andeq	r5, r5, r0, lsl #8
     70c:	33000200 	movwcc	r0, #512	; 0x200
     710:	0005549f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     714:	00084400 	andeq	r4, r8, r0, lsl #8
     718:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     71c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     720:	00000000 	andeq	r0, r0, r0
     724:	0004fc00 	andeq	pc, r4, r0, lsl #24
     728:	00054400 	andeq	r4, r5, r0, lsl #8
     72c:	0c000600 	stceq	6, cr0, [r0], {-0}
     730:	440012f8 	strmi	r1, [r0], #-760	; 0xfffffd08
     734:	0005449f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     738:	00054c00 	andeq	r4, r5, r0, lsl #24
     73c:	0c000600 	stceq	6, cr0, [r0], {-0}
     740:	440012fc 	strmi	r1, [r0], #-764	; 0xfffffd04
     744:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     748:	00084400 	andeq	r4, r8, r0, lsl #8
     74c:	0c000600 	stceq	6, cr0, [r0], {-0}
     750:	44001300 	strmi	r1, [r0], #-768	; 0xfffffd00
     754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     758:	00000000 	andeq	r0, r0, r0
     75c:	00055400 	andeq	r5, r5, r0, lsl #8
     760:	00055c00 	andeq	r5, r5, r0, lsl #24
     764:	30000200 	andcc	r0, r0, r0, lsl #4
     768:	00055c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     76c:	00056400 	andeq	r6, r5, r0, lsl #8
     770:	31000200 	mrscc	r0, R8_usr
     774:	0005649f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     778:	00057400 	andeq	r7, r5, r0, lsl #8
     77c:	33000200 	movwcc	r0, #512	; 0x200
     780:	0005749f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     784:	00084400 	andeq	r4, r8, r0, lsl #8
     788:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     78c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     790:	00000000 	andeq	r0, r0, r0
     794:	00055400 	andeq	r5, r5, r0, lsl #8
     798:	00055c00 	andeq	r5, r5, r0, lsl #24
     79c:	0c000600 	stceq	6, cr0, [r0], {-0}
     7a0:	44001304 	strmi	r1, [r0], #-772	; 0xfffffcfc
     7a4:	00055c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     7a8:	00056400 	andeq	r6, r5, r0, lsl #8
     7ac:	0c000600 	stceq	6, cr0, [r0], {-0}
     7b0:	44001308 	strmi	r1, [r0], #-776	; 0xfffffcf8
     7b4:	0005649f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     7b8:	00084400 	andeq	r4, r8, r0, lsl #8
     7bc:	0c000600 	stceq	6, cr0, [r0], {-0}
     7c0:	44001310 	strmi	r1, [r0], #-784	; 0xfffffcf0
     7c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7c8:	00000000 	andeq	r0, r0, r0
     7cc:	00057400 	andeq	r7, r5, r0, lsl #8
     7d0:	00057c00 	andeq	r7, r5, r0, lsl #24
     7d4:	30000200 	andcc	r0, r0, r0, lsl #4
     7d8:	00057c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     7dc:	00058400 	andeq	r8, r5, r0, lsl #8
     7e0:	31000200 	mrscc	r0, R8_usr
     7e4:	0005849f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     7e8:	00058c00 	andeq	r8, r5, r0, lsl #24
     7ec:	32000200 	andcc	r0, r0, #0, 4
     7f0:	00058c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     7f4:	0005c400 	andeq	ip, r5, r0, lsl #8
     7f8:	33000200 	movwcc	r0, #512	; 0x200
     7fc:	0005c49f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     800:	00084400 	andeq	r4, r8, r0, lsl #8
     804:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     808:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     80c:	00000000 	andeq	r0, r0, r0
     810:	00057400 	andeq	r7, r5, r0, lsl #8
     814:	00057c00 	andeq	r7, r5, r0, lsl #24
     818:	0c000600 	stceq	6, cr0, [r0], {-0}
     81c:	44001314 	strmi	r1, [r0], #-788	; 0xfffffcec
     820:	00057c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     824:	00058400 	andeq	r8, r5, r0, lsl #8
     828:	0c000600 	stceq	6, cr0, [r0], {-0}
     82c:	44001318 	strmi	r1, [r0], #-792	; 0xfffffce8
     830:	0005849f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     834:	00058c00 	andeq	r8, r5, r0, lsl #24
     838:	0c000600 	stceq	6, cr0, [r0], {-0}
     83c:	4400131c 	strmi	r1, [r0], #-796	; 0xfffffce4
     840:	00058c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     844:	00084400 	andeq	r4, r8, r0, lsl #8
     848:	0c000600 	stceq	6, cr0, [r0], {-0}
     84c:	44001320 	strmi	r1, [r0], #-800	; 0xfffffce0
     850:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     854:	00000000 	andeq	r0, r0, r0
     858:	0005c400 	andeq	ip, r5, r0, lsl #8
     85c:	0005fc00 	andeq	pc, r5, r0, lsl #24
     860:	31000200 	mrscc	r0, R8_usr
     864:	0005fc9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     868:	00060400 	andeq	r0, r6, r0, lsl #8
     86c:	32000200 	andcc	r0, r0, #0, 4
     870:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     874:	00060800 	andeq	r0, r6, r0, lsl #16
     878:	33000200 	movwcc	r0, #512	; 0x200
     87c:	0006089f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     880:	00084400 	andeq	r4, r8, r0, lsl #8
     884:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     888:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     88c:	00000000 	andeq	r0, r0, r0
     890:	0005c400 	andeq	ip, r5, r0, lsl #8
     894:	0005fc00 	andeq	pc, r5, r0, lsl #24
     898:	0c000600 	stceq	6, cr0, [r0], {-0}
     89c:	44001338 	strmi	r1, [r0], #-824	; 0xfffffcc8
     8a0:	0005fc9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     8a4:	00060400 	andeq	r0, r6, r0, lsl #8
     8a8:	0c000600 	stceq	6, cr0, [r0], {-0}
     8ac:	4400133c 	strmi	r1, [r0], #-828	; 0xfffffcc4
     8b0:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     8b4:	00084400 	andeq	r4, r8, r0, lsl #8
     8b8:	0c000600 	stceq	6, cr0, [r0], {-0}
     8bc:	44001340 	strmi	r1, [r0], #-832	; 0xfffffcc0
     8c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8c4:	00000000 	andeq	r0, r0, r0
     8c8:	00060800 	andeq	r0, r6, r0, lsl #16
     8cc:	00060c00 	andeq	r0, r6, r0, lsl #24
     8d0:	30000200 	andcc	r0, r0, r0, lsl #4
     8d4:	00060c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     8d8:	00061000 	andeq	r1, r6, r0
     8dc:	31000200 	mrscc	r0, R8_usr
     8e0:	0006109f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     8e4:	00061400 	andeq	r1, r6, r0, lsl #8
     8e8:	32000200 	andcc	r0, r0, #0, 4
     8ec:	0006149f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     8f0:	00061800 	andeq	r1, r6, r0, lsl #16
     8f4:	33000200 	movwcc	r0, #512	; 0x200
     8f8:	0006189f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     8fc:	00084400 	andeq	r4, r8, r0, lsl #8
     900:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     904:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     908:	00000000 	andeq	r0, r0, r0
     90c:	00060800 	andeq	r0, r6, r0, lsl #16
     910:	00060c00 	andeq	r0, r6, r0, lsl #24
     914:	0c000600 	stceq	6, cr0, [r0], {-0}
     918:	44001344 	strmi	r1, [r0], #-836	; 0xfffffcbc
     91c:	00060c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     920:	00061000 	andeq	r1, r6, r0
     924:	0c000600 	stceq	6, cr0, [r0], {-0}
     928:	44001348 	strmi	r1, [r0], #-840	; 0xfffffcb8
     92c:	0006109f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     930:	00061400 	andeq	r1, r6, r0, lsl #8
     934:	0c000600 	stceq	6, cr0, [r0], {-0}
     938:	4400134c 	strmi	r1, [r0], #-844	; 0xfffffcb4
     93c:	0006149f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     940:	00084400 	andeq	r4, r8, r0, lsl #8
     944:	0c000600 	stceq	6, cr0, [r0], {-0}
     948:	44001350 	strmi	r1, [r0], #-848	; 0xfffffcb0
     94c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     950:	00000000 	andeq	r0, r0, r0
     954:	00062800 	andeq	r2, r6, r0, lsl #16
     958:	00062c00 	andeq	r2, r6, r0, lsl #24
     95c:	30000200 	andcc	r0, r0, r0, lsl #4
     960:	00062c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     964:	00063400 	andeq	r3, r6, r0, lsl #8
     968:	56000100 	strpl	r0, [r0], -r0, lsl #2
     96c:	00000634 	andeq	r0, r0, r4, lsr r6
     970:	000006c0 	andeq	r0, r0, r0, asr #13
     974:	78760003 	ldmdavc	r6!, {r0, r1}^
     978:	0006e49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     97c:	0006f800 	andeq	pc, r6, r0, lsl #16
     980:	56000100 	strpl	r0, [r0], -r0, lsl #2
     984:	000006f8 	strdeq	r0, [r0], -r8
     988:	0000070c 	andeq	r0, r0, ip, lsl #14
     98c:	7f760003 	svcvc	0x00760003
     990:	00070c9f 	muleq	r7, pc, ip	; <UNPREDICTABLE>
     994:	00072400 	andeq	r2, r7, r0, lsl #8
     998:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     9a4:	00000628 	andeq	r0, r0, r8, lsr #12
     9a8:	0000062c 	andeq	r0, r0, ip, lsr #12
     9ac:	600c0006 	andvs	r0, ip, r6
     9b0:	9f440013 	svcls	0x00440013
     9b4:	0000062c 	andeq	r0, r0, ip, lsr #12
     9b8:	000006c0 	andeq	r0, r0, r0, asr #13
     9bc:	64730003 	ldrbtvs	r0, [r3], #-3
     9c0:	0006c09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     9c4:	0006c800 	andeq	ip, r6, r0, lsl #16
     9c8:	73000300 	movwvc	r0, #768	; 0x300
     9cc:	06c89f68 	strbeq	r9, [r8], r8, ror #30
     9d0:	06cc0000 	strbeq	r0, [ip], r0
     9d4:	00030000 	andeq	r0, r3, r0
     9d8:	cc9f6c73 	ldcgt	12, cr6, [pc], {115}	; 0x73
     9dc:	d4000006 	strle	r0, [r0], #-6
     9e0:	03000006 	movweq	r0, #6
     9e4:	9f707300 	svcls	0x00707300
     9e8:	000006d4 	ldrdeq	r0, [r0], -r4
     9ec:	000006d8 	ldrdeq	r0, [r0], -r8
     9f0:	74730003 	ldrbtvc	r0, [r3], #-3
     9f4:	0006d89f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     9f8:	0006dc00 	andeq	sp, r6, r0, lsl #24
     9fc:	72000300 	andvc	r0, r0, #0, 6
     a00:	06f09f74 			; <UNDEFINED> instruction: 0x06f09f74
     a04:	07180000 	ldreq	r0, [r8, -r0]
     a08:	00010000 	andeq	r0, r1, r0
     a0c:	00000052 	andeq	r0, r0, r2, asr r0
     a10:	00000000 	andeq	r0, r0, r0
     a14:	00072400 	andeq	r2, r7, r0, lsl #8
     a18:	00076400 	andeq	r6, r7, r0, lsl #8
     a1c:	53000100 	movwpl	r0, #256	; 0x100
     a20:	00000764 	andeq	r0, r0, r4, ror #14
     a24:	000007f4 	strdeq	r0, [r0], -r4
     a28:	78730003 	ldmdavc	r3!, {r0, r1}^
     a2c:	0007f49f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
     a30:	00080c00 	andeq	r0, r8, r0, lsl #24
     a34:	53000100 	movwpl	r0, #256	; 0x100
     a38:	0000080c 	andeq	r0, r0, ip, lsl #16
     a3c:	00000820 	andeq	r0, r0, r0, lsr #16
     a40:	7f730003 	svcvc	0x00730003
     a44:	0008209f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     a48:	00082f00 	andeq	r2, r8, r0, lsl #30
     a4c:	53000100 	movwpl	r0, #256	; 0x100
	...
     a58:	00000724 	andeq	r0, r0, r4, lsr #14
     a5c:	000007e4 	andeq	r0, r0, r4, ror #15
     a60:	64720003 	ldrbtvs	r0, [r2], #-3
     a64:	0007e49f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
     a68:	0007f400 	andeq	pc, r7, r0, lsl #8
     a6c:	71000300 	mrsvc	r0, LR_irq
     a70:	08049f64 	stmdaeq	r4, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
     a74:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
     a78:	00010000 	andeq	r0, r1, r0
     a7c:	00000051 	andeq	r0, r0, r1, asr r0
     a80:	00000000 	andeq	r0, r0, r0
     a84:	00084400 	andeq	r4, r8, r0, lsl #8
     a88:	00087300 	andeq	r7, r8, r0, lsl #6
     a8c:	50000100 	andpl	r0, r0, r0, lsl #2
     a90:	00000873 	andeq	r0, r0, r3, ror r8
     a94:	0000088c 	andeq	r0, r0, ip, lsl #17
     a98:	8c540001 	mrrchi	0, 0, r0, r4, cr1
     a9c:	8f000008 	svchi	0x00000008
     aa0:	01000008 	tsteq	r0, r8
     aa4:	088f5000 	stmeq	pc, {ip, lr}	; <UNPREDICTABLE>
     aa8:	08a40000 	stmiaeq	r4!, {}	; <UNPREDICTABLE>
     aac:	00010000 	andeq	r0, r1, r0
     ab0:	0008a454 	andeq	sl, r8, r4, asr r4
     ab4:	0008ac00 	andeq	sl, r8, r0, lsl #24
     ab8:	f3000400 	vshl.u8	d0, d0, d0
     abc:	ac9f5001 	ldcge	0, cr5, [pc], {1}
     ac0:	af000008 	svcge	0x00000008
     ac4:	01000008 	tsteq	r0, r8
     ac8:	08af5000 	stmiaeq	pc!, {ip, lr}	; <UNPREDICTABLE>
     acc:	08b40000 	ldmeq	r4!, {}	; <UNPREDICTABLE>
     ad0:	00010000 	andeq	r0, r1, r0
     ad4:	0008b454 	andeq	fp, r8, r4, asr r4
     ad8:	0008b700 	andeq	fp, r8, r0, lsl #14
     adc:	50000100 	andpl	r0, r0, r0, lsl #2
     ae0:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
     ae4:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     ae8:	bc540001 	mrrclt	0, 0, r0, r4, cr1
     aec:	c0000008 	andgt	r0, r0, r8
     af0:	01000008 	tsteq	r0, r8
     af4:	08c05000 	stmiaeq	r0, {ip, lr}^
     af8:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     afc:	00010000 	andeq	r0, r1, r0
     b00:	00000054 	andeq	r0, r0, r4, asr r0
     b04:	00000000 	andeq	r0, r0, r0
     b08:	00084400 	andeq	r4, r8, r0, lsl #8
     b0c:	00087300 	andeq	r7, r8, r0, lsl #6
     b10:	51000100 	mrspl	r0, (UNDEF: 16)
     b14:	00000873 	andeq	r0, r0, r3, ror r8
     b18:	0000088c 	andeq	r0, r0, ip, lsl #17
     b1c:	01f30004 	mvnseq	r0, r4
     b20:	088c9f51 	stmeq	ip, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     b24:	088f0000 	stmeq	pc, {}	; <UNPREDICTABLE>
     b28:	00010000 	andeq	r0, r1, r0
     b2c:	00088f51 	andeq	r8, r8, r1, asr pc
     b30:	0008ac00 	andeq	sl, r8, r0, lsl #24
     b34:	f3000400 	vshl.u8	d0, d0, d0
     b38:	ac9f5101 	ldfges	f5, [pc], {1}
     b3c:	af000008 	svcge	0x00000008
     b40:	01000008 	tsteq	r0, r8
     b44:	08af5100 	stmiaeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     b48:	08b40000 	ldmeq	r4!, {}	; <UNPREDICTABLE>
     b4c:	00040000 	andeq	r0, r4, r0
     b50:	9f5101f3 	svcls	0x005101f3
     b54:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     b58:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
     b5c:	b7510001 	ldrblt	r0, [r1, -r1]
     b60:	bc000008 	stclt	0, cr0, [r0], {8}
     b64:	04000008 	streq	r0, [r0], #-8
     b68:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     b6c:	0008bc9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     b70:	0008c400 	andeq	ip, r8, r0, lsl #8
     b74:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     b80:	00000844 	andeq	r0, r0, r4, asr #16
     b84:	00000874 	andeq	r0, r0, r4, ror r8
     b88:	9f300002 	svcls	0x00300002
     b8c:	00000874 	andeq	r0, r0, r4, ror r8
     b90:	0000087c 	andeq	r0, r0, ip, ror r8
     b94:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     b98:	90000008 	andls	r0, r0, r8
     b9c:	02000008 	andeq	r0, r0, #8
     ba0:	909f3000 	addsls	r3, pc, r0
     ba4:	98000008 	stmdals	r0, {r3}
     ba8:	01000008 	tsteq	r0, r8
     bac:	08ac5000 	stmiaeq	ip!, {ip, lr}
     bb0:	08b00000 	ldmeq	r0!, {}	; <UNPREDICTABLE>
     bb4:	00020000 	andeq	r0, r2, r0
     bb8:	08b09f30 	ldmeq	r0!, {r4, r5, r8, r9, sl, fp, ip, pc}
     bbc:	08b40000 	ldmeq	r4!, {}	; <UNPREDICTABLE>
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	0008b450 	andeq	fp, r8, r0, asr r4
     bc8:	0008b800 	andeq	fp, r8, r0, lsl #16
     bcc:	30000200 	andcc	r0, r0, r0, lsl #4
     bd0:	0008b89f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     bd4:	0008bc00 	andeq	fp, r8, r0, lsl #24
     bd8:	50000100 	andpl	r0, r0, r0, lsl #2
     bdc:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     be0:	000008c4 	andeq	r0, r0, r4, asr #17
     be4:	9f300002 	svcls	0x00300002
	...
     bf0:	000008c4 	andeq	r0, r0, r4, asr #17
     bf4:	000008f3 	strdeq	r0, [r0], -r3
     bf8:	f3500001 	vhadd.u16	d16, d0, d1
     bfc:	08000008 	stmdaeq	r0, {r3}
     c00:	01000009 	tsteq	r0, r9
     c04:	09085400 	stmdbeq	r8, {sl, ip, lr}
     c08:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     c0c:	00040000 	andeq	r0, r4, r0
     c10:	9f5001f3 	svcls	0x005001f3
     c14:	0000092c 	andeq	r0, r0, ip, lsr #18
     c18:	0000092f 	andeq	r0, r0, pc, lsr #18
     c1c:	2f500001 	svccs	0x00500001
     c20:	34000009 	strcc	r0, [r0], #-9
     c24:	01000009 	tsteq	r0, r9
     c28:	09345400 	ldmdbeq	r4!, {sl, ip, lr}
     c2c:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     c30:	00010000 	andeq	r0, r1, r0
     c34:	00093750 	andeq	r3, r9, r0, asr r7
     c38:	00093c00 	andeq	r3, r9, r0, lsl #24
     c3c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c40:	0000093c 	andeq	r0, r0, ip, lsr r9
     c44:	0000093f 	andeq	r0, r0, pc, lsr r9
     c48:	3f500001 	svccc	0x00500001
     c4c:	44000009 	strmi	r0, [r0], #-9
     c50:	01000009 	tsteq	r0, r9
     c54:	09445400 	stmdbeq	r4, {sl, ip, lr}^
     c58:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
     c5c:	00010000 	andeq	r0, r1, r0
     c60:	00094850 	andeq	r4, r9, r0, asr r8
     c64:	00094c00 	andeq	r4, r9, r0, lsl #24
     c68:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     c74:	000008c4 	andeq	r0, r0, r4, asr #17
     c78:	000008f3 	strdeq	r0, [r0], -r3
     c7c:	f3510001 	vhadd.u16	d16, d1, d1
     c80:	2c000008 	stccs	0, cr0, [r0], {8}
     c84:	04000009 	streq	r0, [r0], #-9
     c88:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     c8c:	00092c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     c90:	00092f00 	andeq	r2, r9, r0, lsl #30
     c94:	51000100 	mrspl	r0, (UNDEF: 16)
     c98:	0000092f 	andeq	r0, r0, pc, lsr #18
     c9c:	00000934 	andeq	r0, r0, r4, lsr r9
     ca0:	01f30004 	mvnseq	r0, r4
     ca4:	09349f51 	ldmdbeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     ca8:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     cac:	00010000 	andeq	r0, r1, r0
     cb0:	00093751 	andeq	r3, r9, r1, asr r7
     cb4:	00093c00 	andeq	r3, r9, r0, lsl #24
     cb8:	f3000400 	vshl.u8	d0, d0, d0
     cbc:	3c9f5101 	ldfccs	f5, [pc], {1}
     cc0:	3f000009 	svccc	0x00000009
     cc4:	01000009 	tsteq	r0, r9
     cc8:	093f5100 	ldmdbeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     ccc:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
     cd0:	00040000 	andeq	r0, r4, r0
     cd4:	9f5101f3 	svcls	0x005101f3
     cd8:	00000944 	andeq	r0, r0, r4, asr #18
     cdc:	0000094c 	andeq	r0, r0, ip, asr #18
     ce0:	00510001 	subseq	r0, r1, r1
     ce4:	00000000 	andeq	r0, r0, r0
     ce8:	d4000000 	strle	r0, [r0], #-0
     cec:	f3000008 	vhadd.u8	d0, d0, d8
     cf0:	01000008 	tsteq	r0, r8
     cf4:	08f35100 	ldmeq	r3!, {r8, ip, lr}^
     cf8:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     cfc:	00040000 	andeq	r0, r4, r0
     d00:	9f5101f3 	svcls	0x005101f3
     d04:	0000092c 	andeq	r0, r0, ip, lsr #18
     d08:	0000092f 	andeq	r0, r0, pc, lsr #18
     d0c:	2f510001 	svccs	0x00510001
     d10:	34000009 	strcc	r0, [r0], #-9
     d14:	04000009 	streq	r0, [r0], #-9
     d18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d1c:	0009349f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     d20:	00093700 	andeq	r3, r9, r0, lsl #14
     d24:	51000100 	mrspl	r0, (UNDEF: 16)
     d28:	00000937 	andeq	r0, r0, r7, lsr r9
     d2c:	0000093c 	andeq	r0, r0, ip, lsr r9
     d30:	01f30004 	mvnseq	r0, r4
     d34:	093c9f51 	ldmdbeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     d38:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     d3c:	00010000 	andeq	r0, r1, r0
     d40:	00093f51 	andeq	r3, r9, r1, asr pc
     d44:	00094400 	andeq	r4, r9, r0, lsl #8
     d48:	f3000400 	vshl.u8	d0, d0, d0
     d4c:	449f5101 	ldrmi	r5, [pc], #257	; d54 <ABORT_STACK_SIZE+0x954>
     d50:	4c000009 	stcmi	0, cr0, [r0], {9}
     d54:	01000009 	tsteq	r0, r9
     d58:	00005100 	andeq	r5, r0, r0, lsl #2
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
     d64:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     d68:	00010000 	andeq	r0, r1, r0
     d6c:	0008f350 	andeq	pc, r8, r0, asr r3	; <UNPREDICTABLE>
     d70:	00090800 	andeq	r0, r9, r0, lsl #16
     d74:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d78:	00000908 	andeq	r0, r0, r8, lsl #18
     d7c:	0000092c 	andeq	r0, r0, ip, lsr #18
     d80:	01f30004 	mvnseq	r0, r4
     d84:	092c9f50 	stmdbeq	ip!, {r4, r6, r8, r9, sl, fp, ip, pc}
     d88:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     d8c:	00010000 	andeq	r0, r1, r0
     d90:	00092f50 	andeq	r2, r9, r0, asr pc
     d94:	00093400 	andeq	r3, r9, r0, lsl #8
     d98:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d9c:	00000934 	andeq	r0, r0, r4, lsr r9
     da0:	00000937 	andeq	r0, r0, r7, lsr r9
     da4:	37500001 	ldrbcc	r0, [r0, -r1]
     da8:	3c000009 	stccc	0, cr0, [r0], {9}
     dac:	01000009 	tsteq	r0, r9
     db0:	093c5400 	ldmdbeq	ip!, {sl, ip, lr}
     db4:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     db8:	00010000 	andeq	r0, r1, r0
     dbc:	00093f50 	andeq	r3, r9, r0, asr pc
     dc0:	00094400 	andeq	r4, r9, r0, lsl #8
     dc4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     dc8:	00000944 	andeq	r0, r0, r4, asr #18
     dcc:	00000948 	andeq	r0, r0, r8, asr #18
     dd0:	48500001 	ldmdami	r0, {r0}^
     dd4:	4c000009 	stcmi	0, cr0, [r0], {9}
     dd8:	01000009 	tsteq	r0, r9
     ddc:	00005400 	andeq	r5, r0, r0, lsl #8
     de0:	00000000 	andeq	r0, r0, r0
     de4:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
     de8:	08f40000 	ldmeq	r4!, {}^	; <UNPREDICTABLE>
     dec:	00020000 	andeq	r0, r2, r0
     df0:	08f49f30 	ldmeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     df4:	08fc0000 	ldmeq	ip!, {}^	; <UNPREDICTABLE>
     df8:	00010000 	andeq	r0, r1, r0
     dfc:	00092c50 	andeq	r2, r9, r0, asr ip
     e00:	00093000 	andeq	r3, r9, r0
     e04:	30000200 	andcc	r0, r0, r0, lsl #4
     e08:	0009309f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     e0c:	00093400 	andeq	r3, r9, r0, lsl #8
     e10:	50000100 	andpl	r0, r0, r0, lsl #2
     e14:	00000934 	andeq	r0, r0, r4, lsr r9
     e18:	00000938 	andeq	r0, r0, r8, lsr r9
     e1c:	9f300002 	svcls	0x00300002
     e20:	00000938 	andeq	r0, r0, r8, lsr r9
     e24:	0000093c 	andeq	r0, r0, ip, lsr r9
     e28:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     e2c:	40000009 	andmi	r0, r0, r9
     e30:	02000009 	andeq	r0, r0, #9
     e34:	409f3000 	addsmi	r3, pc, r0
     e38:	44000009 	strmi	r0, [r0], #-9
     e3c:	01000009 	tsteq	r0, r9
     e40:	09445000 	stmdbeq	r4, {ip, lr}^
     e44:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     e48:	00020000 	andeq	r0, r2, r0
     e4c:	00009f30 	andeq	r9, r0, r0, lsr pc
     e50:	00000000 	andeq	r0, r0, r0
     e54:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     e58:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
     e5c:	00010000 	andeq	r0, r1, r0
     e60:	00097b50 	andeq	r7, r9, r0, asr fp
     e64:	00099000 	andeq	r9, r9, r0
     e68:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e6c:	00000990 	muleq	r0, r0, r9
     e70:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     e74:	01f30004 	mvnseq	r0, r4
     e78:	09b49f50 	ldmibeq	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
     e7c:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
     e80:	00010000 	andeq	r0, r1, r0
     e84:	0009b750 	andeq	fp, r9, r0, asr r7
     e88:	0009bc00 	andeq	fp, r9, r0, lsl #24
     e8c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e90:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     e94:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     e98:	bf500001 	svclt	0x00500001
     e9c:	c4000009 	strgt	r0, [r0], #-9
     ea0:	01000009 	tsteq	r0, r9
     ea4:	09c45400 	stmibeq	r4, {sl, ip, lr}^
     ea8:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
     eac:	00010000 	andeq	r0, r1, r0
     eb0:	0009c750 	andeq	ip, r9, r0, asr r7
     eb4:	0009cc00 	andeq	ip, r9, r0, lsl #24
     eb8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     ebc:	000009cc 	andeq	r0, r0, ip, asr #19
     ec0:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ec4:	d0500001 	subsle	r0, r0, r1
     ec8:	d4000009 	strle	r0, [r0], #-9
     ecc:	01000009 	tsteq	r0, r9
     ed0:	00005400 	andeq	r5, r0, r0, lsl #8
     ed4:	00000000 	andeq	r0, r0, r0
     ed8:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     edc:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
     ee0:	00010000 	andeq	r0, r1, r0
     ee4:	00097b51 	andeq	r7, r9, r1, asr fp
     ee8:	0009b400 	andeq	fp, r9, r0, lsl #8
     eec:	f3000400 	vshl.u8	d0, d0, d0
     ef0:	b49f5101 	ldrlt	r5, [pc], #257	; ef8 <ABORT_STACK_SIZE+0xaf8>
     ef4:	b7000009 	strlt	r0, [r0, -r9]
     ef8:	01000009 	tsteq	r0, r9
     efc:	09b75100 	ldmibeq	r7!, {r8, ip, lr}
     f00:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
     f04:	00040000 	andeq	r0, r4, r0
     f08:	9f5101f3 	svcls	0x005101f3
     f0c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     f10:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     f14:	bf510001 	svclt	0x00510001
     f18:	c4000009 	strgt	r0, [r0], #-9
     f1c:	04000009 	streq	r0, [r0], #-9
     f20:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     f24:	0009c49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     f28:	0009c700 	andeq	ip, r9, r0, lsl #14
     f2c:	51000100 	mrspl	r0, (UNDEF: 16)
     f30:	000009c7 	andeq	r0, r0, r7, asr #19
     f34:	000009cc 	andeq	r0, r0, ip, asr #19
     f38:	01f30004 	mvnseq	r0, r4
     f3c:	09cc9f51 	stmibeq	ip, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     f40:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
     f44:	00010000 	andeq	r0, r1, r0
     f48:	00000051 	andeq	r0, r0, r1, asr r0
     f4c:	00000000 	andeq	r0, r0, r0
     f50:	00095c00 	andeq	r5, r9, r0, lsl #24
     f54:	00097b00 	andeq	r7, r9, r0, lsl #22
     f58:	51000100 	mrspl	r0, (UNDEF: 16)
     f5c:	0000097b 	andeq	r0, r0, fp, ror r9
     f60:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     f64:	01f30004 	mvnseq	r0, r4
     f68:	09b49f51 	ldmibeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     f6c:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
     f70:	00010000 	andeq	r0, r1, r0
     f74:	0009b751 	andeq	fp, r9, r1, asr r7
     f78:	0009bc00 	andeq	fp, r9, r0, lsl #24
     f7c:	f3000400 	vshl.u8	d0, d0, d0
     f80:	bc9f5101 	ldflts	f5, [pc], {1}
     f84:	bf000009 	svclt	0x00000009
     f88:	01000009 	tsteq	r0, r9
     f8c:	09bf5100 	ldmibeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     f90:	09c40000 	stmibeq	r4, {}^	; <UNPREDICTABLE>
     f94:	00040000 	andeq	r0, r4, r0
     f98:	9f5101f3 	svcls	0x005101f3
     f9c:	000009c4 	andeq	r0, r0, r4, asr #19
     fa0:	000009c7 	andeq	r0, r0, r7, asr #19
     fa4:	c7510001 	ldrbgt	r0, [r1, -r1]
     fa8:	cc000009 	stcgt	0, cr0, [r0], {9}
     fac:	04000009 	streq	r0, [r0], #-9
     fb0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fb4:	0009cc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     fb8:	0009d400 	andeq	sp, r9, r0, lsl #8
     fbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     fc8:	0000095c 	andeq	r0, r0, ip, asr r9
     fcc:	0000097b 	andeq	r0, r0, fp, ror r9
     fd0:	7b500001 	blvc	1400fdc <STACK_SIZE+0xc00fdc>
     fd4:	90000009 	andls	r0, r0, r9
     fd8:	01000009 	tsteq	r0, r9
     fdc:	09905400 	ldmibeq	r0, {sl, ip, lr}
     fe0:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     fe4:	00040000 	andeq	r0, r4, r0
     fe8:	9f5001f3 	svcls	0x005001f3
     fec:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     ff0:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     ff4:	b7500001 	ldrblt	r0, [r0, -r1]
     ff8:	bc000009 	stclt	0, cr0, [r0], {9}
     ffc:	01000009 	tsteq	r0, r9
    1000:	09bc5400 	ldmibeq	ip!, {sl, ip, lr}
    1004:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
    1008:	00010000 	andeq	r0, r1, r0
    100c:	0009bf50 	andeq	fp, r9, r0, asr pc
    1010:	0009c400 	andeq	ip, r9, r0, lsl #8
    1014:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1018:	000009c4 	andeq	r0, r0, r4, asr #19
    101c:	000009c7 	andeq	r0, r0, r7, asr #19
    1020:	c7500001 	ldrbgt	r0, [r0, -r1]
    1024:	cc000009 	stcgt	0, cr0, [r0], {9}
    1028:	01000009 	tsteq	r0, r9
    102c:	09cc5400 	stmibeq	ip, {sl, ip, lr}^
    1030:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    1034:	00010000 	andeq	r0, r1, r0
    1038:	0009d050 	andeq	sp, r9, r0, asr r0
    103c:	0009d400 	andeq	sp, r9, r0, lsl #8
    1040:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    104c:	0000095c 	andeq	r0, r0, ip, asr r9
    1050:	0000097c 	andeq	r0, r0, ip, ror r9
    1054:	9f300002 	svcls	0x00300002
    1058:	0000097c 	andeq	r0, r0, ip, ror r9
    105c:	00000984 	andeq	r0, r0, r4, lsl #19
    1060:	b4500001 	ldrblt	r0, [r0], #-1
    1064:	b8000009 	stmdalt	r0, {r0, r3}
    1068:	02000009 	andeq	r0, r0, #9
    106c:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    1070:	bc000009 	stclt	0, cr0, [r0], {9}
    1074:	01000009 	tsteq	r0, r9
    1078:	09bc5000 	ldmibeq	ip!, {ip, lr}
    107c:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
    1080:	00020000 	andeq	r0, r2, r0
    1084:	09c09f30 	stmibeq	r0, {r4, r5, r8, r9, sl, fp, ip, pc}^
    1088:	09c40000 	stmibeq	r4, {}^	; <UNPREDICTABLE>
    108c:	00010000 	andeq	r0, r1, r0
    1090:	0009c450 	andeq	ip, r9, r0, asr r4
    1094:	0009c800 	andeq	ip, r9, r0, lsl #16
    1098:	30000200 	andcc	r0, r0, r0, lsl #4
    109c:	0009c89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    10a0:	0009cc00 	andeq	ip, r9, r0, lsl #24
    10a4:	50000100 	andpl	r0, r0, r0, lsl #2
    10a8:	000009cc 	andeq	r0, r0, ip, asr #19
    10ac:	000009d4 	ldrdeq	r0, [r0], -r4
    10b0:	9f300002 	svcls	0x00300002
	...
    10bc:	000009d4 	ldrdeq	r0, [r0], -r4
    10c0:	00000a03 	andeq	r0, r0, r3, lsl #20
    10c4:	03500001 	cmpeq	r0, #1
    10c8:	1800000a 	stmdane	r0, {r1, r3}
    10cc:	0100000a 	tsteq	r0, sl
    10d0:	0a185400 	beq	6160d8 <IRQ_STACK_SIZE+0x60e0d8>
    10d4:	0a3c0000 	beq	f010dc <STACK_SIZE+0x7010dc>
    10d8:	00040000 	andeq	r0, r4, r0
    10dc:	9f5001f3 	svcls	0x005001f3
    10e0:	00000a3c 	andeq	r0, r0, ip, lsr sl
    10e4:	00000a3f 	andeq	r0, r0, pc, lsr sl
    10e8:	3f500001 	svccc	0x00500001
    10ec:	4400000a 	strmi	r0, [r0], #-10
    10f0:	0100000a 	tsteq	r0, sl
    10f4:	0a445400 	beq	11160fc <STACK_SIZE+0x9160fc>
    10f8:	0a470000 	beq	11c1100 <STACK_SIZE+0x9c1100>
    10fc:	00010000 	andeq	r0, r1, r0
    1100:	000a4750 	andeq	r4, sl, r0, asr r7
    1104:	000a4c00 	andeq	r4, sl, r0, lsl #24
    1108:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    110c:	00000a4c 	andeq	r0, r0, ip, asr #20
    1110:	00000a4f 	andeq	r0, r0, pc, asr #20
    1114:	4f500001 	svcmi	0x00500001
    1118:	5400000a 	strpl	r0, [r0], #-10
    111c:	0100000a 	tsteq	r0, sl
    1120:	0a545400 	beq	1516128 <STACK_SIZE+0xd16128>
    1124:	0a580000 	beq	160112c <STACK_SIZE+0xe0112c>
    1128:	00010000 	andeq	r0, r1, r0
    112c:	000a5850 	andeq	r5, sl, r0, asr r8
    1130:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1134:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1140:	000009d4 	ldrdeq	r0, [r0], -r4
    1144:	00000a03 	andeq	r0, r0, r3, lsl #20
    1148:	03510001 	cmpeq	r1, #1
    114c:	3c00000a 	stccc	0, cr0, [r0], {10}
    1150:	0400000a 	streq	r0, [r0], #-10
    1154:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1158:	000a3c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    115c:	000a3f00 	andeq	r3, sl, r0, lsl #30
    1160:	51000100 	mrspl	r0, (UNDEF: 16)
    1164:	00000a3f 	andeq	r0, r0, pc, lsr sl
    1168:	00000a44 	andeq	r0, r0, r4, asr #20
    116c:	01f30004 	mvnseq	r0, r4
    1170:	0a449f51 	beq	1128ebc <STACK_SIZE+0x928ebc>
    1174:	0a470000 	beq	11c117c <STACK_SIZE+0x9c117c>
    1178:	00010000 	andeq	r0, r1, r0
    117c:	000a4751 	andeq	r4, sl, r1, asr r7
    1180:	000a4c00 	andeq	r4, sl, r0, lsl #24
    1184:	f3000400 	vshl.u8	d0, d0, d0
    1188:	4c9f5101 	ldfmis	f5, [pc], {1}
    118c:	4f00000a 	svcmi	0x0000000a
    1190:	0100000a 	tsteq	r0, sl
    1194:	0a4f5100 	beq	13d559c <STACK_SIZE+0xbd559c>
    1198:	0a540000 	beq	15011a0 <STACK_SIZE+0xd011a0>
    119c:	00040000 	andeq	r0, r4, r0
    11a0:	9f5101f3 	svcls	0x005101f3
    11a4:	00000a54 	andeq	r0, r0, r4, asr sl
    11a8:	00000a5c 	andeq	r0, r0, ip, asr sl
    11ac:	00510001 	subseq	r0, r1, r1
    11b0:	00000000 	andeq	r0, r0, r0
    11b4:	e4000000 	str	r0, [r0], #-0
    11b8:	03000009 	movweq	r0, #9
    11bc:	0100000a 	tsteq	r0, sl
    11c0:	0a035100 	beq	d55c8 <IRQ_STACK_SIZE+0xcd5c8>
    11c4:	0a3c0000 	beq	f011cc <STACK_SIZE+0x7011cc>
    11c8:	00040000 	andeq	r0, r4, r0
    11cc:	9f5101f3 	svcls	0x005101f3
    11d0:	00000a3c 	andeq	r0, r0, ip, lsr sl
    11d4:	00000a3f 	andeq	r0, r0, pc, lsr sl
    11d8:	3f510001 	svccc	0x00510001
    11dc:	4400000a 	strmi	r0, [r0], #-10
    11e0:	0400000a 	streq	r0, [r0], #-10
    11e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11e8:	000a449f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    11ec:	000a4700 	andeq	r4, sl, r0, lsl #14
    11f0:	51000100 	mrspl	r0, (UNDEF: 16)
    11f4:	00000a47 	andeq	r0, r0, r7, asr #20
    11f8:	00000a4c 	andeq	r0, r0, ip, asr #20
    11fc:	01f30004 	mvnseq	r0, r4
    1200:	0a4c9f51 	beq	1328f4c <STACK_SIZE+0xb28f4c>
    1204:	0a4f0000 	beq	13c120c <STACK_SIZE+0xbc120c>
    1208:	00010000 	andeq	r0, r1, r0
    120c:	000a4f51 	andeq	r4, sl, r1, asr pc
    1210:	000a5400 	andeq	r5, sl, r0, lsl #8
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	549f5101 	ldrpl	r5, [pc], #257	; 1220 <ABORT_STACK_SIZE+0xe20>
    121c:	5c00000a 	stcpl	0, cr0, [r0], {10}
    1220:	0100000a 	tsteq	r0, sl
    1224:	00005100 	andeq	r5, r0, r0, lsl #2
    1228:	00000000 	andeq	r0, r0, r0
    122c:	09e40000 	stmibeq	r4!, {}^	; <UNPREDICTABLE>
    1230:	0a030000 	beq	c1238 <IRQ_STACK_SIZE+0xb9238>
    1234:	00010000 	andeq	r0, r1, r0
    1238:	000a0350 	andeq	r0, sl, r0, asr r3
    123c:	000a1800 	andeq	r1, sl, r0, lsl #16
    1240:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1244:	00000a18 	andeq	r0, r0, r8, lsl sl
    1248:	00000a3c 	andeq	r0, r0, ip, lsr sl
    124c:	01f30004 	mvnseq	r0, r4
    1250:	0a3c9f50 	beq	f28f98 <STACK_SIZE+0x728f98>
    1254:	0a3f0000 	beq	fc125c <STACK_SIZE+0x7c125c>
    1258:	00010000 	andeq	r0, r1, r0
    125c:	000a3f50 	andeq	r3, sl, r0, asr pc
    1260:	000a4400 	andeq	r4, sl, r0, lsl #8
    1264:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1268:	00000a44 	andeq	r0, r0, r4, asr #20
    126c:	00000a47 	andeq	r0, r0, r7, asr #20
    1270:	47500001 	ldrbmi	r0, [r0, -r1]
    1274:	4c00000a 	stcmi	0, cr0, [r0], {10}
    1278:	0100000a 	tsteq	r0, sl
    127c:	0a4c5400 	beq	1316284 <STACK_SIZE+0xb16284>
    1280:	0a4f0000 	beq	13c1288 <STACK_SIZE+0xbc1288>
    1284:	00010000 	andeq	r0, r1, r0
    1288:	000a4f50 	andeq	r4, sl, r0, asr pc
    128c:	000a5400 	andeq	r5, sl, r0, lsl #8
    1290:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1294:	00000a54 	andeq	r0, r0, r4, asr sl
    1298:	00000a58 	andeq	r0, r0, r8, asr sl
    129c:	58500001 	ldmdapl	r0, {r0}^
    12a0:	5c00000a 	stcpl	0, cr0, [r0], {10}
    12a4:	0100000a 	tsteq	r0, sl
    12a8:	00005400 	andeq	r5, r0, r0, lsl #8
    12ac:	00000000 	andeq	r0, r0, r0
    12b0:	09e40000 	stmibeq	r4!, {}^	; <UNPREDICTABLE>
    12b4:	0a040000 	beq	1012bc <IRQ_STACK_SIZE+0xf92bc>
    12b8:	00020000 	andeq	r0, r2, r0
    12bc:	0a049f30 	beq	128f84 <IRQ_STACK_SIZE+0x120f84>
    12c0:	0a0c0000 	beq	3012c8 <IRQ_STACK_SIZE+0x2f92c8>
    12c4:	00010000 	andeq	r0, r1, r0
    12c8:	000a3c50 	andeq	r3, sl, r0, asr ip
    12cc:	000a4000 	andeq	r4, sl, r0
    12d0:	30000200 	andcc	r0, r0, r0, lsl #4
    12d4:	000a409f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    12d8:	000a4400 	andeq	r4, sl, r0, lsl #8
    12dc:	50000100 	andpl	r0, r0, r0, lsl #2
    12e0:	00000a44 	andeq	r0, r0, r4, asr #20
    12e4:	00000a48 	andeq	r0, r0, r8, asr #20
    12e8:	9f300002 	svcls	0x00300002
    12ec:	00000a48 	andeq	r0, r0, r8, asr #20
    12f0:	00000a4c 	andeq	r0, r0, ip, asr #20
    12f4:	4c500001 	mrrcmi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    12f8:	5000000a 	andpl	r0, r0, sl
    12fc:	0200000a 	andeq	r0, r0, #10
    1300:	509f3000 	addspl	r3, pc, r0
    1304:	5400000a 	strpl	r0, [r0], #-10
    1308:	0100000a 	tsteq	r0, sl
    130c:	0a545000 	beq	1515314 <STACK_SIZE+0xd15314>
    1310:	0a5c0000 	beq	1701318 <STACK_SIZE+0xf01318>
    1314:	00020000 	andeq	r0, r2, r0
    1318:	00009f30 	andeq	r9, r0, r0, lsr pc
    131c:	00000000 	andeq	r0, r0, r0
    1320:	0b140000 	bleq	501328 <IRQ_STACK_SIZE+0x4f9328>
    1324:	0b1c0000 	bleq	70132c <IRQ_STACK_SIZE+0x6f932c>
    1328:	00010000 	andeq	r0, r1, r0
    132c:	000b1c50 	andeq	r1, fp, r0, asr ip
    1330:	000b3000 	andeq	r3, fp, r0
    1334:	f3000400 	vshl.u8	d0, d0, d0
    1338:	009f5001 	addseq	r5, pc, r1
    133c:	00000000 	andeq	r0, r0, r0
    1340:	30000000 	andcc	r0, r0, r0
    1344:	4000000b 	andmi	r0, r0, fp
    1348:	0100000b 	tsteq	r0, fp
    134c:	0b405000 	bleq	1015354 <STACK_SIZE+0x815354>
    1350:	0b640000 	bleq	1901358 <STACK_SIZE+0x1101358>
    1354:	00040000 	andeq	r0, r4, r0
    1358:	9f5001f3 	svcls	0x005001f3
	...
    1364:	00000b94 	muleq	r0, r4, fp
    1368:	00000b9c 	muleq	r0, ip, fp
    136c:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1370:	b000000b 	andlt	r0, r0, fp
    1374:	0400000b 	streq	r0, [r0], #-11
    1378:	5001f300 	andpl	pc, r1, r0, lsl #6
    137c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1380:	00000000 	andeq	r0, r0, r0
    1384:	000bb000 	andeq	fp, fp, r0
    1388:	000bb400 	andeq	fp, fp, r0, lsl #8
    138c:	50000100 	andpl	r0, r0, r0, lsl #2
    1390:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    1394:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1398:	01f30004 	mvnseq	r0, r4
    139c:	00009f50 	andeq	r9, r0, r0, asr pc
    13a0:	00000000 	andeq	r0, r0, r0
    13a4:	0bb00000 	bleq	fec013ac <IRQ_STACK_BASE+0xbac013ac>
    13a8:	0bc00000 	bleq	ff0013b0 <IRQ_STACK_BASE+0xbb0013b0>
    13ac:	00010000 	andeq	r0, r1, r0
    13b0:	000bc051 	andeq	ip, fp, r1, asr r0
    13b4:	000bd000 	andeq	sp, fp, r0
    13b8:	f3000400 	vshl.u8	d0, d0, d0
    13bc:	009f5101 	addseq	r5, pc, r1, lsl #2
    13c0:	00000000 	andeq	r0, r0, r0
    13c4:	d0000000 	andle	r0, r0, r0
    13c8:	e000000b 	and	r0, r0, fp
    13cc:	0100000b 	tsteq	r0, fp
    13d0:	0be05000 	bleq	ff8153d8 <IRQ_STACK_BASE+0xbb8153d8>
    13d4:	0c040000 	stceq	0, cr0, [r4], {-0}
    13d8:	00040000 	andeq	r0, r4, r0
    13dc:	9f5001f3 	svcls	0x005001f3
	...
    13e8:	00000c34 	andeq	r0, r0, r4, lsr ip
    13ec:	00000c3c 	andeq	r0, r0, ip, lsr ip
    13f0:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    13f4:	5000000c 	andpl	r0, r0, ip
    13f8:	0400000c 	streq	r0, [r0], #-12
    13fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1400:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1404:	00000000 	andeq	r0, r0, r0
    1408:	000c5000 	andeq	r5, ip, r0
    140c:	000c5400 	andeq	r5, ip, r0, lsl #8
    1410:	50000100 	andpl	r0, r0, r0, lsl #2
    1414:	00000c54 	andeq	r0, r0, r4, asr ip
    1418:	00000c70 	andeq	r0, r0, r0, ror ip
    141c:	01f30004 	mvnseq	r0, r4
    1420:	00009f50 	andeq	r9, r0, r0, asr pc
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0c500000 	mraeq	r0, r0, acc0
    142c:	0c600000 	stcleq	0, cr0, [r0], #-0
    1430:	00010000 	andeq	r0, r1, r0
    1434:	000c6051 	andeq	r6, ip, r1, asr r0
    1438:	000c7000 	andeq	r7, ip, r0
    143c:	f3000400 	vshl.u8	d0, d0, d0
    1440:	009f5101 	addseq	r5, pc, r1, lsl #2
    1444:	00000000 	andeq	r0, r0, r0
    1448:	70000000 	andvc	r0, r0, r0
    144c:	8000000c 	andhi	r0, r0, ip
    1450:	0100000c 	tsteq	r0, ip
    1454:	0c805000 	stceq	0, cr5, [r0], {0}
    1458:	0ca40000 	stceq	0, cr0, [r4]
    145c:	00040000 	andeq	r0, r4, r0
    1460:	9f5001f3 	svcls	0x005001f3
	...
    146c:	00000ca4 	andeq	r0, r0, r4, lsr #25
    1470:	00000ca8 	andeq	r0, r0, r8, lsr #25
    1474:	a8500001 	ldmdage	r0, {r0}^
    1478:	c000000c 	andgt	r0, r0, ip
    147c:	0400000c 	streq	r0, [r0], #-12
    1480:	5001f300 	andpl	pc, r1, r0, lsl #6
    1484:	000cc09f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
    1488:	000ce800 	andeq	lr, ip, r0, lsl #16
    148c:	f3000900 	vmls.i8	d0, d0, d0
    1490:	80115001 	andshi	r5, r1, r1
    1494:	9f1a4080 	svcls	0x001a4080
	...
    14a0:	00000ca4 	andeq	r0, r0, r4, lsr #25
    14a4:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    14a8:	b0510001 	subslt	r0, r1, r1
    14ac:	e800000c 	stmda	r0, {r2, r3}
    14b0:	0400000c 	streq	r0, [r0], #-12
    14b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    14b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    14bc:	00000000 	andeq	r0, r0, r0
    14c0:	000ca400 	andeq	sl, ip, r0, lsl #8
    14c4:	000cac00 	andeq	sl, ip, r0, lsl #24
    14c8:	52000100 	andpl	r0, r0, #0, 2
    14cc:	00000cac 	andeq	r0, r0, ip, lsr #25
    14d0:	00000cc0 	andeq	r0, r0, r0, asr #25
    14d4:	01f30004 	mvnseq	r0, r4
    14d8:	0cc09f52 	stcleq	15, cr9, [r0], {82}	; 0x52
    14dc:	0ce40000 	stcleq	0, cr0, [r4]
    14e0:	00010000 	andeq	r0, r1, r0
    14e4:	000ce454 	andeq	lr, ip, r4, asr r4
    14e8:	000ce800 	andeq	lr, ip, r0, lsl #16
    14ec:	f3000800 	vsub.i8	d0, d0, d0
    14f0:	25445201 	strbcs	r5, [r4, #-513]	; 0xfffffdff
    14f4:	009f2444 	addseq	r2, pc, r4, asr #8
    14f8:	00000000 	andeq	r0, r0, r0
    14fc:	c4000000 	strgt	r0, [r0], #-0
    1500:	c800000c 	stmdagt	r0, {r2, r3}
    1504:	0200000c 	andeq	r0, r0, #12
    1508:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    150c:	d000000c 	andle	r0, r0, ip
    1510:	0100000c 	tsteq	r0, ip
    1514:	0cd05200 	lfmeq	f5, 2, [r0], {0}
    1518:	0cdc0000 	ldcleq	0, cr0, [ip], {0}
    151c:	00030000 	andeq	r0, r3, r0
    1520:	dc9f7f72 	ldcle	15, cr7, [pc], {114}	; 0x72
    1524:	e800000c 	stmda	r0, {r2, r3}
    1528:	0100000c 	tsteq	r0, ip
    152c:	00005200 	andeq	r5, r0, r0, lsl #4
    1530:	00000000 	andeq	r0, r0, r0
    1534:	0ce80000 	stcleq	0, cr0, [r8]
    1538:	0cec0000 	stcleq	0, cr0, [ip]
    153c:	00010000 	andeq	r0, r1, r0
    1540:	000cec50 	andeq	lr, ip, r0, asr ip
    1544:	000d0000 	andeq	r0, sp, r0
    1548:	f3000400 	vshl.u8	d0, d0, d0
    154c:	009f5001 	addseq	r5, pc, r1
    1550:	3000000d 	andcc	r0, r0, sp
    1554:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1558:	5001f300 	andpl	pc, r1, r0, lsl #6
    155c:	40808011 	addmi	r8, r0, r1, lsl r0
    1560:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1564:	00000000 	andeq	r0, r0, r0
    1568:	0ce80000 	stcleq	0, cr0, [r8]
    156c:	0cfc0000 	ldcleq	0, cr0, [ip]
    1570:	00010000 	andeq	r0, r1, r0
    1574:	000cfc51 	andeq	pc, ip, r1, asr ip	; <UNPREDICTABLE>
    1578:	000d3000 	andeq	r3, sp, r0
    157c:	f3000400 	vshl.u8	d0, d0, d0
    1580:	009f5101 	addseq	r5, pc, r1, lsl #2
    1584:	00000000 	andeq	r0, r0, r0
    1588:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    158c:	f400000c 	vst4.8	{d0-d3}, [r0], ip
    1590:	0100000c 	tsteq	r0, ip
    1594:	0cf45200 	lfmeq	f5, 2, [r4]
    1598:	0d000000 	stceq	0, cr0, [r0, #-0]
    159c:	00040000 	andeq	r0, r4, r0
    15a0:	9f5201f3 	svcls	0x005201f3
    15a4:	00000d00 	andeq	r0, r0, r0, lsl #26
    15a8:	00000d2c 	andeq	r0, r0, ip, lsr #26
    15ac:	2c540001 	mrrccs	0, 0, r0, r4, cr1
    15b0:	3000000d 	andcc	r0, r0, sp
    15b4:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    15b8:	5201f300 	andpl	pc, r1, #0, 6
    15bc:	24442544 	strbcs	r2, [r4], #-1348	; 0xfffffabc
    15c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	000d0c00 	andeq	r0, sp, r0, lsl #24
    15cc:	000d1000 	andeq	r1, sp, r0
    15d0:	30000200 	andcc	r0, r0, r0, lsl #4
    15d4:	000d109f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    15d8:	000d1800 	andeq	r1, sp, r0, lsl #16
    15dc:	52000100 	andpl	r0, r0, #0, 2
    15e0:	00000d18 	andeq	r0, r0, r8, lsl sp
    15e4:	00000d24 	andeq	r0, r0, r4, lsr #26
    15e8:	7f720003 	svcvc	0x00720003
    15ec:	000d249f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    15f0:	000d3000 	andeq	r3, sp, r0
    15f4:	52000100 	andpl	r0, r0, #0, 2
	...
    1600:	00000d48 	andeq	r0, r0, r8, asr #26
    1604:	00000dd4 	ldrdeq	r0, [r0], -r4
    1608:	00560001 	subseq	r0, r6, r1
    160c:	00000000 	andeq	r0, r0, r0
    1610:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1614:	5000000d 	andpl	r0, r0, sp
    1618:	0200000d 	andeq	r0, r0, #13
    161c:	509f3000 	addspl	r3, pc, r0
    1620:	5800000d 	stmdapl	r0, {r0, r2, r3}
    1624:	0100000d 	tsteq	r0, sp
    1628:	0d585400 	cfldrdeq	mvd5, [r8, #-0]
    162c:	0d5c0000 	ldcleq	0, cr0, [ip, #-0]
    1630:	00030000 	andeq	r0, r3, r0
    1634:	5c9f7f74 	ldcpl	15, cr7, [pc], {116}	; 0x74
    1638:	d400000d 	strle	r0, [r0], #-13
    163c:	0100000d 	tsteq	r0, sp
    1640:	00005400 	andeq	r5, r0, r0, lsl #8
    1644:	00000000 	andeq	r0, r0, r0
    1648:	0df40000 	ldcleq	0, cr0, [r4]
    164c:	0e7c0000 	cdpeq	0, 7, cr0, cr12, cr0, {0}
    1650:	00010000 	andeq	r0, r1, r0
    1654:	00000056 	andeq	r0, r0, r6, asr r0
    1658:	00000000 	andeq	r0, r0, r0
    165c:	000df400 	andeq	pc, sp, r0, lsl #8
    1660:	000dfc00 	andeq	pc, sp, r0, lsl #24
    1664:	30000200 	andcc	r0, r0, r0, lsl #4
    1668:	000dfc9f 	muleq	sp, pc, ip	; <UNPREDICTABLE>
    166c:	000e0400 	andeq	r0, lr, r0, lsl #8
    1670:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1674:	00000e04 	andeq	r0, r0, r4, lsl #28
    1678:	00000e08 	andeq	r0, r0, r8, lsl #28
    167c:	7f740003 	svcvc	0x00740003
    1680:	000e089f 	muleq	lr, pc, r8	; <UNPREDICTABLE>
    1684:	000e4c00 	andeq	r4, lr, r0, lsl #24
    1688:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1694:	00000e70 	andeq	r0, r0, r0, ror lr
    1698:	00000e7c 	andeq	r0, r0, ip, ror lr
    169c:	9f300002 	svcls	0x00300002
    16a0:	00000e7c 	andeq	r0, r0, ip, ror lr
    16a4:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
    16a8:	bc530001 	mrrclt	0, 0, r0, r3, cr1
    16ac:	2c00000e 	stccs	0, cr0, [r0], {14}
    16b0:	0300000f 	movweq	r0, #15
    16b4:	9f787300 	svcls	0x00787300
    16b8:	00000f2c 	andeq	r0, r0, ip, lsr #30
    16bc:	00000f40 	andeq	r0, r0, r0, asr #30
    16c0:	40530001 	subsmi	r0, r3, r1
    16c4:	5000000f 	andpl	r0, r0, pc
    16c8:	0300000f 	movweq	r0, #15
    16cc:	9f7f7300 	svcls	0x007f7300
    16d0:	00000f50 	andeq	r0, r0, r0, asr pc
    16d4:	00000f5c 	andeq	r0, r0, ip, asr pc
    16d8:	00530001 	subseq	r0, r3, r1
    16dc:	00000000 	andeq	r0, r0, r0
    16e0:	70000000 	andvc	r0, r0, r0
    16e4:	7c00000e 	stcvc	0, cr0, [r0], {14}
    16e8:	0400000e 	streq	r0, [r0], #-14
    16ec:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
    16f0:	000e7c9f 	muleq	lr, pc, ip	; <UNPREDICTABLE>
    16f4:	000f1c00 	andeq	r1, pc, r0, lsl #24
    16f8:	72000300 	andvc	r0, r0, #0, 6
    16fc:	0f1c9f64 	svceq	0x001c9f64
    1700:	0f2c0000 	svceq	0x002c0000
    1704:	00030000 	andeq	r0, r3, r0
    1708:	389f6471 	ldmcc	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    170c:	6000000f 	andvs	r0, r0, pc
    1710:	0100000f 	tsteq	r0, pc
    1714:	00005100 	andeq	r5, r0, r0, lsl #2
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0f600000 	svceq	0x00600000
    1720:	0f680000 	svceq	0x00680000
    1724:	00010000 	andeq	r0, r1, r0
    1728:	000f6853 	andeq	r6, pc, r3, asr r8	; <UNPREDICTABLE>
    172c:	000ff000 	andeq	pc, pc, r0
    1730:	73000300 	movwvc	r0, #768	; 0x300
    1734:	10149f78 	andsne	r9, r4, r8, ror pc
    1738:	10280000 	eorne	r0, r8, r0
    173c:	00010000 	andeq	r0, r1, r0
    1740:	00102853 	andseq	r2, r0, r3, asr r8
    1744:	00103c00 	andseq	r3, r0, r0, lsl #24
    1748:	73000300 	movwvc	r0, #768	; 0x300
    174c:	103c9f7f 	eorsne	r9, ip, pc, ror pc
    1750:	10480000 	subne	r0, r8, r0
    1754:	00010000 	andeq	r0, r1, r0
    1758:	00000053 	andeq	r0, r0, r3, asr r0
    175c:	00000000 	andeq	r0, r0, r0
    1760:	000f6000 	andeq	r6, pc, r0
    1764:	000ff000 	andeq	pc, pc, r0
    1768:	72000300 	andvc	r0, r0, #0, 6
    176c:	0ff09f64 	svceq	0x00f09f64
    1770:	0ff80000 	svceq	0x00f80000
    1774:	00030000 	andeq	r0, r3, r0
    1778:	f89f6872 			; <UNDEFINED> instruction: 0xf89f6872
    177c:	0000000f 	andeq	r0, r0, pc
    1780:	03000010 	movweq	r0, #16
    1784:	9f6c7200 	svcls	0x006c7200
    1788:	00001000 	andeq	r1, r0, r0
    178c:	00001004 	andeq	r1, r0, r4
    1790:	70720003 	rsbsvc	r0, r2, r3
    1794:	0010049f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    1798:	00100800 	andseq	r0, r0, r0, lsl #16
    179c:	71000300 	mrsvc	r0, LR_irq
    17a0:	10209f70 	eorne	r9, r0, r0, ror pc
    17a4:	104c0000 	subne	r0, ip, r0
    17a8:	00010000 	andeq	r0, r1, r0
    17ac:	00000051 	andeq	r0, r0, r1, asr r0
    17b0:	00000000 	andeq	r0, r0, r0
    17b4:	00104c00 	andseq	r4, r0, r0, lsl #24
    17b8:	00108800 	andseq	r8, r0, r0, lsl #16
    17bc:	53000100 	movwpl	r0, #256	; 0x100
    17c0:	00001088 	andeq	r1, r0, r8, lsl #1
    17c4:	00001114 	andeq	r1, r0, r4, lsl r1
    17c8:	78730003 	ldmdavc	r3!, {r0, r1}^
    17cc:	0011189f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    17d0:	00112c00 	andseq	r2, r1, r0, lsl #24
    17d4:	53000100 	movwpl	r0, #256	; 0x100
    17d8:	0000112c 	andeq	r1, r0, ip, lsr #2
    17dc:	00001140 	andeq	r1, r0, r0, asr #2
    17e0:	7f730003 	svcvc	0x00730003
    17e4:	0011409f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    17e8:	00114800 	andseq	r4, r1, r0, lsl #16
    17ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    17f8:	0000104c 	andeq	r1, r0, ip, asr #32
    17fc:	00001108 	andeq	r1, r0, r8, lsl #2
    1800:	64720003 	ldrbtvs	r0, [r2], #-3
    1804:	0011089f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    1808:	00111400 	andseq	r1, r1, r0, lsl #8
    180c:	71000300 	mrsvc	r0, LR_irq
    1810:	11249f64 	teqne	r4, r4, ror #30
    1814:	11580000 	cmpne	r8, r0
    1818:	00010000 	andeq	r0, r1, r0
    181c:	00000051 	andeq	r0, r0, r1, asr r0
    1820:	00000000 	andeq	r0, r0, r0
    1824:	00115800 	andseq	r5, r1, r0, lsl #16
    1828:	00116000 	andseq	r6, r1, r0
    182c:	52000100 	andpl	r0, r0, #0, 2
    1830:	00001160 	andeq	r1, r0, r0, ror #2
    1834:	00001170 	andeq	r1, r0, r0, ror r1
    1838:	7f720003 	svcvc	0x00720003
    183c:	0011709f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    1840:	00118c00 	andseq	r8, r1, r0, lsl #24
    1844:	52000100 	andpl	r0, r0, #0, 2
	...
    1850:	00001158 	andeq	r1, r0, r8, asr r1
    1854:	0000117c 	andeq	r1, r0, ip, ror r1
    1858:	00530001 	subseq	r0, r3, r1
    185c:	00000000 	andeq	r0, r0, r0
    1860:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1864:	90000011 	andls	r0, r0, r1, lsl r0
    1868:	02000011 	andeq	r0, r0, #17
    186c:	909f3000 	addsls	r3, pc, r0
    1870:	b4000011 	strlt	r0, [r0], #-17	; 0xffffffef
    1874:	02000016 	andeq	r0, r0, #22
    1878:	009f3100 	addseq	r3, pc, r0, lsl #2
    187c:	00000000 	andeq	r0, r0, r0
    1880:	90000000 	andls	r0, r0, r0
    1884:	98000011 	stmdals	r0, {r0, r4}
    1888:	02000011 	andeq	r0, r0, #17
    188c:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
    1890:	a0000011 	andge	r0, r0, r1, lsl r0
    1894:	01000011 	tsteq	r0, r1, lsl r0
    1898:	11a05300 	lslne	r5, r0, #6
    189c:	122c0000 	eorne	r0, ip, #0
    18a0:	00030000 	andeq	r0, r3, r0
    18a4:	509f7873 	addspl	r7, pc, r3, ror r8	; <UNPREDICTABLE>
    18a8:	64000012 	strvs	r0, [r0], #-18	; 0xffffffee
    18ac:	01000012 	tsteq	r0, r2, lsl r0
    18b0:	12645300 	rsbne	r5, r4, #0, 6
    18b4:	12780000 	rsbsne	r0, r8, #0
    18b8:	00030000 	andeq	r0, r3, r0
    18bc:	789f7f73 	ldmvc	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    18c0:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    18c4:	01000012 	tsteq	r0, r2, lsl r0
    18c8:	00005300 	andeq	r5, r0, r0, lsl #6
    18cc:	00000000 	andeq	r0, r0, r0
    18d0:	11900000 	orrsne	r0, r0, r0
    18d4:	11980000 	orrsne	r0, r8, r0
    18d8:	00060000 	andeq	r0, r6, r0
    18dc:	0011040c 	andseq	r0, r1, ip, lsl #8
    18e0:	11989f44 	orrsne	r9, r8, r4, asr #30
    18e4:	122c0000 	eorne	r0, ip, #0
    18e8:	00030000 	andeq	r0, r3, r0
    18ec:	2c9f6472 	cfldrscs	mvf6, [pc], {114}	; 0x72
    18f0:	34000012 	strcc	r0, [r0], #-18	; 0xffffffee
    18f4:	03000012 	movweq	r0, #18
    18f8:	9f687200 	svcls	0x00687200
    18fc:	00001234 	andeq	r1, r0, r4, lsr r2
    1900:	00001238 	andeq	r1, r0, r8, lsr r2
    1904:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1908:	0012389f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    190c:	00124000 	andseq	r4, r2, r0
    1910:	72000300 	andvc	r0, r0, #0, 6
    1914:	12409f70 	subne	r9, r0, #112, 30	; 0x1c0
    1918:	12440000 	subne	r0, r4, #0
    191c:	00030000 	andeq	r0, r3, r0
    1920:	449f7472 	ldrmi	r7, [pc], #1138	; 1928 <ABORT_STACK_SIZE+0x1528>
    1924:	48000012 	stmdami	r0, {r1, r4}
    1928:	03000012 	movweq	r0, #18
    192c:	9f747100 	svcls	0x00747100
    1930:	0000125c 	andeq	r1, r0, ip, asr r2
    1934:	000012c0 	andeq	r1, r0, r0, asr #5
    1938:	00510001 	subseq	r0, r1, r1
    193c:	00000000 	andeq	r0, r0, r0
    1940:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1944:	7c000014 	stcvc	0, cr0, [r0], {20}
    1948:	02000014 	andeq	r0, r0, #20
    194c:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    1950:	80000014 	andhi	r0, r0, r4, lsl r0
    1954:	02000014 	andeq	r0, r0, #20
    1958:	809f3100 	addshi	r3, pc, r0, lsl #2
    195c:	84000014 	strhi	r0, [r0], #-20	; 0xffffffec
    1960:	02000014 	andeq	r0, r0, #20
    1964:	849f3200 	ldrhi	r3, [pc], #512	; 196c <ABORT_STACK_SIZE+0x156c>
    1968:	88000014 	stmdahi	r0, {r2, r4}
    196c:	02000014 	andeq	r0, r0, #20
    1970:	889f3300 	ldmhi	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
    1974:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1978:	02000016 	andeq	r0, r0, #22
    197c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1980:	00000000 	andeq	r0, r0, r0
    1984:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1988:	7c000014 	stcvc	0, cr0, [r0], {20}
    198c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1990:	13540c00 	cmpne	r4, #0, 24
    1994:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
    1998:	80000014 	andhi	r0, r0, r4, lsl r0
    199c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    19a0:	13580c00 	cmpne	r8, #0, 24
    19a4:	809f4400 	addshi	r4, pc, r0, lsl #8
    19a8:	84000014 	strhi	r0, [r0], #-20	; 0xffffffec
    19ac:	06000014 			; <UNDEFINED> instruction: 0x06000014
    19b0:	135c0c00 	cmpne	ip, #0, 24
    19b4:	849f4400 	ldrhi	r4, [pc], #1024	; 19bc <ABORT_STACK_SIZE+0x15bc>
    19b8:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    19bc:	06000016 			; <UNDEFINED> instruction: 0x06000016
    19c0:	13600c00 	cmnne	r0, #0, 24
    19c4:	009f4400 	addseq	r4, pc, r0, lsl #8
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	80000000 	andhi	r0, r0, r0
    19d0:	cc000012 	stcgt	0, cr0, [r0], {18}
    19d4:	02000012 	andeq	r0, r0, #18
    19d8:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    19dc:	2c000012 	stccs	0, cr0, [r0], {18}
    19e0:	02000013 	andeq	r0, r0, #19
    19e4:	2c9f3100 	ldfcss	f3, [pc], {0}
    19e8:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    19ec:	02000013 	andeq	r0, r0, #19
    19f0:	349f3200 	ldrcc	r3, [pc], #512	; 19f8 <ABORT_STACK_SIZE+0x15f8>
    19f4:	3c000013 	stccc	0, cr0, [r0], {19}
    19f8:	02000013 	andeq	r0, r0, #19
    19fc:	3c9f3300 	ldccc	3, cr3, [pc], {0}
    1a00:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1a04:	02000016 	andeq	r0, r0, #22
    1a08:	009f3400 	addseq	r3, pc, r0, lsl #8
    1a0c:	00000000 	andeq	r0, r0, r0
    1a10:	80000000 	andhi	r0, r0, r0
    1a14:	cc000012 	stcgt	0, cr0, [r0], {18}
    1a18:	06000012 			; <UNDEFINED> instruction: 0x06000012
    1a1c:	12c40c00 	sbcne	r0, r4, #0, 24
    1a20:	cc9f4400 	cfldrsgt	mvf4, [pc], {0}
    1a24:	2c000012 	stccs	0, cr0, [r0], {18}
    1a28:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a2c:	12c80c00 	sbcne	r0, r8, #0, 24
    1a30:	2c9f4400 	cfldrscs	mvf4, [pc], {0}
    1a34:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    1a38:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a3c:	12cc0c00 	sbcne	r0, ip, #0, 24
    1a40:	349f4400 	ldrcc	r4, [pc], #1024	; 1a48 <ABORT_STACK_SIZE+0x1648>
    1a44:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1a48:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1a4c:	12d00c00 	sbcsne	r0, r0, #0, 24
    1a50:	009f4400 	addseq	r4, pc, r0, lsl #8
    1a54:	00000000 	andeq	r0, r0, r0
    1a58:	3c000000 	stccc	0, cr0, [r0], {-0}
    1a5c:	44000013 	strmi	r0, [r0], #-19	; 0xffffffed
    1a60:	02000013 	andeq	r0, r0, #19
    1a64:	449f3000 	ldrmi	r3, [pc], #0	; 1a6c <ABORT_STACK_SIZE+0x166c>
    1a68:	4c000013 	stcmi	0, cr0, [r0], {19}
    1a6c:	02000013 	andeq	r0, r0, #19
    1a70:	4c9f3300 	ldcmi	3, cr3, [pc], {0}
    1a74:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1a78:	02000016 	andeq	r0, r0, #22
    1a7c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	3c000000 	stccc	0, cr0, [r0], {-0}
    1a88:	44000013 	strmi	r0, [r0], #-19	; 0xffffffed
    1a8c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a90:	12d40c00 	sbcsne	r0, r4, #0, 24
    1a94:	449f4400 	ldrmi	r4, [pc], #1024	; 1a9c <ABORT_STACK_SIZE+0x169c>
    1a98:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1a9c:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1aa0:	12e00c00 	rscne	r0, r0, #0, 24
    1aa4:	009f4400 	addseq	r4, pc, r0, lsl #8
    1aa8:	00000000 	andeq	r0, r0, r0
    1aac:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1ab0:	54000013 	strpl	r0, [r0], #-19	; 0xffffffed
    1ab4:	02000013 	andeq	r0, r0, #19
    1ab8:	549f3000 	ldrpl	r3, [pc], #0	; 1ac0 <ABORT_STACK_SIZE+0x16c0>
    1abc:	5c000013 	stcpl	0, cr0, [r0], {19}
    1ac0:	02000013 	andeq	r0, r0, #19
    1ac4:	5c9f3100 	ldfpls	f3, [pc], {0}
    1ac8:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1acc:	02000013 	andeq	r0, r0, #19
    1ad0:	649f3200 	ldrvs	r3, [pc], #512	; 1ad8 <ABORT_STACK_SIZE+0x16d8>
    1ad4:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1ad8:	02000016 	andeq	r0, r0, #22
    1adc:	009f3400 	addseq	r3, pc, r0, lsl #8
    1ae0:	00000000 	andeq	r0, r0, r0
    1ae4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1ae8:	54000013 	strpl	r0, [r0], #-19	; 0xffffffed
    1aec:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1af0:	12e40c00 	rscne	r0, r4, #0, 24
    1af4:	549f4400 	ldrpl	r4, [pc], #1024	; 1afc <ABORT_STACK_SIZE+0x16fc>
    1af8:	5c000013 	stcpl	0, cr0, [r0], {19}
    1afc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b00:	12e80c00 	rscne	r0, r8, #0, 24
    1b04:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
    1b08:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1b0c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b10:	12ec0c00 	rscne	r0, ip, #0, 24
    1b14:	649f4400 	ldrvs	r4, [pc], #1024	; 1b1c <ABORT_STACK_SIZE+0x171c>
    1b18:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1b1c:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1b20:	12f00c00 	rscsne	r0, r0, #0, 24
    1b24:	009f4400 	addseq	r4, pc, r0, lsl #8
    1b28:	00000000 	andeq	r0, r0, r0
    1b2c:	64000000 	strvs	r0, [r0], #-0
    1b30:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1b34:	02000013 	andeq	r0, r0, #19
    1b38:	a49f3100 	ldrge	r3, [pc], #256	; 1b40 <ABORT_STACK_SIZE+0x1740>
    1b3c:	ac000013 	stcge	0, cr0, [r0], {19}
    1b40:	02000013 	andeq	r0, r0, #19
    1b44:	ac9f3200 	lfmge	f3, 4, [pc], {0}
    1b48:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1b4c:	02000013 	andeq	r0, r0, #19
    1b50:	b49f3300 	ldrlt	r3, [pc], #768	; 1b58 <ABORT_STACK_SIZE+0x1758>
    1b54:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1b58:	02000016 	andeq	r0, r0, #22
    1b5c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	64000000 	strvs	r0, [r0], #-0
    1b68:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1b6c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b70:	12f80c00 	rscsne	r0, r8, #0, 24
    1b74:	a49f4400 	ldrge	r4, [pc], #1024	; 1b7c <ABORT_STACK_SIZE+0x177c>
    1b78:	ac000013 	stcge	0, cr0, [r0], {19}
    1b7c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b80:	12fc0c00 	rscsne	r0, ip, #0, 24
    1b84:	ac9f4400 	cfldrsge	mvf4, [pc], {0}
    1b88:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1b8c:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1b90:	13000c00 	movwne	r0, #3072	; 0xc00
    1b94:	009f4400 	addseq	r4, pc, r0, lsl #8
    1b98:	00000000 	andeq	r0, r0, r0
    1b9c:	b4000000 	strlt	r0, [r0], #-0
    1ba0:	bc000013 	stclt	0, cr0, [r0], {19}
    1ba4:	02000013 	andeq	r0, r0, #19
    1ba8:	bc9f3000 	ldclt	0, cr3, [pc], {0}
    1bac:	c4000013 	strgt	r0, [r0], #-19	; 0xffffffed
    1bb0:	02000013 	andeq	r0, r0, #19
    1bb4:	c49f3200 	ldrgt	r3, [pc], #512	; 1bbc <ABORT_STACK_SIZE+0x17bc>
    1bb8:	d4000013 	strle	r0, [r0], #-19	; 0xffffffed
    1bbc:	02000013 	andeq	r0, r0, #19
    1bc0:	d49f3300 	ldrle	r3, [pc], #768	; 1bc8 <ABORT_STACK_SIZE+0x17c8>
    1bc4:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1bc8:	02000016 	andeq	r0, r0, #22
    1bcc:	009f3400 	addseq	r3, pc, r0, lsl #8
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	b4000000 	strlt	r0, [r0], #-0
    1bd8:	bc000013 	stclt	0, cr0, [r0], {19}
    1bdc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1be0:	13040c00 	movwne	r0, #19456	; 0x4c00
    1be4:	bc9f4400 	cfldrslt	mvf4, [pc], {0}
    1be8:	c4000013 	strgt	r0, [r0], #-19	; 0xffffffed
    1bec:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1bf0:	130c0c00 	movwne	r0, #52224	; 0xcc00
    1bf4:	c49f4400 	ldrgt	r4, [pc], #1024	; 1bfc <ABORT_STACK_SIZE+0x17fc>
    1bf8:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1bfc:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1c00:	13100c00 	tstne	r0, #0, 24
    1c04:	009f4400 	addseq	r4, pc, r0, lsl #8
    1c08:	00000000 	andeq	r0, r0, r0
    1c0c:	d4000000 	strle	r0, [r0], #-0
    1c10:	dc000013 	stcle	0, cr0, [r0], {19}
    1c14:	02000013 	andeq	r0, r0, #19
    1c18:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    1c1c:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1c20:	02000013 	andeq	r0, r0, #19
    1c24:	e49f3100 	ldr	r3, [pc], #256	; 1c2c <ABORT_STACK_SIZE+0x182c>
    1c28:	ec000013 	stc	0, cr0, [r0], {19}
    1c2c:	02000013 	andeq	r0, r0, #19
    1c30:	ec9f3200 	lfm	f3, 4, [pc], {0}
    1c34:	0c000013 	stceq	0, cr0, [r0], {19}
    1c38:	02000014 	andeq	r0, r0, #20
    1c3c:	0c9f3300 	ldceq	3, cr3, [pc], {0}
    1c40:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1c44:	02000016 	andeq	r0, r0, #22
    1c48:	009f3400 	addseq	r3, pc, r0, lsl #8
    1c4c:	00000000 	andeq	r0, r0, r0
    1c50:	d4000000 	strle	r0, [r0], #-0
    1c54:	dc000013 	stcle	0, cr0, [r0], {19}
    1c58:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c5c:	13140c00 	tstne	r4, #0, 24
    1c60:	dc9f4400 	cfldrsle	mvf4, [pc], {0}
    1c64:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1c68:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c6c:	13180c00 	tstne	r8, #0, 24
    1c70:	e49f4400 	ldr	r4, [pc], #1024	; 1c78 <ABORT_STACK_SIZE+0x1878>
    1c74:	ec000013 	stc	0, cr0, [r0], {19}
    1c78:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c7c:	131c0c00 	tstne	ip, #0, 24
    1c80:	ec9f4400 	cfldrs	mvf4, [pc], {0}
    1c84:	b4000013 	strlt	r0, [r0], #-19	; 0xffffffed
    1c88:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1c8c:	13200c00 	teqne	r0, #0, 24
    1c90:	009f4400 	addseq	r4, pc, r0, lsl #8
    1c94:	00000000 	andeq	r0, r0, r0
    1c98:	0c000000 	stceq	0, cr0, [r0], {-0}
    1c9c:	14000014 	strne	r0, [r0], #-20	; 0xffffffec
    1ca0:	02000014 	andeq	r0, r0, #20
    1ca4:	149f3100 	ldrne	r3, [pc], #256	; 1cac <ABORT_STACK_SIZE+0x18ac>
    1ca8:	1c000014 	stcne	0, cr0, [r0], {20}
    1cac:	02000014 	andeq	r0, r0, #20
    1cb0:	1c9f3200 	lfmne	f3, 4, [pc], {0}
    1cb4:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    1cb8:	02000014 	andeq	r0, r0, #20
    1cbc:	249f3300 	ldrcs	r3, [pc], #768	; 1cc4 <ABORT_STACK_SIZE+0x18c4>
    1cc0:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1cc4:	02000016 	andeq	r0, r0, #22
    1cc8:	009f3400 	addseq	r3, pc, r0, lsl #8
    1ccc:	00000000 	andeq	r0, r0, r0
    1cd0:	0c000000 	stceq	0, cr0, [r0], {-0}
    1cd4:	14000014 	strne	r0, [r0], #-20	; 0xffffffec
    1cd8:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1cdc:	13280c00 	teqne	r8, #0, 24
    1ce0:	149f4400 	ldrne	r4, [pc], #1024	; 1ce8 <ABORT_STACK_SIZE+0x18e8>
    1ce4:	1c000014 	stcne	0, cr0, [r0], {20}
    1ce8:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1cec:	132c0c00 	teqne	ip, #0, 24
    1cf0:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
    1cf4:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1cf8:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1cfc:	13300c00 	teqne	r0, #0, 24
    1d00:	009f4400 	addseq	r4, pc, r0, lsl #8
    1d04:	00000000 	andeq	r0, r0, r0
    1d08:	24000000 	strcs	r0, [r0], #-0
    1d0c:	2c000014 	stccs	0, cr0, [r0], {20}
    1d10:	02000014 	andeq	r0, r0, #20
    1d14:	2c9f3000 	ldccs	0, cr3, [pc], {0}
    1d18:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    1d1c:	02000014 	andeq	r0, r0, #20
    1d20:	349f3100 	ldrcc	r3, [pc], #256	; 1d28 <ABORT_STACK_SIZE+0x1928>
    1d24:	60000014 	andvs	r0, r0, r4, lsl r0
    1d28:	02000014 	andeq	r0, r0, #20
    1d2c:	609f3200 	addsvs	r3, pc, r0, lsl #4
    1d30:	64000014 	strvs	r0, [r0], #-20	; 0xffffffec
    1d34:	02000014 	andeq	r0, r0, #20
    1d38:	649f3300 	ldrvs	r3, [pc], #768	; 1d40 <ABORT_STACK_SIZE+0x1940>
    1d3c:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1d40:	02000016 	andeq	r0, r0, #22
    1d44:	009f3400 	addseq	r3, pc, r0, lsl #8
    1d48:	00000000 	andeq	r0, r0, r0
    1d4c:	24000000 	strcs	r0, [r0], #-0
    1d50:	2c000014 	stccs	0, cr0, [r0], {20}
    1d54:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d58:	13340c00 	teqne	r4, #0, 24
    1d5c:	2c9f4400 	cfldrscs	mvf4, [pc], {0}
    1d60:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    1d64:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d68:	13380c00 	teqne	r8, #0, 24
    1d6c:	349f4400 	ldrcc	r4, [pc], #1024	; 1d74 <ABORT_STACK_SIZE+0x1974>
    1d70:	60000014 	andvs	r0, r0, r4, lsl r0
    1d74:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d78:	133c0c00 	teqne	ip, #0, 24
    1d7c:	609f4400 	addsvs	r4, pc, r0, lsl #8
    1d80:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1d84:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1d88:	13400c00 	movtne	r0, #3072	; 0xc00
    1d8c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	64000000 	strvs	r0, [r0], #-0
    1d98:	6c000014 	stcvs	0, cr0, [r0], {20}
    1d9c:	02000014 	andeq	r0, r0, #20
    1da0:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
    1da4:	70000014 	andvc	r0, r0, r4, lsl r0
    1da8:	02000014 	andeq	r0, r0, #20
    1dac:	709f3100 	addsvc	r3, pc, r0, lsl #2
    1db0:	74000014 	strvc	r0, [r0], #-20	; 0xffffffec
    1db4:	02000014 	andeq	r0, r0, #20
    1db8:	749f3200 	ldrvc	r3, [pc], #512	; 1dc0 <ABORT_STACK_SIZE+0x19c0>
    1dbc:	78000014 	stmdavc	r0, {r2, r4}
    1dc0:	02000014 	andeq	r0, r0, #20
    1dc4:	789f3300 	ldmvc	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
    1dc8:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1dcc:	02000016 	andeq	r0, r0, #22
    1dd0:	009f3400 	addseq	r3, pc, r0, lsl #8
    1dd4:	00000000 	andeq	r0, r0, r0
    1dd8:	64000000 	strvs	r0, [r0], #-0
    1ddc:	6c000014 	stcvs	0, cr0, [r0], {20}
    1de0:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1de4:	13440c00 	movtne	r0, #19456	; 0x4c00
    1de8:	6c9f4400 	cfldrsvs	mvf4, [pc], {0}
    1dec:	70000014 	andvc	r0, r0, r4, lsl r0
    1df0:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1df4:	13480c00 	movtne	r0, #35840	; 0x8c00
    1df8:	709f4400 	addsvc	r4, pc, r0, lsl #8
    1dfc:	74000014 	strvc	r0, [r0], #-20	; 0xffffffec
    1e00:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1e04:	134c0c00 	movtne	r0, #52224	; 0xcc00
    1e08:	749f4400 	ldrvc	r4, [pc], #1024	; 1e10 <ABORT_STACK_SIZE+0x1a10>
    1e0c:	b4000014 	strlt	r0, [r0], #-20	; 0xffffffec
    1e10:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1e14:	13500c00 	cmpne	r0, #0, 24
    1e18:	009f4400 	addseq	r4, pc, r0, lsl #8
    1e1c:	00000000 	andeq	r0, r0, r0
    1e20:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1e24:	8c000014 	stchi	0, cr0, [r0], {20}
    1e28:	02000014 	andeq	r0, r0, #20
    1e2c:	8c9f3000 	ldchi	0, cr3, [pc], {0}
    1e30:	94000014 	strls	r0, [r0], #-20	; 0xffffffec
    1e34:	01000014 	tsteq	r0, r4, lsl r0
    1e38:	14945600 	ldrne	r5, [r4], #1536	; 0x600
    1e3c:	15200000 	strne	r0, [r0, #-0]!
    1e40:	00030000 	andeq	r0, r3, r0
    1e44:	449f7876 	ldrmi	r7, [pc], #2166	; 1e4c <ABORT_STACK_SIZE+0x1a4c>
    1e48:	58000015 	stmdapl	r0, {r0, r2, r4}
    1e4c:	01000015 	tsteq	r0, r5, lsl r0
    1e50:	15585600 	ldrbne	r5, [r8, #-1536]	; 0xfffffa00
    1e54:	156c0000 	strbne	r0, [ip, #-0]!
    1e58:	00030000 	andeq	r0, r3, r0
    1e5c:	6c9f7f76 	ldcvs	15, cr7, [pc], {118}	; 0x76
    1e60:	84000015 	strhi	r0, [r0], #-21	; 0xffffffeb
    1e64:	01000015 	tsteq	r0, r5, lsl r0
    1e68:	00005600 	andeq	r5, r0, r0, lsl #12
    1e6c:	00000000 	andeq	r0, r0, r0
    1e70:	14880000 	strne	r0, [r8], #0
    1e74:	148c0000 	strne	r0, [ip], #0
    1e78:	00060000 	andeq	r0, r6, r0
    1e7c:	0013600c 	andseq	r6, r3, ip
    1e80:	148c9f44 	strne	r9, [ip], #3908	; 0xf44
    1e84:	15200000 	strne	r0, [r0, #-0]!
    1e88:	00030000 	andeq	r0, r3, r0
    1e8c:	209f6473 	addscs	r6, pc, r3, ror r4	; <UNPREDICTABLE>
    1e90:	28000015 	stmdacs	r0, {r0, r2, r4}
    1e94:	03000015 	movweq	r0, #21
    1e98:	9f687300 	svcls	0x00687300
    1e9c:	00001528 	andeq	r1, r0, r8, lsr #10
    1ea0:	0000152c 	andeq	r1, r0, ip, lsr #10
    1ea4:	6c730003 	ldclvs	0, cr0, [r3], #-12
    1ea8:	00152c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    1eac:	00153400 	andseq	r3, r5, r0, lsl #8
    1eb0:	73000300 	movwvc	r0, #768	; 0x300
    1eb4:	15349f70 	ldrne	r9, [r4, #-3952]!	; 0xfffff090
    1eb8:	15380000 	ldrne	r0, [r8, #-0]!
    1ebc:	00030000 	andeq	r0, r3, r0
    1ec0:	389f7473 	ldmcc	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
    1ec4:	3c000015 	stccc	0, cr0, [r0], {21}
    1ec8:	03000015 	movweq	r0, #21
    1ecc:	9f747200 	svcls	0x00747200
    1ed0:	00001550 	andeq	r1, r0, r0, asr r5
    1ed4:	00001578 	andeq	r1, r0, r8, ror r5
    1ed8:	00520001 	subseq	r0, r2, r1
    1edc:	00000000 	andeq	r0, r0, r0
    1ee0:	84000000 	strhi	r0, [r0], #-0
    1ee4:	c4000015 	strgt	r0, [r0], #-21	; 0xffffffeb
    1ee8:	01000015 	tsteq	r0, r5, lsl r0
    1eec:	15c45300 	strbne	r5, [r4, #768]	; 0x300
    1ef0:	16540000 	ldrbne	r0, [r4], -r0
    1ef4:	00030000 	andeq	r0, r3, r0
    1ef8:	549f7873 	ldrpl	r7, [pc], #2163	; 1f00 <ABORT_STACK_SIZE+0x1b00>
    1efc:	6c000016 	stcvs	0, cr0, [r0], {22}
    1f00:	01000016 	tsteq	r0, r6, lsl r0
    1f04:	166c5300 	strbtne	r5, [ip], -r0, lsl #6
    1f08:	16800000 	strne	r0, [r0], r0
    1f0c:	00030000 	andeq	r0, r3, r0
    1f10:	809f7f73 	addshi	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    1f14:	8f000016 	svchi	0x00000016
    1f18:	01000016 	tsteq	r0, r6, lsl r0
    1f1c:	00005300 	andeq	r5, r0, r0, lsl #6
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	15840000 	strne	r0, [r4]
    1f28:	16440000 	strbne	r0, [r4], -r0
    1f2c:	00030000 	andeq	r0, r3, r0
    1f30:	449f6472 	ldrmi	r6, [pc], #1138	; 1f38 <ABORT_STACK_SIZE+0x1b38>
    1f34:	54000016 	strpl	r0, [r0], #-22	; 0xffffffea
    1f38:	03000016 	movweq	r0, #22
    1f3c:	9f647100 	svcls	0x00647100
    1f40:	00001664 	andeq	r1, r0, r4, ror #12
    1f44:	0000168f 	andeq	r1, r0, pc, lsl #13
    1f48:	00510001 	subseq	r0, r1, r1
    1f4c:	00000000 	andeq	r0, r0, r0
    1f50:	d0000000 	andle	r0, r0, r0
    1f54:	90000016 	andls	r0, r0, r6, lsl r0
    1f58:	01000017 	tsteq	r0, r7, lsl r0
    1f5c:	00005600 	andeq	r5, r0, r0, lsl #12
    1f60:	00000000 	andeq	r0, r0, r0
    1f64:	16d00000 	ldrbne	r0, [r0], r0
    1f68:	16d80000 	ldrbne	r0, [r8], r0
    1f6c:	00020000 	andeq	r0, r2, r0
    1f70:	16d89f30 			; <UNDEFINED> instruction: 0x16d89f30
    1f74:	16e00000 	strbtne	r0, [r0], r0
    1f78:	00010000 	andeq	r0, r1, r0
    1f7c:	0016e054 	andseq	lr, r6, r4, asr r0
    1f80:	0016e400 	andseq	lr, r6, r0, lsl #8
    1f84:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1f88:	16e49f7f 			; <UNDEFINED> instruction: 0x16e49f7f
    1f8c:	17900000 	ldrne	r0, [r0, r0]
    1f90:	00010000 	andeq	r0, r1, r0
    1f94:	00000054 	andeq	r0, r0, r4, asr r0
    1f98:	00000000 	andeq	r0, r0, r0
    1f9c:	0017ac00 	andseq	sl, r7, r0, lsl #24
    1fa0:	00188800 	andseq	r8, r8, r0, lsl #16
    1fa4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1fb0:	000017ac 	andeq	r1, r0, ip, lsr #15
    1fb4:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    1fb8:	9f300002 	svcls	0x00300002
    1fbc:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    1fc0:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    1fc4:	bc540001 	mrrclt	0, 0, r0, r4, cr1
    1fc8:	c0000017 	andgt	r0, r0, r7, lsl r0
    1fcc:	03000017 	movweq	r0, #23
    1fd0:	9f7f7400 	svcls	0x007f7400
    1fd4:	000017c0 	andeq	r1, r0, r0, asr #15
    1fd8:	00001804 	andeq	r1, r0, r4, lsl #16
    1fdc:	00540001 	subseq	r0, r4, r1
    1fe0:	00000000 	andeq	r0, r0, r0
    1fe4:	8c000000 	stchi	0, cr0, [r0], {-0}
    1fe8:	a8000018 	stmdage	r0, {r3, r4}
    1fec:	02000018 	andeq	r0, r0, #24
    1ff0:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    1ff4:	e8000018 	stmda	r0, {r3, r4}
    1ff8:	01000018 	tsteq	r0, r8, lsl r0
    1ffc:	18e85300 	stmiane	r8!, {r8, r9, ip, lr}^
    2000:	19580000 	ldmdbne	r8, {}^	; <UNPREDICTABLE>
    2004:	00030000 	andeq	r0, r3, r0
    2008:	589f7873 	ldmpl	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    200c:	6c000019 	stcvs	0, cr0, [r0], {25}
    2010:	01000019 	tsteq	r0, r9, lsl r0
    2014:	196c5300 	stmdbne	ip!, {r8, r9, ip, lr}^
    2018:	19780000 	ldmdbne	r8!, {}^	; <UNPREDICTABLE>
    201c:	00030000 	andeq	r0, r3, r0
    2020:	789f7f73 	ldmvc	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    2024:	88000019 	stmdahi	r0, {r0, r3, r4}
    2028:	01000019 	tsteq	r0, r9, lsl r0
    202c:	00005300 	andeq	r5, r0, r0, lsl #6
    2030:	00000000 	andeq	r0, r0, r0
    2034:	188c0000 	stmne	ip, {}	; <UNPREDICTABLE>
    2038:	18a80000 	stmiane	r8!, {}	; <UNPREDICTABLE>
    203c:	00060000 	andeq	r0, r6, r0
    2040:	0800000c 	stmdaeq	r0, {r2, r3}
    2044:	18a89f44 	stmiane	r8!, {r2, r6, r8, r9, sl, fp, ip, pc}
    2048:	19480000 	stmdbne	r8, {}^	; <UNPREDICTABLE>
    204c:	00030000 	andeq	r0, r3, r0
    2050:	489f6472 	ldmmi	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    2054:	58000019 	stmdapl	r0, {r0, r3, r4}
    2058:	03000019 	movweq	r0, #25
    205c:	9f647100 	svcls	0x00647100
    2060:	00001964 	andeq	r1, r0, r4, ror #18
    2064:	0000198c 	andeq	r1, r0, ip, lsl #19
    2068:	00510001 	subseq	r0, r1, r1
    206c:	00000000 	andeq	r0, r0, r0
    2070:	8c000000 	stchi	0, cr0, [r0], {-0}
    2074:	94000019 	strls	r0, [r0], #-25	; 0xffffffe7
    2078:	01000019 	tsteq	r0, r9, lsl r0
    207c:	19945300 	ldmibne	r4, {r8, r9, ip, lr}
    2080:	1a1c0000 	bne	702088 <IRQ_STACK_SIZE+0x6fa088>
    2084:	00030000 	andeq	r0, r3, r0
    2088:	409f7873 	addsmi	r7, pc, r3, ror r8	; <UNPREDICTABLE>
    208c:	5400001a 	strpl	r0, [r0], #-26	; 0xffffffe6
    2090:	0100001a 	tsteq	r0, sl, lsl r0
    2094:	1a545300 	bne	1516c9c <STACK_SIZE+0xd16c9c>
    2098:	1a680000 	bne	1a020a0 <STACK_SIZE+0x12020a0>
    209c:	00030000 	andeq	r0, r3, r0
    20a0:	689f7f73 	ldmvs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    20a4:	7400001a 	strvc	r0, [r0], #-26	; 0xffffffe6
    20a8:	0100001a 	tsteq	r0, sl, lsl r0
    20ac:	00005300 	andeq	r5, r0, r0, lsl #6
    20b0:	00000000 	andeq	r0, r0, r0
    20b4:	198c0000 	stmibne	ip, {}	; <UNPREDICTABLE>
    20b8:	1a1c0000 	bne	7020c0 <IRQ_STACK_SIZE+0x6fa0c0>
    20bc:	00030000 	andeq	r0, r3, r0
    20c0:	1c9f6472 	cfldrsne	mvf6, [pc], {114}	; 0x72
    20c4:	2400001a 	strcs	r0, [r0], #-26	; 0xffffffe6
    20c8:	0300001a 	movweq	r0, #26
    20cc:	9f687200 	svcls	0x00687200
    20d0:	00001a24 	andeq	r1, r0, r4, lsr #20
    20d4:	00001a2c 	andeq	r1, r0, ip, lsr #20
    20d8:	6c720003 	ldclvs	0, cr0, [r2], #-12
    20dc:	001a2c9f 	mulseq	sl, pc, ip	; <UNPREDICTABLE>
    20e0:	001a3000 	andseq	r3, sl, r0
    20e4:	72000300 	andvc	r0, r0, #0, 6
    20e8:	1a309f70 	bne	c29eb0 <STACK_SIZE+0x429eb0>
    20ec:	1a340000 	bne	d020f4 <STACK_SIZE+0x5020f4>
    20f0:	00030000 	andeq	r0, r3, r0
    20f4:	4c9f7071 	ldcmi	0, cr7, [pc], {113}	; 0x71
    20f8:	7800001a 	stmdavc	r0, {r1, r3, r4}
    20fc:	0100001a 	tsteq	r0, sl, lsl r0
    2100:	00005100 	andeq	r5, r0, r0, lsl #2
    2104:	00000000 	andeq	r0, r0, r0
    2108:	1a780000 	bne	1e02110 <STACK_SIZE+0x1602110>
    210c:	1ab40000 	bne	fed02114 <IRQ_STACK_BASE+0xbad02114>
    2110:	00010000 	andeq	r0, r1, r0
    2114:	001ab453 	andseq	fp, sl, r3, asr r4
    2118:	001b4000 	andseq	r4, fp, r0
    211c:	73000300 	movwvc	r0, #768	; 0x300
    2120:	1b449f78 	blne	1129f08 <STACK_SIZE+0x929f08>
    2124:	1b580000 	blne	160212c <STACK_SIZE+0xe0212c>
    2128:	00010000 	andeq	r0, r1, r0
    212c:	001b5853 	andseq	r5, fp, r3, asr r8
    2130:	001b6c00 	andseq	r6, fp, r0, lsl #24
    2134:	73000300 	movwvc	r0, #768	; 0x300
    2138:	1b6c9f7f 	blne	1b29f3c <STACK_SIZE+0x1329f3c>
    213c:	1b740000 	blne	1d02144 <STACK_SIZE+0x1502144>
    2140:	00010000 	andeq	r0, r1, r0
    2144:	00000053 	andeq	r0, r0, r3, asr r0
    2148:	00000000 	andeq	r0, r0, r0
    214c:	001a7800 	andseq	r7, sl, r0, lsl #16
    2150:	001b3400 	andseq	r3, fp, r0, lsl #8
    2154:	72000300 	andvc	r0, r0, #0, 6
    2158:	1b349f64 	blne	d29ef0 <STACK_SIZE+0x529ef0>
    215c:	1b400000 	blne	1002164 <STACK_SIZE+0x802164>
    2160:	00030000 	andeq	r0, r3, r0
    2164:	509f6471 	addspl	r6, pc, r1, ror r4	; <UNPREDICTABLE>
    2168:	8400001b 	strhi	r0, [r0], #-27	; 0xffffffe5
    216c:	0100001b 	tsteq	r0, fp, lsl r0
    2170:	00005100 	andeq	r5, r0, r0, lsl #2
    2174:	00000000 	andeq	r0, r0, r0
    2178:	1b840000 	blne	fe102180 <IRQ_STACK_BASE+0xba102180>
    217c:	1b8c0000 	blne	fe302184 <IRQ_STACK_BASE+0xba302184>
    2180:	00010000 	andeq	r0, r1, r0
    2184:	001b8c52 	andseq	r8, fp, r2, asr ip
    2188:	001b9c00 	andseq	r9, fp, r0, lsl #24
    218c:	72000300 	andvc	r0, r0, #0, 6
    2190:	1b9c9f7f 	blne	fe729f94 <IRQ_STACK_BASE+0xba729f94>
    2194:	1bb80000 	blne	fee0219c <IRQ_STACK_BASE+0xbae0219c>
    2198:	00010000 	andeq	r0, r1, r0
    219c:	00000052 	andeq	r0, r0, r2, asr r0
    21a0:	00000000 	andeq	r0, r0, r0
    21a4:	001b8400 	andseq	r8, fp, r0, lsl #8
    21a8:	001ba800 	andseq	sl, fp, r0, lsl #16
    21ac:	53000100 	movwpl	r0, #256	; 0x100
	...
    21b8:	00001ba4 	andeq	r1, r0, r4, lsr #23
    21bc:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    21c0:	9f300002 	svcls	0x00300002
    21c4:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    21c8:	000020d0 	ldrdeq	r2, [r0], -r0
    21cc:	9f310002 	svcls	0x00310002
	...
    21d8:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    21dc:	00001bc4 	andeq	r1, r0, r4, asr #23
    21e0:	9f300002 	svcls	0x00300002
    21e4:	00001bc4 	andeq	r1, r0, r4, asr #23
    21e8:	00001bcc 	andeq	r1, r0, ip, asr #23
    21ec:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
    21f0:	5800001b 	stmdapl	r0, {r0, r1, r3, r4}
    21f4:	0300001c 	movweq	r0, #28
    21f8:	9f787300 	svcls	0x00787300
    21fc:	00001c7c 	andeq	r1, r0, ip, ror ip
    2200:	00001c90 	muleq	r0, r0, ip
    2204:	90530001 	subsls	r0, r3, r1
    2208:	a400001c 	strge	r0, [r0], #-28	; 0xffffffe4
    220c:	0300001c 	movweq	r0, #28
    2210:	9f7f7300 	svcls	0x007f7300
    2214:	00001ca4 	andeq	r1, r0, r4, lsr #25
    2218:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    221c:	00530001 	subseq	r0, r3, r1
    2220:	00000000 	andeq	r0, r0, r0
    2224:	bc000000 	stclt	0, cr0, [r0], {-0}
    2228:	c400001b 	strgt	r0, [r0], #-27	; 0xffffffe5
    222c:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    2230:	11040c00 	tstne	r4, r0, lsl #24
    2234:	c49f4408 	ldrgt	r4, [pc], #1032	; 223c <ABORT_STACK_SIZE+0x1e3c>
    2238:	5800001b 	stmdapl	r0, {r0, r1, r3, r4}
    223c:	0300001c 	movweq	r0, #28
    2240:	9f647200 	svcls	0x00647200
    2244:	00001c58 	andeq	r1, r0, r8, asr ip
    2248:	00001c60 	andeq	r1, r0, r0, ror #24
    224c:	68720003 	ldmdavs	r2!, {r0, r1}^
    2250:	001c609f 	mulseq	ip, pc, r0	; <UNPREDICTABLE>
    2254:	001c6400 	andseq	r6, ip, r0, lsl #8
    2258:	72000300 	andvc	r0, r0, #0, 6
    225c:	1c649f6c 	stclne	15, cr9, [r4], #-432	; 0xfffffe50
    2260:	1c6c0000 	stclne	0, cr0, [ip], #-0
    2264:	00030000 	andeq	r0, r3, r0
    2268:	6c9f7072 	ldcvs	0, cr7, [pc], {114}	; 0x72
    226c:	7000001c 	andvc	r0, r0, ip, lsl r0
    2270:	0300001c 	movweq	r0, #28
    2274:	9f747200 	svcls	0x00747200
    2278:	00001c70 	andeq	r1, r0, r0, ror ip
    227c:	00001c74 	andeq	r1, r0, r4, ror ip
    2280:	74710003 	ldrbtvc	r0, [r1], #-3
    2284:	001c889f 	mulseq	ip, pc, r8	; <UNPREDICTABLE>
    2288:	001cec00 	andseq	lr, ip, r0, lsl #24
    228c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2298:	00001ea4 	andeq	r1, r0, r4, lsr #29
    229c:	00001ea8 	andeq	r1, r0, r8, lsr #29
    22a0:	9f300002 	svcls	0x00300002
    22a4:	00001ea8 	andeq	r1, r0, r8, lsr #29
    22a8:	00001eac 	andeq	r1, r0, ip, lsr #29
    22ac:	9f310002 	svcls	0x00310002
    22b0:	00001eac 	andeq	r1, r0, ip, lsr #29
    22b4:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
    22b8:	9f320002 	svcls	0x00320002
    22bc:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
    22c0:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
    22c4:	9f330002 	svcls	0x00330002
    22c8:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
    22cc:	000020d0 	ldrdeq	r2, [r0], -r0
    22d0:	9f340002 	svcls	0x00340002
	...
    22dc:	00001ea4 	andeq	r1, r0, r4, lsr #29
    22e0:	00001ea8 	andeq	r1, r0, r8, lsr #29
    22e4:	540c0006 	strpl	r0, [ip], #-6
    22e8:	9f440813 	svcls	0x00440813
    22ec:	00001ea8 	andeq	r1, r0, r8, lsr #29
    22f0:	00001eac 	andeq	r1, r0, ip, lsr #29
    22f4:	580c0006 	stmdapl	ip, {r1, r2}
    22f8:	9f440813 	svcls	0x00440813
    22fc:	00001eac 	andeq	r1, r0, ip, lsr #29
    2300:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
    2304:	5c0c0006 	stcpl	0, cr0, [ip], {6}
    2308:	9f440813 	svcls	0x00440813
    230c:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
    2310:	000020d0 	ldrdeq	r2, [r0], -r0
    2314:	600c0006 	andvs	r0, ip, r6
    2318:	9f440813 	svcls	0x00440813
	...
    2324:	00001cac 	andeq	r1, r0, ip, lsr #25
    2328:	00001cf8 	strdeq	r1, [r0], -r8
    232c:	9f300002 	svcls	0x00300002
    2330:	00001cf8 	strdeq	r1, [r0], -r8
    2334:	00001d30 	andeq	r1, r0, r0, lsr sp
    2338:	9f310002 	svcls	0x00310002
    233c:	00001d30 	andeq	r1, r0, r0, lsr sp
    2340:	00001d74 	andeq	r1, r0, r4, ror sp
    2344:	9f320002 	svcls	0x00320002
    2348:	00001d74 	andeq	r1, r0, r4, ror sp
    234c:	000020d0 	ldrdeq	r2, [r0], -r0
    2350:	9f340002 	svcls	0x00340002
	...
    235c:	00001cac 	andeq	r1, r0, ip, lsr #25
    2360:	00001cf8 	strdeq	r1, [r0], -r8
    2364:	c40c0006 	strgt	r0, [ip], #-6
    2368:	9f440812 	svcls	0x00440812
    236c:	00001cf8 	strdeq	r1, [r0], -r8
    2370:	00001d30 	andeq	r1, r0, r0, lsr sp
    2374:	c80c0006 	stmdagt	ip, {r1, r2}
    2378:	9f440812 	svcls	0x00440812
    237c:	00001d30 	andeq	r1, r0, r0, lsr sp
    2380:	00001d74 	andeq	r1, r0, r4, ror sp
    2384:	cc0c0006 	stcgt	0, cr0, [ip], {6}
    2388:	9f440812 	svcls	0x00440812
    238c:	00001d74 	andeq	r1, r0, r4, ror sp
    2390:	000020d0 	ldrdeq	r2, [r0], -r0
    2394:	d00c0006 	andle	r0, ip, r6
    2398:	9f440812 	svcls	0x00440812
	...
    23a4:	00001d74 	andeq	r1, r0, r4, ror sp
    23a8:	00001d78 	andeq	r1, r0, r8, ror sp
    23ac:	9f300002 	svcls	0x00300002
    23b0:	00001d78 	andeq	r1, r0, r8, ror sp
    23b4:	000020d0 	ldrdeq	r2, [r0], -r0
    23b8:	9f340002 	svcls	0x00340002
	...
    23c4:	00001d74 	andeq	r1, r0, r4, ror sp
    23c8:	00001d78 	andeq	r1, r0, r8, ror sp
    23cc:	d40c0006 	strle	r0, [ip], #-6
    23d0:	9f440812 	svcls	0x00440812
    23d4:	00001d78 	andeq	r1, r0, r8, ror sp
    23d8:	000020d0 	ldrdeq	r2, [r0], -r0
    23dc:	e00c0006 	and	r0, ip, r6
    23e0:	9f440812 	svcls	0x00440812
	...
    23ec:	00001d78 	andeq	r1, r0, r8, ror sp
    23f0:	00001d80 	andeq	r1, r0, r0, lsl #27
    23f4:	9f300002 	svcls	0x00300002
    23f8:	00001d80 	andeq	r1, r0, r0, lsl #27
    23fc:	00001d88 	andeq	r1, r0, r8, lsl #27
    2400:	9f320002 	svcls	0x00320002
    2404:	00001d88 	andeq	r1, r0, r8, lsl #27
    2408:	000020d0 	ldrdeq	r2, [r0], -r0
    240c:	9f340002 	svcls	0x00340002
	...
    2418:	00001d78 	andeq	r1, r0, r8, ror sp
    241c:	00001d80 	andeq	r1, r0, r0, lsl #27
    2420:	e40c0006 	str	r0, [ip], #-6
    2424:	9f440812 	svcls	0x00440812
    2428:	00001d80 	andeq	r1, r0, r0, lsl #27
    242c:	00001d88 	andeq	r1, r0, r8, lsl #27
    2430:	ec0c0006 	stc	0, cr0, [ip], {6}
    2434:	9f440812 	svcls	0x00440812
    2438:	00001d88 	andeq	r1, r0, r8, lsl #27
    243c:	000020d0 	ldrdeq	r2, [r0], -r0
    2440:	f00c0006 			; <UNDEFINED> instruction: 0xf00c0006
    2444:	9f440812 	svcls	0x00440812
	...
    2450:	00001d88 	andeq	r1, r0, r8, lsl #27
    2454:	00001dd0 	ldrdeq	r1, [r0], -r0
    2458:	9f310002 	svcls	0x00310002
    245c:	00001dd0 	ldrdeq	r1, [r0], -r0
    2460:	00001dd8 	ldrdeq	r1, [r0], -r8
    2464:	9f320002 	svcls	0x00320002
    2468:	00001dd8 	ldrdeq	r1, [r0], -r8
    246c:	00001de0 	andeq	r1, r0, r0, ror #27
    2470:	9f330002 	svcls	0x00330002
    2474:	00001de0 	andeq	r1, r0, r0, ror #27
    2478:	000020d0 	ldrdeq	r2, [r0], -r0
    247c:	9f340002 	svcls	0x00340002
	...
    2488:	00001d88 	andeq	r1, r0, r8, lsl #27
    248c:	00001dd0 	ldrdeq	r1, [r0], -r0
    2490:	f80c0006 			; <UNDEFINED> instruction: 0xf80c0006
    2494:	9f440812 	svcls	0x00440812
    2498:	00001dd0 	ldrdeq	r1, [r0], -r0
    249c:	00001dd8 	ldrdeq	r1, [r0], -r8
    24a0:	fc0c0006 	stc2	0, cr0, [ip], {6}
    24a4:	9f440812 	svcls	0x00440812
    24a8:	00001dd8 	ldrdeq	r1, [r0], -r8
    24ac:	000020d0 	ldrdeq	r2, [r0], -r0
    24b0:	000c0006 	andeq	r0, ip, r6
    24b4:	9f440813 	svcls	0x00440813
	...
    24c0:	00001de0 	andeq	r1, r0, r0, ror #27
    24c4:	00001de8 	andeq	r1, r0, r8, ror #27
    24c8:	9f300002 	svcls	0x00300002
    24cc:	00001de8 	andeq	r1, r0, r8, ror #27
    24d0:	00001df0 	strdeq	r1, [r0], -r0
    24d4:	9f310002 	svcls	0x00310002
    24d8:	00001df0 	strdeq	r1, [r0], -r0
    24dc:	00001e00 	andeq	r1, r0, r0, lsl #28
    24e0:	9f330002 	svcls	0x00330002
    24e4:	00001e00 	andeq	r1, r0, r0, lsl #28
    24e8:	000020d0 	ldrdeq	r2, [r0], -r0
    24ec:	9f340002 	svcls	0x00340002
	...
    24f8:	00001de0 	andeq	r1, r0, r0, ror #27
    24fc:	00001de8 	andeq	r1, r0, r8, ror #27
    2500:	040c0006 	streq	r0, [ip], #-6
    2504:	9f440813 	svcls	0x00440813
    2508:	00001de8 	andeq	r1, r0, r8, ror #27
    250c:	00001df0 	strdeq	r1, [r0], -r0
    2510:	080c0006 	stmdaeq	ip, {r1, r2}
    2514:	9f440813 	svcls	0x00440813
    2518:	00001df0 	strdeq	r1, [r0], -r0
    251c:	000020d0 	ldrdeq	r2, [r0], -r0
    2520:	100c0006 	andne	r0, ip, r6
    2524:	9f440813 	svcls	0x00440813
	...
    2530:	00001e00 	andeq	r1, r0, r0, lsl #28
    2534:	00001e08 	andeq	r1, r0, r8, lsl #28
    2538:	9f300002 	svcls	0x00300002
    253c:	00001e08 	andeq	r1, r0, r8, lsl #28
    2540:	00001e10 	andeq	r1, r0, r0, lsl lr
    2544:	9f310002 	svcls	0x00310002
    2548:	00001e10 	andeq	r1, r0, r0, lsl lr
    254c:	00001e18 	andeq	r1, r0, r8, lsl lr
    2550:	9f320002 	svcls	0x00320002
    2554:	00001e18 	andeq	r1, r0, r8, lsl lr
    2558:	00001e50 	andeq	r1, r0, r0, asr lr
    255c:	9f330002 	svcls	0x00330002
    2560:	00001e50 	andeq	r1, r0, r0, asr lr
    2564:	000020d0 	ldrdeq	r2, [r0], -r0
    2568:	9f340002 	svcls	0x00340002
	...
    2574:	00001e00 	andeq	r1, r0, r0, lsl #28
    2578:	00001e08 	andeq	r1, r0, r8, lsl #28
    257c:	140c0006 	strne	r0, [ip], #-6
    2580:	9f440813 	svcls	0x00440813
    2584:	00001e08 	andeq	r1, r0, r8, lsl #28
    2588:	00001e10 	andeq	r1, r0, r0, lsl lr
    258c:	180c0006 	stmdane	ip, {r1, r2}
    2590:	9f440813 	svcls	0x00440813
    2594:	00001e10 	andeq	r1, r0, r0, lsl lr
    2598:	00001e18 	andeq	r1, r0, r8, lsl lr
    259c:	1c0c0006 	stcne	0, cr0, [ip], {6}
    25a0:	9f440813 	svcls	0x00440813
    25a4:	00001e18 	andeq	r1, r0, r8, lsl lr
    25a8:	000020d0 	ldrdeq	r2, [r0], -r0
    25ac:	200c0006 	andcs	r0, ip, r6
    25b0:	9f440813 	svcls	0x00440813
	...
    25bc:	00001e50 	andeq	r1, r0, r0, asr lr
    25c0:	00001e88 	andeq	r1, r0, r8, lsl #29
    25c4:	9f310002 	svcls	0x00310002
    25c8:	00001e88 	andeq	r1, r0, r8, lsl #29
    25cc:	00001e90 	muleq	r0, r0, lr
    25d0:	9f320002 	svcls	0x00320002
    25d4:	00001e90 	muleq	r0, r0, lr
    25d8:	00001e94 	muleq	r0, r4, lr
    25dc:	9f330002 	svcls	0x00330002
    25e0:	00001e94 	muleq	r0, r4, lr
    25e4:	000020d0 	ldrdeq	r2, [r0], -r0
    25e8:	9f340002 	svcls	0x00340002
	...
    25f4:	00001e50 	andeq	r1, r0, r0, asr lr
    25f8:	00001e88 	andeq	r1, r0, r8, lsl #29
    25fc:	380c0006 	stmdacc	ip, {r1, r2}
    2600:	9f440813 	svcls	0x00440813
    2604:	00001e88 	andeq	r1, r0, r8, lsl #29
    2608:	00001e90 	muleq	r0, r0, lr
    260c:	3c0c0006 	stccc	0, cr0, [ip], {6}
    2610:	9f440813 	svcls	0x00440813
    2614:	00001e90 	muleq	r0, r0, lr
    2618:	000020d0 	ldrdeq	r2, [r0], -r0
    261c:	400c0006 	andmi	r0, ip, r6
    2620:	9f440813 	svcls	0x00440813
	...
    262c:	00001e94 	muleq	r0, r4, lr
    2630:	00001e98 	muleq	r0, r8, lr
    2634:	9f300002 	svcls	0x00300002
    2638:	00001e98 	muleq	r0, r8, lr
    263c:	00001e9c 	muleq	r0, ip, lr
    2640:	9f310002 	svcls	0x00310002
    2644:	00001e9c 	muleq	r0, ip, lr
    2648:	00001ea0 	andeq	r1, r0, r0, lsr #29
    264c:	9f320002 	svcls	0x00320002
    2650:	00001ea0 	andeq	r1, r0, r0, lsr #29
    2654:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2658:	9f330002 	svcls	0x00330002
    265c:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2660:	000020d0 	ldrdeq	r2, [r0], -r0
    2664:	9f340002 	svcls	0x00340002
	...
    2670:	00001e94 	muleq	r0, r4, lr
    2674:	00001e98 	muleq	r0, r8, lr
    2678:	440c0006 	strmi	r0, [ip], #-6
    267c:	9f440813 	svcls	0x00440813
    2680:	00001e98 	muleq	r0, r8, lr
    2684:	00001e9c 	muleq	r0, ip, lr
    2688:	480c0006 	stmdami	ip, {r1, r2}
    268c:	9f440813 	svcls	0x00440813
    2690:	00001e9c 	muleq	r0, ip, lr
    2694:	00001ea0 	andeq	r1, r0, r0, lsr #29
    2698:	4c0c0006 	stcmi	0, cr0, [ip], {6}
    269c:	9f440813 	svcls	0x00440813
    26a0:	00001ea0 	andeq	r1, r0, r0, lsr #29
    26a4:	000020d0 	ldrdeq	r2, [r0], -r0
    26a8:	500c0006 	andpl	r0, ip, r6
    26ac:	9f440813 	svcls	0x00440813
	...
    26b8:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
    26bc:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
    26c0:	9f300002 	svcls	0x00300002
    26c4:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
    26c8:	00001ec0 	andeq	r1, r0, r0, asr #29
    26cc:	c0560001 	subsgt	r0, r6, r1
    26d0:	4c00001e 	stcmi	0, cr0, [r0], {30}
    26d4:	0300001f 	movweq	r0, #31
    26d8:	9f787600 	svcls	0x00787600
    26dc:	00001f70 	andeq	r1, r0, r0, ror pc
    26e0:	00001f84 	andeq	r1, r0, r4, lsl #31
    26e4:	84560001 	ldrbhi	r0, [r6], #-1
    26e8:	9800001f 	stmdals	r0, {r0, r1, r2, r3, r4}
    26ec:	0300001f 	movweq	r0, #31
    26f0:	9f7f7600 	svcls	0x007f7600
    26f4:	00001f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    26f8:	00001fb0 			; <UNDEFINED> instruction: 0x00001fb0
    26fc:	00560001 	subseq	r0, r6, r1
    2700:	00000000 	andeq	r0, r0, r0
    2704:	b4000000 	strlt	r0, [r0], #-0
    2708:	b800001e 	stmdalt	r0, {r1, r2, r3, r4}
    270c:	0600001e 			; <UNDEFINED> instruction: 0x0600001e
    2710:	13600c00 	cmnne	r0, #0, 24
    2714:	b89f4408 	ldmlt	pc, {r3, sl, lr}	; <UNPREDICTABLE>
    2718:	4c00001e 	stcmi	0, cr0, [r0], {30}
    271c:	0300001f 	movweq	r0, #31
    2720:	9f647300 	svcls	0x00647300
    2724:	00001f4c 	andeq	r1, r0, ip, asr #30
    2728:	00001f54 	andeq	r1, r0, r4, asr pc
    272c:	68730003 	ldmdavs	r3!, {r0, r1}^
    2730:	001f549f 	mulseq	pc, pc, r4	; <UNPREDICTABLE>
    2734:	001f5800 	andseq	r5, pc, r0, lsl #16
    2738:	73000300 	movwvc	r0, #768	; 0x300
    273c:	1f589f6c 	svcne	0x00589f6c
    2740:	1f600000 	svcne	0x00600000
    2744:	00030000 	andeq	r0, r3, r0
    2748:	609f7073 	addsvs	r7, pc, r3, ror r0	; <UNPREDICTABLE>
    274c:	6400001f 	strvs	r0, [r0], #-31	; 0xffffffe1
    2750:	0300001f 	movweq	r0, #31
    2754:	9f747300 	svcls	0x00747300
    2758:	00001f64 	andeq	r1, r0, r4, ror #30
    275c:	00001f68 	andeq	r1, r0, r8, ror #30
    2760:	74720003 	ldrbtvc	r0, [r2], #-3
    2764:	001f7c9f 	mulseq	pc, pc, ip	; <UNPREDICTABLE>
    2768:	001fa400 	andseq	sl, pc, r0, lsl #8
    276c:	52000100 	andpl	r0, r0, #0, 2
	...
    2778:	00001fb0 			; <UNDEFINED> instruction: 0x00001fb0
    277c:	00001ff0 	strdeq	r1, [r0], -r0
    2780:	f0530001 			; <UNDEFINED> instruction: 0xf0530001
    2784:	8000001f 	andhi	r0, r0, pc, lsl r0
    2788:	03000020 	movweq	r0, #32
    278c:	9f787300 	svcls	0x00787300
    2790:	00002080 	andeq	r2, r0, r0, lsl #1
    2794:	00002098 	muleq	r0, r8, r0
    2798:	98530001 	ldmdals	r3, {r0}^
    279c:	ac000020 	stcge	0, cr0, [r0], {32}
    27a0:	03000020 	movweq	r0, #32
    27a4:	9f7f7300 	svcls	0x007f7300
    27a8:	000020ac 	andeq	r2, r0, ip, lsr #1
    27ac:	000020bb 	strheq	r2, [r0], -fp
    27b0:	00530001 	subseq	r0, r3, r1
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	b0000000 	andlt	r0, r0, r0
    27bc:	7000001f 	andvc	r0, r0, pc, lsl r0
    27c0:	03000020 	movweq	r0, #32
    27c4:	9f647200 	svcls	0x00647200
    27c8:	00002070 	andeq	r2, r0, r0, ror r0
    27cc:	00002080 	andeq	r2, r0, r0, lsl #1
    27d0:	64710003 	ldrbtvs	r0, [r1], #-3
    27d4:	0020909f 	mlaeq	r0, pc, r0, r9	; <UNPREDICTABLE>
    27d8:	0020bb00 	eoreq	fp, r0, r0, lsl #22
    27dc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    27ec:	00000010 	andeq	r0, r0, r0, lsl r0
    27f0:	10500001 	subsne	r0, r0, r1
    27f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    27f8:	04000000 	streq	r0, [r0], #-0
    27fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    2800:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2804:	00000000 	andeq	r0, r0, r0
    2808:	00002c00 	andeq	r2, r0, r0, lsl #24
    280c:	00003800 	andeq	r3, r0, r0, lsl #16
    2810:	50000100 	andpl	r0, r0, r0, lsl #2
    2814:	00000038 	andeq	r0, r0, r8, lsr r0
    2818:	00000044 	andeq	r0, r0, r4, asr #32
    281c:	01f30004 	mvnseq	r0, r4
    2820:	00009f50 	andeq	r9, r0, r0, asr pc
    2824:	00000000 	andeq	r0, r0, r0
    2828:	00440000 	subeq	r0, r4, r0
    282c:	005c0000 	subseq	r0, ip, r0
    2830:	00010000 	andeq	r0, r1, r0
    2834:	00005c51 	andeq	r5, r0, r1, asr ip
    2838:	00007400 	andeq	r7, r0, r0, lsl #8
    283c:	f3000400 	vshl.u8	d0, d0, d0
    2840:	749f5101 	ldrvc	r5, [pc], #257	; 2848 <ABORT_STACK_SIZE+0x2448>
    2844:	84000000 	strhi	r0, [r0], #-0
    2848:	01000000 	mrseq	r0, (UNDEF: 0)
    284c:	00845100 	addeq	r5, r4, r0, lsl #2
    2850:	00900000 	addseq	r0, r0, r0
    2854:	00040000 	andeq	r0, r4, r0
    2858:	9f5101f3 	svcls	0x005101f3
	...
    2864:	00000090 	muleq	r0, r0, r0
    2868:	000000a8 	andeq	r0, r0, r8, lsr #1
    286c:	a8510001 	ldmdage	r1, {r0}^
    2870:	c0000000 	andgt	r0, r0, r0
    2874:	04000000 	streq	r0, [r0], #-0
    2878:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    287c:	0000c09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2880:	0000d000 	andeq	sp, r0, r0
    2884:	51000100 	mrspl	r0, (UNDEF: 16)
    2888:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    288c:	000000dc 	ldrdeq	r0, [r0], -ip
    2890:	01f30004 	mvnseq	r0, r4
    2894:	00009f51 	andeq	r9, r0, r1, asr pc
    2898:	00000000 	andeq	r0, r0, r0
    289c:	00dc0000 	sbcseq	r0, ip, r0
    28a0:	00f40000 	rscseq	r0, r4, r0
    28a4:	00010000 	andeq	r0, r1, r0
    28a8:	0000f450 	andeq	pc, r0, r0, asr r4	; <UNPREDICTABLE>
    28ac:	00011c00 	andeq	r1, r1, r0, lsl #24
    28b0:	f3000400 	vshl.u8	d0, d0, d0
    28b4:	1c9f5001 	ldcne	0, cr5, [pc], {1}
    28b8:	44000001 	strmi	r0, [r0], #-1
    28bc:	01000001 	tsteq	r0, r1
    28c0:	01445000 	mrseq	r5, (UNDEF: 68)
    28c4:	01600000 	cmneq	r0, r0
    28c8:	00040000 	andeq	r0, r4, r0
    28cc:	9f5001f3 	svcls	0x005001f3
	...
    28d8:	000000dc 	ldrdeq	r0, [r0], -ip
    28dc:	000000fc 	strdeq	r0, [r0], -ip
    28e0:	fc510001 	mrrc2	0, 0, r0, r1, cr1
    28e4:	1c000000 	stcne	0, cr0, [r0], {-0}
    28e8:	04000001 	streq	r0, [r0], #-1
    28ec:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    28f0:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    28f4:	00013c00 	andeq	r3, r1, r0, lsl #24
    28f8:	51000100 	mrspl	r0, (UNDEF: 16)
    28fc:	0000013c 	andeq	r0, r0, ip, lsr r1
    2900:	00000160 	andeq	r0, r0, r0, ror #2
    2904:	01f30004 	mvnseq	r0, r4
    2908:	00009f51 	andeq	r9, r0, r1, asr pc
    290c:	00000000 	andeq	r0, r0, r0
    2910:	00dc0000 	sbcseq	r0, ip, r0
    2914:	01100000 	tsteq	r0, r0
    2918:	00010000 	andeq	r0, r1, r0
    291c:	00011052 	andeq	r1, r1, r2, asr r0
    2920:	00011c00 	andeq	r1, r1, r0, lsl #24
    2924:	f3000400 	vshl.u8	d0, d0, d0
    2928:	1c9f5201 	lfmne	f5, 4, [pc], {1}
    292c:	54000001 	strpl	r0, [r0], #-1
    2930:	01000001 	tsteq	r0, r1
    2934:	01545200 	cmpeq	r4, r0, lsl #4
    2938:	01600000 	cmneq	r0, r0
    293c:	00040000 	andeq	r0, r4, r0
    2940:	9f5201f3 	svcls	0x005201f3
	...
    294c:	00000160 	andeq	r0, r0, r0, ror #2
    2950:	00000178 	andeq	r0, r0, r8, ror r1
    2954:	78500001 	ldmdavc	r0, {r0}^
    2958:	a4000001 	strge	r0, [r0], #-1
    295c:	04000001 	streq	r0, [r0], #-1
    2960:	5001f300 	andpl	pc, r1, r0, lsl #6
    2964:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    2968:	0001d000 	andeq	sp, r1, r0
    296c:	50000100 	andpl	r0, r0, r0, lsl #2
    2970:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2974:	000001ec 	andeq	r0, r0, ip, ror #3
    2978:	01f30004 	mvnseq	r0, r4
    297c:	00009f50 	andeq	r9, r0, r0, asr pc
    2980:	00000000 	andeq	r0, r0, r0
    2984:	01600000 	cmneq	r0, r0
    2988:	01800000 	orreq	r0, r0, r0
    298c:	00010000 	andeq	r0, r1, r0
    2990:	00018051 	andeq	r8, r1, r1, asr r0
    2994:	0001a400 	andeq	sl, r1, r0, lsl #8
    2998:	f3000400 	vshl.u8	d0, d0, d0
    299c:	a49f5101 	ldrge	r5, [pc], #257	; 29a4 <ABORT_STACK_SIZE+0x25a4>
    29a0:	c4000001 	strgt	r0, [r0], #-1
    29a4:	01000001 	tsteq	r0, r1
    29a8:	01c45100 	biceq	r5, r4, r0, lsl #2
    29ac:	01ec0000 	mvneq	r0, r0
    29b0:	00040000 	andeq	r0, r4, r0
    29b4:	9f5101f3 	svcls	0x005101f3
	...
    29c0:	00000160 	andeq	r0, r0, r0, ror #2
    29c4:	0000018c 	andeq	r0, r0, ip, lsl #3
    29c8:	8c520001 	mrrchi	0, 0, r0, r2, cr1
    29cc:	a4000001 	strge	r0, [r0], #-1
    29d0:	04000001 	streq	r0, [r0], #-1
    29d4:	5201f300 	andpl	pc, r1, #0, 6
    29d8:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    29dc:	0001c800 	andeq	ip, r1, r0, lsl #16
    29e0:	52000100 	andpl	r0, r0, #0, 2
    29e4:	000001c8 	andeq	r0, r0, r8, asr #3
    29e8:	000001ec 	andeq	r0, r0, ip, ror #3
    29ec:	01f30004 	mvnseq	r0, r4
    29f0:	00009f52 	andeq	r9, r0, r2, asr pc
    29f4:	00000000 	andeq	r0, r0, r0
    29f8:	01ec0000 	mvneq	r0, r0
    29fc:	02040000 	andeq	r0, r4, #0
    2a00:	00010000 	andeq	r0, r1, r0
    2a04:	00020450 	andeq	r0, r2, r0, asr r4
    2a08:	00021800 	andeq	r1, r2, r0, lsl #16
    2a0c:	f3000400 	vshl.u8	d0, d0, d0
    2a10:	189f5001 	ldmne	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    2a14:	34000002 	strcc	r0, [r0], #-2
    2a18:	01000002 	tsteq	r0, r2
    2a1c:	00005000 	andeq	r5, r0, r0
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	01ec0000 	mvneq	r0, r0
    2a28:	020c0000 	andeq	r0, ip, #0
    2a2c:	00010000 	andeq	r0, r1, r0
    2a30:	00020c51 	andeq	r0, r2, r1, asr ip
    2a34:	00021800 	andeq	r1, r2, r0, lsl #16
    2a38:	f3000400 	vshl.u8	d0, d0, d0
    2a3c:	189f5101 	ldmne	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    2a40:	28000002 	stmdacs	r0, {r1}
    2a44:	01000002 	tsteq	r0, r2
    2a48:	02285100 	eoreq	r5, r8, #0, 2
    2a4c:	02340000 	eorseq	r0, r4, #0
    2a50:	00040000 	andeq	r0, r4, r0
    2a54:	9f5101f3 	svcls	0x005101f3
	...
    2a60:	00000234 	andeq	r0, r0, r4, lsr r2
    2a64:	00000240 	andeq	r0, r0, r0, asr #4
    2a68:	40500001 	subsmi	r0, r0, r1
    2a6c:	50000002 	andpl	r0, r0, r2
    2a70:	04000002 	streq	r0, [r0], #-2
    2a74:	5001f300 	andpl	pc, r1, r0, lsl #6
    2a78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a7c:	00000000 	andeq	r0, r0, r0
    2a80:	00025000 	andeq	r5, r2, r0
    2a84:	00025c00 	andeq	r5, r2, r0, lsl #24
    2a88:	50000100 	andpl	r0, r0, r0, lsl #2
    2a8c:	0000025c 	andeq	r0, r0, ip, asr r2
    2a90:	00000268 	andeq	r0, r0, r8, ror #4
    2a94:	01f30004 	mvnseq	r0, r4
    2a98:	00009f50 	andeq	r9, r0, r0, asr pc
    2a9c:	00000000 	andeq	r0, r0, r0
    2aa0:	02680000 	rsbeq	r0, r8, #0
    2aa4:	02780000 	rsbseq	r0, r8, #0
    2aa8:	00010000 	andeq	r0, r1, r0
    2aac:	00027850 	andeq	r7, r2, r0, asr r8
    2ab0:	00028000 	andeq	r8, r2, r0
    2ab4:	f3000400 	vshl.u8	d0, d0, d0
    2ab8:	009f5001 	addseq	r5, pc, r1
    2abc:	00000000 	andeq	r0, r0, r0
    2ac0:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2ac4:	6c000002 	stcvs	0, cr0, [r0], {2}
    2ac8:	01000002 	tsteq	r0, r2
    2acc:	026c5200 	rsbeq	r5, ip, #0, 4
    2ad0:	02800000 	addeq	r0, r0, #0
    2ad4:	00040000 	andeq	r0, r4, r0
    2ad8:	9f5201f3 	svcls	0x005201f3
	...
    2ae8:	00000028 	andeq	r0, r0, r8, lsr #32
    2aec:	28500001 	ldmdacs	r0, {r0}^
    2af0:	c4000000 	strgt	r0, [r0], #-0
    2af4:	04000007 	streq	r0, [r0], #-7
    2af8:	5001f300 	andpl	pc, r1, r0, lsl #6
    2afc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b08:	00000800 	andeq	r0, r0, r0, lsl #16
    2b0c:	51000100 	mrspl	r0, (UNDEF: 16)
    2b10:	00000008 	andeq	r0, r0, r8
    2b14:	000007c4 	andeq	r0, r0, r4, asr #15
    2b18:	01f30004 	mvnseq	r0, r4
    2b1c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2b28:	00300000 	eorseq	r0, r0, r0
    2b2c:	00010000 	andeq	r0, r1, r0
    2b30:	00003052 	andeq	r3, r0, r2, asr r0
    2b34:	0007c400 	andeq	ip, r7, r0, lsl #8
    2b38:	f3000400 	vshl.u8	d0, d0, d0
    2b3c:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2b48:	14000000 	strne	r0, [r0], #-0
    2b4c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b50:	00145300 	andseq	r5, r4, r0, lsl #6
    2b54:	07c40000 	strbeq	r0, [r4, r0]
    2b58:	00040000 	andeq	r0, r4, r0
    2b5c:	9f5301f3 	svcls	0x005301f3
	...
    2b6c:	00000004 	andeq	r0, r0, r4
    2b70:	00910002 	addseq	r0, r1, r2
    2b74:	00000004 	andeq	r0, r0, r4
    2b78:	0000003f 	andeq	r0, r0, pc, lsr r0
    2b7c:	007c0002 	rsbseq	r0, ip, r2
    2b80:	0000003f 	andeq	r0, r0, pc, lsr r0
    2b84:	000007c4 	andeq	r0, r0, r4, asr #15
    2b88:	00910002 	addseq	r0, r1, r2
	...
    2b94:	00000040 	andeq	r0, r0, r0, asr #32
    2b98:	00000088 	andeq	r0, r0, r8, lsl #1
    2b9c:	9f300002 	svcls	0x00300002
    2ba0:	00000088 	andeq	r0, r0, r8, lsl #1
    2ba4:	000004fc 	strdeq	r0, [r0], -ip
    2ba8:	8c910003 	ldchi	0, cr0, [r1], {3}
    2bac:	0004fc7d 	andeq	pc, r4, sp, ror ip	; <UNPREDICTABLE>
    2bb0:	00050400 	andeq	r0, r5, r0, lsl #8
    2bb4:	5c000100 	stfpls	f0, [r0], {-0}
    2bb8:	00000504 	andeq	r0, r0, r4, lsl #10
    2bbc:	000006fc 	strdeq	r0, [r0], -ip
    2bc0:	8c910003 	ldchi	0, cr0, [r1], {3}
    2bc4:	0006fc7d 	andeq	pc, r6, sp, ror ip	; <UNPREDICTABLE>
    2bc8:	00070000 	andeq	r0, r7, r0
    2bcc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    2bd0:	00000700 	andeq	r0, r0, r0, lsl #14
    2bd4:	000007c4 	andeq	r0, r0, r4, asr #15
    2bd8:	8c910003 	ldchi	0, cr0, [r1], {3}
    2bdc:	0000007d 	andeq	r0, r0, sp, ror r0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	00004000 	andeq	r4, r0, r0
    2be8:	00005c00 	andeq	r5, r0, r0, lsl #24
    2bec:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    2bf0:	0000005c 	andeq	r0, r0, ip, asr r0
    2bf4:	00000088 	andeq	r0, r0, r8, lsl #1
    2bf8:	9c910003 	ldcls	0, cr0, [r1], {3}
    2bfc:	0000887d 	andeq	r8, r0, sp, ror r8
    2c00:	0000a000 	andeq	sl, r0, r0
    2c04:	51000100 	mrspl	r0, (UNDEF: 16)
    2c08:	000000a0 	andeq	r0, r0, r0, lsr #1
    2c0c:	000000b8 	strheq	r0, [r0], -r8
    2c10:	b8580001 	ldmdalt	r8, {r0}^
    2c14:	c4000000 	strgt	r0, [r0], #-0
    2c18:	01000000 	mrseq	r0, (UNDEF: 0)
    2c1c:	00c45100 	sbceq	r5, r4, r0, lsl #2
    2c20:	04fc0000 	ldrbteq	r0, [ip], #0
    2c24:	00030000 	andeq	r0, r3, r0
    2c28:	fc7ce091 	ldc2l	0, cr14, [ip], #-580	; 0xfffffdbc
    2c2c:	0c000004 	stceq	0, cr0, [r0], {4}
    2c30:	01000005 	tsteq	r0, r5
    2c34:	050c5100 	streq	r5, [ip, #-256]	; 0xffffff00
    2c38:	05340000 	ldreq	r0, [r4, #-0]!
    2c3c:	00010000 	andeq	r0, r1, r0
    2c40:	00053458 	andeq	r3, r5, r8, asr r4
    2c44:	00070000 	andeq	r0, r7, r0
    2c48:	91000300 	mrsls	r0, LR_irq
    2c4c:	07007d94 			; <UNDEFINED> instruction: 0x07007d94
    2c50:	07c40000 	strbeq	r0, [r4, r0]
    2c54:	00030000 	andeq	r0, r3, r0
    2c58:	007ce091 			; <UNDEFINED> instruction: 0x007ce091
    2c5c:	00000000 	andeq	r0, r0, r0
    2c60:	a0000000 	andge	r0, r0, r0
    2c64:	a4000000 	strge	r0, [r0], #-0
    2c68:	01000000 	mrseq	r0, (UNDEF: 0)
    2c6c:	00a45500 	adceq	r5, r4, r0, lsl #10
    2c70:	00b80000 	adcseq	r0, r8, r0
    2c74:	00050000 	andeq	r0, r5, r0
    2c78:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    2c7c:	0000b89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2c80:	0000cc00 	andeq	ip, r0, r0, lsl #24
    2c84:	75000800 	strvc	r0, [r0, #-2048]	; 0xfffff800
    2c88:	72243800 	eorvc	r3, r4, #0, 16
    2c8c:	cc9f2100 	ldfgts	f2, [pc], {0}
    2c90:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    2c94:	01000000 	mrseq	r0, (UNDEF: 0)
    2c98:	050c5200 	streq	r5, [ip, #-512]	; 0xfffffe00
    2c9c:	052c0000 	streq	r0, [ip, #-0]!
    2ca0:	00010000 	andeq	r0, r1, r0
    2ca4:	00000055 	andeq	r0, r0, r5, asr r0
    2ca8:	00000000 	andeq	r0, r0, r0
    2cac:	0000b800 	andeq	fp, r0, r0, lsl #16
    2cb0:	00050400 	andeq	r0, r5, r0, lsl #8
    2cb4:	30000200 	andcc	r0, r0, r0, lsl #4
    2cb8:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    2cbc:	0007c400 	andeq	ip, r7, r0, lsl #8
    2cc0:	30000200 	andcc	r0, r0, r0, lsl #4
    2cc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cc8:	00000000 	andeq	r0, r0, r0
    2ccc:	0000b800 	andeq	fp, r0, r0, lsl #16
    2cd0:	00050400 	andeq	r0, r5, r0, lsl #8
    2cd4:	0a000400 	beq	3cdc <ABORT_STACK_SIZE+0x38dc>
    2cd8:	009fffff 			; <UNDEFINED> instruction: 0x009fffff
    2cdc:	c4000007 	strgt	r0, [r0], #-7
    2ce0:	04000007 	streq	r0, [r0], #-7
    2ce4:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    2ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cec:	00000000 	andeq	r0, r0, r0
    2cf0:	0000b800 	andeq	fp, r0, r0, lsl #16
    2cf4:	00050400 	andeq	r0, r5, r0, lsl #8
    2cf8:	33000200 	movwcc	r0, #512	; 0x200
    2cfc:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    2d00:	0007c400 	andeq	ip, r7, r0, lsl #8
    2d04:	33000200 	movwcc	r0, #512	; 0x200
    2d08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d0c:	00000000 	andeq	r0, r0, r0
    2d10:	0000b800 	andeq	fp, r0, r0, lsl #16
    2d14:	0000cc00 	andeq	ip, r0, r0, lsl #24
    2d18:	75000800 	strvc	r0, [r0, #-2048]	; 0xfffff800
    2d1c:	72243800 	eorvc	r3, r4, #0, 16
    2d20:	cc9f2100 	ldfgts	f2, [pc], {0}
    2d24:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    2d28:	01000000 	mrseq	r0, (UNDEF: 0)
    2d2c:	00f85200 	rscseq	r5, r8, r0, lsl #4
    2d30:	01080000 	mrseq	r0, (UNDEF: 8)
    2d34:	00010000 	andeq	r0, r1, r0
    2d38:	00000053 	andeq	r0, r0, r3, asr r0
    2d3c:	00000000 	andeq	r0, r0, r0
    2d40:	0000b800 	andeq	fp, r0, r0, lsl #16
    2d44:	0004fc00 	andeq	pc, r4, r0, lsl #24
    2d48:	91000300 	mrsls	r0, LR_irq
    2d4c:	07007d8c 	streq	r7, [r0, -ip, lsl #27]
    2d50:	07c40000 	strbeq	r0, [r4, r0]
    2d54:	00030000 	andeq	r0, r3, r0
    2d58:	007d8c91 			; <UNDEFINED> instruction: 0x007d8c91
    2d5c:	00000000 	andeq	r0, r0, r0
    2d60:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    2d64:	ec000000 	stc	0, cr0, [r0], {-0}
    2d68:	10000000 	andne	r0, r0, r0
    2d6c:	31007200 	mrscc	r7, R8_usr
    2d70:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    2d74:	94224000 	strtls	r4, [r2], #-0
    2d78:	1aff0801 	bne	fffc4d84 <IRQ_STACK_BASE+0xbbfc4d84>
    2d7c:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2d80:	00017800 	andeq	r7, r1, r0, lsl #16
    2d84:	53000100 	movwpl	r0, #256	; 0x100
    2d88:	00000700 	andeq	r0, r0, r0, lsl #14
    2d8c:	00000770 	andeq	r0, r0, r0, ror r7
    2d90:	00530001 	subseq	r0, r3, r1
    2d94:	00000000 	andeq	r0, r0, r0
    2d98:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    2d9c:	ec000000 	stc	0, cr0, [r0], {-0}
    2da0:	10000000 	andne	r0, r0, r0
    2da4:	31007200 	mrscc	r7, R8_usr
    2da8:	f0910324 			; <UNDEFINED> instruction: 0xf0910324
    2dac:	94224000 	strtls	r4, [r2], #-0
    2db0:	1aff0801 	bne	fffc4dbc <IRQ_STACK_BASE+0xbbfc4dbc>
    2db4:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2db8:	00014800 	andeq	r4, r1, r0, lsl #16
    2dbc:	52000100 	andpl	r0, r0, #0, 2
    2dc0:	00000700 	andeq	r0, r0, r0, lsl #14
    2dc4:	0000071c 	andeq	r0, r0, ip, lsl r7
    2dc8:	00520001 	subseq	r0, r2, r1
    2dcc:	00000000 	andeq	r0, r0, r0
    2dd0:	1c000000 	stcne	0, cr0, [r0], {-0}
    2dd4:	b8000001 	stmdalt	r0, {r0}
    2dd8:	06000001 	streq	r0, [r0], -r1
    2ddc:	08007600 	stmdaeq	r0, {r9, sl, ip, sp, lr}
    2de0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2de4:	28000007 	stmdacs	r0, {r0, r1, r2}
    2de8:	06000007 	streq	r0, [r0], -r7
    2dec:	08007600 	stmdaeq	r0, {r9, sl, ip, sp, lr}
    2df0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2df4:	00000000 	andeq	r0, r0, r0
    2df8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2dfc:	40000001 	andmi	r0, r0, r1
    2e00:	17000001 	strne	r0, [r0, -r1]
    2e04:	03007200 	movweq	r7, #512	; 0x200
    2e08:	400162f8 	strdmi	r6, [r1], -r8
    2e0c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2e10:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    2e14:	00731e02 	rsbseq	r1, r3, r2, lsl #28
    2e18:	9f222435 	svcls	0x00222435
    2e1c:	00000140 	andeq	r0, r0, r0, asr #2
    2e20:	00000148 	andeq	r0, r0, r8, asr #2
    2e24:	00720008 	rsbseq	r0, r2, r8
    2e28:	00702435 	rsbseq	r2, r0, r5, lsr r4
    2e2c:	07009f22 	streq	r9, [r0, -r2, lsr #30]
    2e30:	07140000 	ldreq	r0, [r4, -r0]
    2e34:	00170000 	andseq	r0, r7, r0
    2e38:	10030072 	andne	r0, r3, r2, ror r0
    2e3c:	22400163 	subcs	r0, r0, #-1073741800	; 0xc0000018
    2e40:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2e44:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    2e48:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    2e4c:	149f2224 	ldrne	r2, [pc], #548	; 2e54 <ABORT_STACK_SIZE+0x2a54>
    2e50:	1c000007 	stcne	0, cr0, [r0], {7}
    2e54:	08000007 	stmdaeq	r0, {r0, r1, r2}
    2e58:	35007200 	strcc	r7, [r0, #-512]	; 0xfffffe00
    2e5c:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    2e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2e64:	00000000 	andeq	r0, r0, r0
    2e68:	00012800 	andeq	r2, r1, r0, lsl #16
    2e6c:	00014000 	andeq	r4, r1, r0
    2e70:	30000200 	andcc	r0, r0, r0, lsl #4
    2e74:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    2e78:	00071400 	andeq	r1, r7, r0, lsl #8
    2e7c:	30000200 	andcc	r0, r0, r0, lsl #4
    2e80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2e84:	00000000 	andeq	r0, r0, r0
    2e88:	00020400 	andeq	r0, r2, r0, lsl #8
    2e8c:	00024800 	andeq	r4, r2, r0, lsl #16
    2e90:	30000200 	andcc	r0, r0, r0, lsl #4
    2e94:	0002489f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2e98:	00026000 	andeq	r6, r2, r0
    2e9c:	91000b00 	tstls	r0, r0, lsl #22
    2ea0:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    2ea4:	231c7c91 	tstcs	ip, #37120	; 0x9100
    2ea8:	04c09f55 	strbeq	r9, [r0], #3925	; 0xf55
    2eac:	05040000 	streq	r0, [r4, #-0]
    2eb0:	000b0000 	andeq	r0, fp, r0
    2eb4:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    2eb8:	1c7c9101 	ldfnep	f1, [ip], #-4
    2ebc:	009f5523 	addseq	r5, pc, r3, lsr #10
    2ec0:	00000000 	andeq	r0, r0, r0
    2ec4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2ec8:	04000001 	streq	r0, [r0], #-1
    2ecc:	02000002 	andeq	r0, r0, #2
    2ed0:	009f3000 	addseq	r3, pc, r0
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2edc:	b0000002 	andlt	r0, r0, r2
    2ee0:	02000002 	andeq	r0, r0, #2
    2ee4:	b09f3000 	addslt	r3, pc, r0
    2ee8:	cc000002 	stcgt	0, cr0, [r0], {2}
    2eec:	02000002 	andeq	r0, r0, #2
    2ef0:	cc9f3100 	ldfgts	f3, [pc], {0}
    2ef4:	ec000002 	stc	0, cr0, [r0], {2}
    2ef8:	02000002 	andeq	r0, r0, #2
    2efc:	ec9f3200 	lfm	f3, 4, [pc], {0}
    2f00:	0c000002 	stceq	0, cr0, [r0], {2}
    2f04:	02000003 	andeq	r0, r0, #3
    2f08:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    2f0c:	28000003 	stmdacs	r0, {r0, r1}
    2f10:	02000003 	andeq	r0, r0, #3
    2f14:	289f3100 	ldmcs	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    2f18:	48000003 	stmdami	r0, {r0, r1}
    2f1c:	02000003 	andeq	r0, r0, #3
    2f20:	489f3200 	ldmmi	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    2f24:	70000003 	andvc	r0, r0, r3
    2f28:	02000003 	andeq	r0, r0, #3
    2f2c:	709f3000 	addsvc	r3, pc, r0
    2f30:	90000003 	andls	r0, r0, r3
    2f34:	02000003 	andeq	r0, r0, #3
    2f38:	909f3100 	addsls	r3, pc, r0, lsl #2
    2f3c:	b8000003 	stmdalt	r0, {r0, r1}
    2f40:	02000003 	andeq	r0, r0, #3
    2f44:	b89f3200 	ldmlt	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    2f48:	d4000003 	strle	r0, [r0], #-3
    2f4c:	02000003 	andeq	r0, r0, #3
    2f50:	d49f3000 	ldrle	r3, [pc], #0	; 2f58 <ABORT_STACK_SIZE+0x2b58>
    2f54:	f0000003 			; <UNDEFINED> instruction: 0xf0000003
    2f58:	02000003 	andeq	r0, r0, #3
    2f5c:	f09f3100 			; <UNDEFINED> instruction: 0xf09f3100
    2f60:	0c000003 	stceq	0, cr0, [r0], {3}
    2f64:	02000004 	andeq	r0, r0, #4
    2f68:	0c9f3200 	lfmeq	f3, 4, [pc], {0}
    2f6c:	28000004 	stmdacs	r0, {r2}
    2f70:	02000004 	andeq	r0, r0, #4
    2f74:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    2f78:	44000004 	strmi	r0, [r0], #-4
    2f7c:	02000004 	andeq	r0, r0, #4
    2f80:	449f3100 	ldrmi	r3, [pc], #256	; 2f88 <ABORT_STACK_SIZE+0x2b88>
    2f84:	60000004 	andvs	r0, r0, r4
    2f88:	02000004 	andeq	r0, r0, #4
    2f8c:	609f3200 	addsvs	r3, pc, r0, lsl #4
    2f90:	80000004 	andhi	r0, r0, r4
    2f94:	02000004 	andeq	r0, r0, #4
    2f98:	809f3000 	addshi	r3, pc, r0
    2f9c:	a0000004 	andge	r0, r0, r4
    2fa0:	02000004 	andeq	r0, r0, #4
    2fa4:	a09f3100 	addsge	r3, pc, r0, lsl #2
    2fa8:	c0000004 	andgt	r0, r0, r4
    2fac:	02000004 	andeq	r0, r0, #4
    2fb0:	c09f3200 	addsgt	r3, pc, r0, lsl #4
    2fb4:	04000004 	streq	r0, [r0], #-4
    2fb8:	02000005 	andeq	r0, r0, #5
    2fbc:	009f3300 	addseq	r3, pc, r0, lsl #6
    2fc0:	00000000 	andeq	r0, r0, r0
    2fc4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2fc8:	ec000002 	stc	0, cr0, [r0], {2}
    2fcc:	02000002 	andeq	r0, r0, #2
    2fd0:	ec9f3000 	ldc	0, cr3, [pc], {0}
    2fd4:	48000002 	stmdami	r0, {r1}
    2fd8:	02000003 	andeq	r0, r0, #3
    2fdc:	489f3100 	ldmmi	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    2fe0:	b8000003 	stmdalt	r0, {r0, r1}
    2fe4:	02000003 	andeq	r0, r0, #3
    2fe8:	b89f3200 	ldmlt	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    2fec:	0c000003 	stceq	0, cr0, [r0], {3}
    2ff0:	02000004 	andeq	r0, r0, #4
    2ff4:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    2ff8:	60000004 	andvs	r0, r0, r4
    2ffc:	02000004 	andeq	r0, r0, #4
    3000:	609f3100 	addsvs	r3, pc, r0, lsl #2
    3004:	c0000004 	andgt	r0, r0, r4
    3008:	02000004 	andeq	r0, r0, #4
    300c:	c09f3200 	addsgt	r3, pc, r0, lsl #4
    3010:	04000004 	streq	r0, [r0], #-4
    3014:	02000005 	andeq	r0, r0, #5
    3018:	009f3300 	addseq	r3, pc, r0, lsl #6
    301c:	00000000 	andeq	r0, r0, r0
    3020:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    3024:	bc000002 	stclt	0, cr0, [r0], {2}
    3028:	01000003 	tsteq	r0, r3
    302c:	03bc5200 			; <UNDEFINED> instruction: 0x03bc5200
    3030:	05040000 	streq	r0, [r4, #-0]
    3034:	00120000 	andseq	r0, r2, r0
    3038:	067d9091 			; <UNDEFINED> instruction: 0x067d9091
    303c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3040:	7d88911a 	stfvcd	f1, [r8, #104]	; 0x68
    3044:	2e301a06 	vaddcs.f32	s2, s0, s12
    3048:	00009f1f 	andeq	r9, r0, pc, lsl pc
    304c:	00000000 	andeq	r0, r0, r0
    3050:	02780000 	rsbseq	r0, r8, #0
    3054:	02ec0000 	rsceq	r0, ip, #0
    3058:	00010000 	andeq	r0, r1, r0
    305c:	0002ec59 	andeq	lr, r2, r9, asr ip
    3060:	00034800 	andeq	r4, r3, r0, lsl #16
    3064:	79000300 	stmdbvc	r0, {r8, r9}
    3068:	03489f01 	movteq	r9, #36609	; 0x8f01
    306c:	04cc0000 	strbeq	r0, [ip], #0
    3070:	00030000 	andeq	r0, r3, r0
    3074:	cc9f0279 	lfmgt	f0, 4, [pc], {121}	; 0x79
    3078:	04000004 	streq	r0, [r0], #-4
    307c:	03000005 	movweq	r0, #5
    3080:	9f7f7900 	svcls	0x007f7900
	...
    308c:	00000278 	andeq	r0, r0, r8, ror r2
    3090:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    3094:	68760003 	ldmdavs	r6!, {r0, r1}^
    3098:	0002b09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    309c:	0002cc00 	andeq	ip, r2, r0, lsl #24
    30a0:	76000300 	strvc	r0, [r0], -r0, lsl #6
    30a4:	02cc9f69 	sbceq	r9, ip, #420	; 0x1a4
    30a8:	02ec0000 	rsceq	r0, ip, #0
    30ac:	00030000 	andeq	r0, r3, r0
    30b0:	ec9f6a76 	vldmia	pc, {s12-s129}
    30b4:	0c000002 	stceq	0, cr0, [r0], {2}
    30b8:	03000003 	movweq	r0, #3
    30bc:	9f687600 	svcls	0x00687600
    30c0:	0000030c 	andeq	r0, r0, ip, lsl #6
    30c4:	00000328 	andeq	r0, r0, r8, lsr #6
    30c8:	69760003 	ldmdbvs	r6!, {r0, r1}^
    30cc:	0003289f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    30d0:	00034800 	andeq	r4, r3, r0, lsl #16
    30d4:	76000300 	strvc	r0, [r0], -r0, lsl #6
    30d8:	03489f6a 	movteq	r9, #36714	; 0x8f6a
    30dc:	03700000 	cmneq	r0, #0
    30e0:	00030000 	andeq	r0, r3, r0
    30e4:	709f6876 	addsvc	r6, pc, r6, ror r8	; <UNPREDICTABLE>
    30e8:	90000003 	andls	r0, r0, r3
    30ec:	03000003 	movweq	r0, #3
    30f0:	9f697600 	svcls	0x00697600
    30f4:	00000390 	muleq	r0, r0, r3
    30f8:	00000478 	andeq	r0, r0, r8, ror r4
    30fc:	6a760003 	bvs	1d83110 <STACK_SIZE+0x1583110>
    3100:	0004789f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    3104:	00050400 	andeq	r0, r5, r0, lsl #8
    3108:	76000300 	strvc	r0, [r0], -r0, lsl #6
    310c:	00009f67 	andeq	r9, r0, r7, ror #30
    3110:	00000000 	andeq	r0, r0, r0
    3114:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    3118:	05040000 	streq	r0, [r4, #-0]
    311c:	00010000 	andeq	r0, r1, r0
    3120:	00000053 	andeq	r0, r0, r3, asr r0
    3124:	00000000 	andeq	r0, r0, r0
    3128:	0003b800 	andeq	fp, r3, r0, lsl #16
    312c:	00040c00 	andeq	r0, r4, r0, lsl #24
    3130:	59000100 	stmdbpl	r0, {r8}
    3134:	0000040c 	andeq	r0, r0, ip, lsl #8
    3138:	00000460 	andeq	r0, r0, r0, ror #8
    313c:	01790003 	cmneq	r9, r3
    3140:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    3144:	0004cc00 	andeq	ip, r4, r0, lsl #24
    3148:	79000300 	stmdbvc	r0, {r8, r9}
    314c:	04cc9f02 	strbeq	r9, [ip], #3842	; 0xf02
    3150:	05040000 	streq	r0, [r4, #-0]
    3154:	00030000 	andeq	r0, r3, r0
    3158:	009f7f79 	addseq	r7, pc, r9, ror pc	; <UNPREDICTABLE>
    315c:	00000000 	andeq	r0, r0, r0
    3160:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3164:	d4000003 	strle	r0, [r0], #-3
    3168:	01000003 	tsteq	r0, r3
    316c:	03d45600 	bicseq	r5, r4, #0, 12
    3170:	03f00000 	mvnseq	r0, #0
    3174:	00030000 	andeq	r0, r3, r0
    3178:	f09f0176 			; <UNDEFINED> instruction: 0xf09f0176
    317c:	0c000003 	stceq	0, cr0, [r0], {3}
    3180:	03000004 	movweq	r0, #4
    3184:	9f027600 	svcls	0x00027600
    3188:	0000040c 	andeq	r0, r0, ip, lsl #8
    318c:	00000428 	andeq	r0, r0, r8, lsr #8
    3190:	28560001 	ldmdacs	r6, {r0}^
    3194:	44000004 	strmi	r0, [r0], #-4
    3198:	03000004 	movweq	r0, #4
    319c:	9f017600 	svcls	0x00017600
    31a0:	00000444 	andeq	r0, r0, r4, asr #8
    31a4:	00000460 	andeq	r0, r0, r0, ror #8
    31a8:	02760003 	rsbseq	r0, r6, #3
    31ac:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    31b0:	00047800 	andeq	r7, r4, r0, lsl #16
    31b4:	56000100 	strpl	r0, [r0], -r0, lsl #2
    31b8:	00000478 	andeq	r0, r0, r8, ror r4
    31bc:	00000480 	andeq	r0, r0, r0, lsl #9
    31c0:	7d760003 	ldclvc	0, cr0, [r6, #-12]!
    31c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    31c8:	00000000 	andeq	r0, r0, r0
    31cc:	00050c00 	andeq	r0, r5, r0, lsl #24
    31d0:	00070000 	andeq	r0, r7, r0
    31d4:	30000200 	andcc	r0, r0, r0, lsl #4
    31d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    31dc:	00000000 	andeq	r0, r0, r0
    31e0:	00050c00 	andeq	r0, r5, r0, lsl #24
    31e4:	00070000 	andeq	r0, r7, r0
    31e8:	0a000400 	beq	41f0 <SVC_STACK_SIZE+0x1f0>
    31ec:	009fffff 			; <UNDEFINED> instruction: 0x009fffff
    31f0:	00000000 	andeq	r0, r0, r0
    31f4:	0c000000 	stceq	0, cr0, [r0], {-0}
    31f8:	00000005 	andeq	r0, r0, r5
    31fc:	02000007 	andeq	r0, r0, #7
    3200:	009f3300 	addseq	r3, pc, r0, lsl #6
    3204:	00000000 	andeq	r0, r0, r0
    3208:	0c000000 	stceq	0, cr0, [r0], {-0}
    320c:	2c000005 	stccs	0, cr0, [r0], {5}
    3210:	01000005 	tsteq	r0, r5
    3214:	00005500 	andeq	r5, r0, r0, lsl #10
    3218:	00000000 	andeq	r0, r0, r0
    321c:	050c0000 	streq	r0, [ip, #-0]
    3220:	06fc0000 	ldrbteq	r0, [ip], r0
    3224:	00030000 	andeq	r0, r3, r0
    3228:	fc7d8c91 	ldc2l	12, cr8, [sp], #-580	; 0xfffffdbc
    322c:	00000006 	andeq	r0, r0, r6
    3230:	07000007 	streq	r0, [r0, -r7]
    3234:	7ce89100 	stfvcp	f1, [r8]
    3238:	9f1c3106 	svcls	0x001c3106
	...
    3244:	0000053c 	andeq	r0, r0, ip, lsr r5
    3248:	00000700 	andeq	r0, r0, r0, lsl #14
    324c:	9f300002 	svcls	0x00300002
	...
    3258:	00000584 	andeq	r0, r0, r4, lsl #11
    325c:	000005ac 	andeq	r0, r0, ip, lsr #11
    3260:	9091000b 	addsls	r0, r1, fp
    3264:	9101947d 	tstls	r1, sp, ror r4
    3268:	4b231c7c 	blmi	8ca460 <STACK_SIZE+0xca460>
    326c:	0006d89f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    3270:	00070000 	andeq	r0, r7, r0
    3274:	91000b00 	tstls	r0, r0, lsl #22
    3278:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    327c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3280:	00009f4b 	andeq	r9, r0, fp, asr #30
    3284:	00000000 	andeq	r0, r0, r0
    3288:	05840000 	streq	r0, [r4]
    328c:	05b00000 	ldreq	r0, [r0, #0]!
    3290:	00020000 	andeq	r0, r2, r0
    3294:	05b09f30 	ldreq	r9, [r0, #3888]!	; 0xf30
    3298:	05b80000 	ldreq	r0, [r8, #0]!
    329c:	00080000 	andeq	r0, r8, r0
    32a0:	7c910076 	ldcvc	0, cr0, [r1], {118}	; 0x76
    32a4:	9f55231c 	svcls	0x0055231c
    32a8:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    32ac:	000006d4 	ldrdeq	r0, [r0], -r4
    32b0:	00760008 	rsbseq	r0, r6, r8
    32b4:	231c7c91 	tstcs	ip, #37120	; 0x9100
    32b8:	06d49f54 			; <UNDEFINED> instruction: 0x06d49f54
    32bc:	07000000 	streq	r0, [r0, -r0]
    32c0:	00080000 	andeq	r0, r8, r0
    32c4:	7c910076 	ldcvc	0, cr0, [r1], {118}	; 0x76
    32c8:	9f55231c 	svcls	0x0055231c
	...
    32d4:	000005dc 	ldrdeq	r0, [r0], -ip
    32d8:	00000620 	andeq	r0, r0, r0, lsr #12
    32dc:	9f300002 	svcls	0x00300002
    32e0:	00000620 	andeq	r0, r0, r0, lsr #12
    32e4:	00000674 	andeq	r0, r0, r4, ror r6
    32e8:	9f310002 	svcls	0x00310002
    32ec:	00000674 	andeq	r0, r0, r4, ror r6
    32f0:	000006d4 	ldrdeq	r0, [r0], -r4
    32f4:	9f320002 	svcls	0x00320002
    32f8:	000006d4 	ldrdeq	r0, [r0], -r4
    32fc:	00000700 	andeq	r0, r0, r0, lsl #14
    3300:	9f330002 	svcls	0x00330002
	...
    330c:	000005dc 	ldrdeq	r0, [r0], -ip
    3310:	000005e8 	andeq	r0, r0, r8, ror #11
    3314:	9f300002 	svcls	0x00300002
    3318:	000005e8 	andeq	r0, r0, r8, ror #11
    331c:	00000604 	andeq	r0, r0, r4, lsl #12
    3320:	9f310002 	svcls	0x00310002
    3324:	00000604 	andeq	r0, r0, r4, lsl #12
    3328:	00000620 	andeq	r0, r0, r0, lsr #12
    332c:	9f320002 	svcls	0x00320002
    3330:	00000620 	andeq	r0, r0, r0, lsr #12
    3334:	0000063c 	andeq	r0, r0, ip, lsr r6
    3338:	9f300002 	svcls	0x00300002
    333c:	0000063c 	andeq	r0, r0, ip, lsr r6
    3340:	00000658 	andeq	r0, r0, r8, asr r6
    3344:	9f310002 	svcls	0x00310002
    3348:	00000658 	andeq	r0, r0, r8, asr r6
    334c:	00000674 	andeq	r0, r0, r4, ror r6
    3350:	9f320002 	svcls	0x00320002
    3354:	00000674 	andeq	r0, r0, r4, ror r6
    3358:	00000694 	muleq	r0, r4, r6
    335c:	9f300002 	svcls	0x00300002
    3360:	00000694 	muleq	r0, r4, r6
    3364:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    3368:	9f310002 	svcls	0x00310002
    336c:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    3370:	000006d4 	ldrdeq	r0, [r0], -r4
    3374:	9f320002 	svcls	0x00320002
    3378:	000006d4 	ldrdeq	r0, [r0], -r4
    337c:	00000700 	andeq	r0, r0, r0, lsl #14
    3380:	9f330002 	svcls	0x00330002
	...
    338c:	000005dc 	ldrdeq	r0, [r0], -ip
    3390:	00000700 	andeq	r0, r0, r0, lsl #14
    3394:	00530001 	subseq	r0, r3, r1
    3398:	00000000 	andeq	r0, r0, r0
    339c:	dc000000 	stcle	0, cr0, [r0], {-0}
    33a0:	20000005 	andcs	r0, r0, r5
    33a4:	03000006 	movweq	r0, #6
    33a8:	9f7f7c00 	svcls	0x007f7c00
    33ac:	00000620 	andeq	r0, r0, r0, lsr #12
    33b0:	00000674 	andeq	r0, r0, r4, ror r6
    33b4:	745c0001 	ldrbvc	r0, [ip], #-1
    33b8:	e0000006 	and	r0, r0, r6
    33bc:	03000006 	movweq	r0, #6
    33c0:	9f017c00 	svcls	0x00017c00
    33c4:	000006e0 	andeq	r0, r0, r0, ror #13
    33c8:	000006e4 	andeq	r0, r0, r4, ror #13
    33cc:	02750003 	rsbseq	r0, r5, #3
    33d0:	0006e49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    33d4:	00070000 	andeq	r0, r7, r0
    33d8:	7c000300 	stcvc	3, cr0, [r0], {-0}
    33dc:	00009f7e 	andeq	r9, r0, lr, ror pc
    33e0:	00000000 	andeq	r0, r0, r0
    33e4:	05dc0000 	ldrbeq	r0, [ip]
    33e8:	05e80000 	strbeq	r0, [r8, #0]!
    33ec:	00010000 	andeq	r0, r1, r0
    33f0:	0005e850 	andeq	lr, r5, r0, asr r8
    33f4:	00060400 	andeq	r0, r6, r0, lsl #8
    33f8:	70000300 	andvc	r0, r0, r0, lsl #6
    33fc:	06049f01 	streq	r9, [r4], -r1, lsl #30
    3400:	06200000 	strteq	r0, [r0], -r0
    3404:	00030000 	andeq	r0, r3, r0
    3408:	209f0270 	addscs	r0, pc, r0, ror r2	; <UNPREDICTABLE>
    340c:	3c000006 	stccc	0, cr0, [r0], {6}
    3410:	01000006 	tsteq	r0, r6
    3414:	063c5000 	ldrteq	r5, [ip], -r0
    3418:	06580000 	ldrbeq	r0, [r8], -r0
    341c:	00030000 	andeq	r0, r3, r0
    3420:	589f0170 	ldmpl	pc, {r4, r5, r6, r8}	; <UNPREDICTABLE>
    3424:	74000006 	strvc	r0, [r0], #-6
    3428:	03000006 	movweq	r0, #6
    342c:	9f027000 	svcls	0x00027000
    3430:	00000674 	andeq	r0, r0, r4, ror r6
    3434:	0000068c 	andeq	r0, r0, ip, lsl #13
    3438:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    343c:	94000006 	strls	r0, [r0], #-6
    3440:	03000006 	movweq	r0, #6
    3444:	9f7d7000 	svcls	0x007d7000
	...
    3450:	000009f8 	strdeq	r0, [r0], -r8
    3454:	00000af8 	strdeq	r0, [r0], -r8
    3458:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    345c:	3800000a 	stmdacc	r0, {r1, r3}
    3460:	0600000b 	streq	r0, [r0], -fp
    3464:	ffc07a00 			; <UNDEFINED> instruction: 0xffc07a00
    3468:	389f5cbf 	ldmcc	pc, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, lr}	; <UNPREDICTABLE>
    346c:	3c00000b 	stccc	0, cr0, [r0], {11}
    3470:	0400000b 	streq	r0, [r0], #-11
    3474:	5001f300 	andpl	pc, r1, r0, lsl #6
    3478:	000b3c9f 	muleq	fp, pc, ip	; <UNPREDICTABLE>
    347c:	000b5800 	andeq	r5, fp, r0, lsl #16
    3480:	50000100 	andpl	r0, r0, r0, lsl #2
    3484:	00000b58 	andeq	r0, r0, r8, asr fp
    3488:	00000b74 	andeq	r0, r0, r4, ror fp
    348c:	c07a0006 	rsbsgt	r0, sl, r6
    3490:	9f5cbfff 	svcls	0x005cbfff
	...
    349c:	00000a60 	andeq	r0, r0, r0, ror #20
    34a0:	00000b08 	andeq	r0, r0, r8, lsl #22
    34a4:	3c590001 	mrrccc	0, 0, r0, r9, cr1
    34a8:	6c00000b 	stcvs	0, cr0, [r0], {11}
    34ac:	0100000b 	tsteq	r0, fp
    34b0:	00005900 	andeq	r5, r0, r0, lsl #18
    34b4:	00000000 	andeq	r0, r0, r0
    34b8:	0a600000 	beq	18034c0 <STACK_SIZE+0x10034c0>
    34bc:	0a640000 	beq	19034c4 <STACK_SIZE+0x11034c4>
    34c0:	00020000 	andeq	r0, r2, r0
    34c4:	00005491 	muleq	r0, r1, r4
    34c8:	00000000 	andeq	r0, r0, r0
    34cc:	0a680000 	beq	1a034d4 <STACK_SIZE+0x12034d4>
    34d0:	0ae00000 	beq	ff8034d8 <IRQ_STACK_BASE+0xbb8034d8>
    34d4:	00010000 	andeq	r0, r1, r0
    34d8:	000b3c5c 	andeq	r3, fp, ip, asr ip
    34dc:	000b5800 	andeq	r5, fp, r0, lsl #16
    34e0:	5c000100 	stfpls	f0, [r0], {-0}
	...
    34ec:	00000b74 	andeq	r0, r0, r4, ror fp
    34f0:	00000b94 	muleq	r0, r4, fp
    34f4:	94510001 	ldrbls	r0, [r1], #-1
    34f8:	a400000b 	strge	r0, [r0], #-11
    34fc:	0400000b 	streq	r0, [r0], #-11
    3500:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3504:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3508:	00000000 	andeq	r0, r0, r0
    350c:	000ba400 	andeq	sl, fp, r0, lsl #8
    3510:	000bc800 	andeq	ip, fp, r0, lsl #16
    3514:	50000100 	andpl	r0, r0, r0, lsl #2
    3518:	00000bc8 	andeq	r0, r0, r8, asr #23
    351c:	00000bcc 	andeq	r0, r0, ip, asr #23
    3520:	01f30004 	mvnseq	r0, r4
    3524:	00009f50 	andeq	r9, r0, r0, asr pc
    3528:	00000000 	andeq	r0, r0, r0
    352c:	0ba40000 	bleq	fe903534 <IRQ_STACK_BASE+0xba903534>
    3530:	0bc00000 	bleq	ff003538 <IRQ_STACK_BASE+0xbb003538>
    3534:	00010000 	andeq	r0, r1, r0
    3538:	000bc051 	andeq	ip, fp, r1, asr r0
    353c:	000bcc00 	andeq	ip, fp, r0, lsl #24
    3540:	f3000400 	vshl.u8	d0, d0, d0
    3544:	009f5101 	addseq	r5, pc, r1, lsl #2
    3548:	00000000 	andeq	r0, r0, r0
    354c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    3550:	e800000b 	stmda	r0, {r0, r1, r3}
    3554:	0100000b 	tsteq	r0, fp
    3558:	0be85000 	bleq	ffa17560 <IRQ_STACK_BASE+0xbba17560>
    355c:	0bf00000 	bleq	ffc03564 <IRQ_STACK_BASE+0xbbc03564>
    3560:	00040000 	andeq	r0, r4, r0
    3564:	9f5001f3 	svcls	0x005001f3
	...
    3570:	00000c20 	andeq	r0, r0, r0, lsr #24
    3574:	00000c30 	andeq	r0, r0, r0, lsr ip
    3578:	9f300002 	svcls	0x00300002
    357c:	00000c30 	andeq	r0, r0, r0, lsr ip
    3580:	00000c60 	andeq	r0, r0, r0, ror #24
    3584:	00530001 	subseq	r0, r3, r1
    3588:	00000000 	andeq	r0, r0, r0
    358c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    3590:	2000000b 	andcs	r0, r0, fp
    3594:	0200000c 	andeq	r0, r0, #12
    3598:	209f3000 	addscs	r3, pc, r0
    359c:	7000000c 	andvc	r0, r0, ip
    35a0:	0100000c 	tsteq	r0, ip
    35a4:	00005600 	andeq	r5, r0, r0, lsl #12
    35a8:	00000000 	andeq	r0, r0, r0
    35ac:	0c300000 	ldceq	0, cr0, [r0], #-0
    35b0:	0c600000 	stcleq	0, cr0, [r0], #-0
    35b4:	00020000 	andeq	r0, r2, r0
    35b8:	00009f30 	andeq	r9, r0, r0, lsr pc
    35bc:	00000000 	andeq	r0, r0, r0
    35c0:	0c300000 	ldceq	0, cr0, [r0], #-0
    35c4:	0c3c0000 	ldceq	0, cr0, [ip], #-0
    35c8:	00010000 	andeq	r0, r1, r0
    35cc:	000c3c53 	andeq	r3, ip, r3, asr ip
    35d0:	000c6000 	andeq	r6, ip, r0
    35d4:	73000300 	movwvc	r0, #768	; 0x300
    35d8:	00009f7f 	andeq	r9, r0, pc, ror pc
    35dc:	00000000 	andeq	r0, r0, r0
    35e0:	0c780000 	ldcleq	0, cr0, [r8], #-0
    35e4:	0ca80000 	stceq	0, cr0, [r8]
    35e8:	00010000 	andeq	r0, r1, r0
    35ec:	000ca850 	andeq	sl, ip, r0, asr r8
    35f0:	000d0000 	andeq	r0, sp, r0
    35f4:	f3000400 	vshl.u8	d0, d0, d0
    35f8:	009f5001 	addseq	r5, pc, r1
    35fc:	00000000 	andeq	r0, r0, r0
    3600:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3604:	b800000c 	stmdalt	r0, {r2, r3}
    3608:	0200000c 	andeq	r0, r0, #12
    360c:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    3610:	e800000c 	stmda	r0, {r2, r3}
    3614:	0100000c 	tsteq	r0, ip
    3618:	00005300 	andeq	r5, r0, r0, lsl #6
    361c:	00000000 	andeq	r0, r0, r0
    3620:	0c780000 	ldcleq	0, cr0, [r8], #-0
    3624:	0ca80000 	stceq	0, cr0, [r8]
    3628:	00020000 	andeq	r0, r2, r0
    362c:	0ca89f30 	stceq	15, cr9, [r8], #192	; 0xc0
    3630:	0cf80000 	ldcleq	0, cr0, [r8]
    3634:	00010000 	andeq	r0, r1, r0
    3638:	00000056 	andeq	r0, r0, r6, asr r0
    363c:	00000000 	andeq	r0, r0, r0
    3640:	000cb800 	andeq	fp, ip, r0, lsl #16
    3644:	000cc400 	andeq	ip, ip, r0, lsl #8
    3648:	53000100 	movwpl	r0, #256	; 0x100
    364c:	00000cc4 	andeq	r0, r0, r4, asr #25
    3650:	00000ce8 	andeq	r0, r0, r8, ror #25
    3654:	7f730003 	svcvc	0x00730003
    3658:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    365c:	00000000 	andeq	r0, r0, r0
    3660:	000d1400 	andeq	r1, sp, r0, lsl #8
    3664:	000d4400 	andeq	r4, sp, r0, lsl #8
    3668:	51000100 	mrspl	r0, (UNDEF: 16)
    366c:	00000d44 	andeq	r0, r0, r4, asr #26
    3670:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    3674:	54910002 	ldrpl	r0, [r1], #2
	...
    3680:	00000d14 	andeq	r0, r0, r4, lsl sp
    3684:	00000d44 	andeq	r0, r0, r4, asr #26
    3688:	44520001 	ldrbmi	r0, [r2], #-1
    368c:	b800000d 	stmdalt	r0, {r0, r2, r3}
    3690:	0400000d 	streq	r0, [r0], #-13
    3694:	5201f300 	andpl	pc, r1, #0, 6
    3698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    369c:	00000000 	andeq	r0, r0, r0
    36a0:	000d2c00 	andeq	r2, sp, r0, lsl #24
    36a4:	000db400 	andeq	fp, sp, r0, lsl #8
    36a8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    36b4:	00000d2c 	andeq	r0, r0, ip, lsr #26
    36b8:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    36bc:	005a0001 	subseq	r0, sl, r1
    36c0:	00000000 	andeq	r0, r0, r0
    36c4:	44000000 	strmi	r0, [r0], #-0
    36c8:	6000000d 	andvs	r0, r0, sp
    36cc:	0200000d 	andeq	r0, r0, #13
    36d0:	609f3000 	addsvs	r3, pc, r0
    36d4:	9800000d 	stmdals	r0, {r0, r2, r3}
    36d8:	0100000d 	tsteq	r0, sp
    36dc:	00005300 	andeq	r5, r0, r0, lsl #6
    36e0:	00000000 	andeq	r0, r0, r0
    36e4:	0d2c0000 	stceq	0, cr0, [ip, #-0]
    36e8:	0d440000 	stcleq	0, cr0, [r4, #-0]
    36ec:	00020000 	andeq	r0, r2, r0
    36f0:	0d449f30 	stcleq	15, cr9, [r4, #-192]	; 0xffffff40
    36f4:	0dac0000 	stceq	0, cr0, [ip]
    36f8:	00010000 	andeq	r0, r1, r0
    36fc:	00000059 	andeq	r0, r0, r9, asr r0
    3700:	00000000 	andeq	r0, r0, r0
    3704:	000d6c00 	andeq	r6, sp, r0, lsl #24
    3708:	000d7800 	andeq	r7, sp, r0, lsl #16
    370c:	71000200 	mrsvc	r0, R8_usr
    3710:	000d7804 	andeq	r7, sp, r4, lsl #16
    3714:	000d9000 	andeq	r9, sp, r0
    3718:	71000200 	mrsvc	r0, R8_usr
    371c:	000d9002 	andeq	r9, sp, r2
    3720:	000d9800 	andeq	r9, sp, r0, lsl #16
    3724:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    3730:	00000d6c 	andeq	r0, r0, ip, ror #26
    3734:	00000d84 	andeq	r0, r0, r4, lsl #27
    3738:	84550001 	ldrbhi	r0, [r5], #-1
    373c:	9800000d 	stmdals	r0, {r0, r2, r3}
    3740:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    3744:	73007000 	movwvc	r7, #0
    3748:	1c312200 	lfmne	f2, 4, [r1], #-0
    374c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3750:	00000000 	andeq	r0, r0, r0
    3754:	000db800 	andeq	fp, sp, r0, lsl #16
    3758:	000de400 	andeq	lr, sp, r0, lsl #8
    375c:	51000100 	mrspl	r0, (UNDEF: 16)
    3760:	00000de4 	andeq	r0, r0, r4, ror #27
    3764:	00000e44 	andeq	r0, r0, r4, asr #28
    3768:	01f30004 	mvnseq	r0, r4
    376c:	00009f51 	andeq	r9, r0, r1, asr pc
    3770:	00000000 	andeq	r0, r0, r0
    3774:	0db80000 	ldceq	0, cr0, [r8]
    3778:	0de40000 	stcleq	0, cr0, [r4]
    377c:	00010000 	andeq	r0, r1, r0
    3780:	000de452 	andeq	lr, sp, r2, asr r4
    3784:	000e4400 	andeq	r4, lr, r0, lsl #8
    3788:	f3000400 	vshl.u8	d0, d0, d0
    378c:	009f5201 	addseq	r5, pc, r1, lsl #4
    3790:	00000000 	andeq	r0, r0, r0
    3794:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3798:	e400000d 	str	r0, [r0], #-13
    379c:	0100000d 	tsteq	r0, sp
    37a0:	0de45300 	stcleq	3, cr5, [r4]
    37a4:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
    37a8:	00040000 	andeq	r0, r4, r0
    37ac:	9f5301f3 	svcls	0x005301f3
	...
    37b8:	00000de4 	andeq	r0, r0, r4, ror #27
    37bc:	00000df8 	strdeq	r0, [r0], -r8
    37c0:	9f300002 	svcls	0x00300002
	...
    37cc:	00000dc4 	andeq	r0, r0, r4, asr #27
    37d0:	00000de4 	andeq	r0, r0, r4, ror #27
    37d4:	9f300002 	svcls	0x00300002
    37d8:	00000de4 	andeq	r0, r0, r4, ror #27
    37dc:	00000e28 	andeq	r0, r0, r8, lsr #28
    37e0:	00710007 	rsbseq	r0, r1, r7
    37e4:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    37e8:	000e289f 	muleq	lr, pc, r8	; <UNPREDICTABLE>
    37ec:	000e2c00 	andeq	r2, lr, r0, lsl #24
    37f0:	71000900 	tstvc	r0, r0, lsl #18
    37f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    37f8:	9f01231c 	svcls	0x0001231c
    37fc:	00000e2c 	andeq	r0, r0, ip, lsr #28
    3800:	00000e38 	andeq	r0, r0, r8, lsr lr
    3804:	00710007 	rsbseq	r0, r1, r7
    3808:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    380c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3810:	00000000 	andeq	r0, r0, r0
    3814:	000e0000 	andeq	r0, lr, r0
    3818:	000e2000 	andeq	r2, lr, r0
    381c:	74000200 	strvc	r0, [r0], #-512	; 0xfffffe00
    3820:	000e2000 	andeq	r2, lr, r0
    3824:	000e2800 	andeq	r2, lr, r0, lsl #16
    3828:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3834:	00000e00 	andeq	r0, r0, r0, lsl #28
    3838:	00000e28 	andeq	r0, r0, r8, lsr #28
    383c:	00510001 	subseq	r0, r1, r1
	...
    3848:	1400000e 	strne	r0, [r0], #-14
    384c:	0100000e 	tsteq	r0, lr
    3850:	0e145200 	cdpeq	2, 1, cr5, cr4, cr0, {0}
    3854:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    3858:	00030000 	andeq	r0, r3, r0
    385c:	009f7f72 	addseq	r7, pc, r2, ror pc	; <UNPREDICTABLE>
    3860:	00000000 	andeq	r0, r0, r0
    3864:	a0000000 	andge	r0, r0, r0
    3868:	b400000e 	strlt	r0, [r0], #-14
    386c:	0600000e 	streq	r0, [r0], -lr
    3870:	04935000 	ldreq	r5, [r3], #0
    3874:	b4049351 	strlt	r9, [r4], #-849	; 0xfffffcaf
    3878:	bc00000e 	stclt	0, cr0, [r0], {14}
    387c:	0500000e 	streq	r0, [r0, #-14]
    3880:	02909000 	addseq	r9, r0, #0
    3884:	00000893 	muleq	r0, r3, r8
    3888:	00000000 	andeq	r0, r0, r0
    388c:	0ee00000 	cdpeq	0, 14, cr0, cr0, cr0, {0}
    3890:	0ef80000 	cdpeq	0, 15, cr0, cr8, cr0, {0}
    3894:	00010000 	andeq	r0, r1, r0
    3898:	000ef850 	andeq	pc, lr, r0, asr r8	; <UNPREDICTABLE>
    389c:	00102400 	andseq	r2, r0, r0, lsl #8
    38a0:	58000100 	stmdapl	r0, {r8}
	...
    38ac:	00000ee0 	andeq	r0, r0, r0, ror #29
    38b0:	00000f28 	andeq	r0, r0, r8, lsr #30
    38b4:	28510001 	ldmdacs	r1, {r0}^
    38b8:	2400000f 	strcs	r0, [r0], #-15
    38bc:	02000010 	andeq	r0, r0, #16
    38c0:	00487b00 	subeq	r7, r8, r0, lsl #22
    38c4:	00000000 	andeq	r0, r0, r0
    38c8:	e0000000 	and	r0, r0, r0
    38cc:	7400000e 	strvc	r0, [r0], #-14
    38d0:	0100000f 	tsteq	r0, pc
    38d4:	0f745200 	svceq	0x00745200
    38d8:	0f7f0000 	svceq	0x007f0000
    38dc:	00010000 	andeq	r0, r1, r0
    38e0:	000f7f51 	andeq	r7, pc, r1, asr pc	; <UNPREDICTABLE>
    38e4:	00102400 	andseq	r2, r0, r0, lsl #8
    38e8:	f3000400 	vshl.u8	d0, d0, d0
    38ec:	009f5201 	addseq	r5, pc, r1, lsl #4
    38f0:	00000000 	andeq	r0, r0, r0
    38f4:	90000000 	andls	r0, r0, r0
    38f8:	ac00000f 	stcge	0, cr0, [r0], {15}
    38fc:	0200000f 	andeq	r0, r0, #15
    3900:	ac9f3000 	ldcge	0, cr3, [pc], {0}
    3904:	bc00000f 	stclt	0, cr0, [r0], {15}
    3908:	0100000f 	tsteq	r0, pc
    390c:	0fbc5200 	svceq	0x00bc5200
    3910:	0ff80000 	svceq	0x00f80000
    3914:	00030000 	andeq	r0, r3, r0
    3918:	f89f7f72 			; <UNDEFINED> instruction: 0xf89f7f72
    391c:	0c00000f 	stceq	0, cr0, [r0], {15}
    3920:	01000010 	tsteq	r0, r0, lsl r0
    3924:	00005200 	andeq	r5, r0, r0, lsl #4
    3928:	00000000 	andeq	r0, r0, r0
    392c:	0f800000 	svceq	0x00800000
    3930:	0f840000 	svceq	0x00840000
    3934:	00030000 	andeq	r0, r3, r0
    3938:	849f7f7a 	ldrhi	r7, [pc], #3962	; 3940 <ABORT_STACK_SIZE+0x3540>
    393c:	1400000f 	strne	r0, [r0], #-15
    3940:	01000010 	tsteq	r0, r0, lsl r0
    3944:	10145a00 	andsne	r5, r4, r0, lsl #20
    3948:	10180000 	andsne	r0, r8, r0
    394c:	00030000 	andeq	r0, r3, r0
    3950:	009f017a 	addseq	r0, pc, sl, ror r1	; <UNPREDICTABLE>
    3954:	00000000 	andeq	r0, r0, r0
    3958:	ac000000 	stcge	0, cr0, [r0], {-0}
    395c:	cc00000f 	stcgt	0, cr0, [r0], {15}
    3960:	2400000f 	strcs	r0, [r0], #-15
    3964:	94017300 	strls	r7, [r1], #-768	; 0xfffffd00
    3968:	1afc0901 	bne	fff05d74 <IRQ_STACK_BASE+0xbbf05d74>
    396c:	331aff08 	tstcc	sl, #8, 30
    3970:	94007324 	strls	r7, [r0], #-804	; 0xfffffcdc
    3974:	08253301 	stmdaeq	r5!, {r0, r8, r9, ip, sp}
    3978:	73221aff 	teqvc	r2, #1044480	; 0xff000
    397c:	09019402 	stmdbeq	r1, {r1, sl, ip, pc}
    3980:	ff081af8 			; <UNDEFINED> instruction: 0xff081af8
    3984:	2224381a 	eorcs	r3, r4, #1703936	; 0x1a0000
    3988:	000fcc9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    398c:	000ffc00 	andeq	pc, pc, r0, lsl #24
    3990:	73002400 	movwvc	r2, #1024	; 0x400
    3994:	0901947e 	stmdbeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    3998:	ff081afc 			; <UNDEFINED> instruction: 0xff081afc
    399c:	7324331a 	teqvc	r4, #1744830464	; 0x68000000
    39a0:	3301947d 	movwcc	r9, #5245	; 0x147d
    39a4:	1aff0825 	bne	fffc5a40 <IRQ_STACK_BASE+0xbbfc5a40>
    39a8:	947f7322 	ldrbtls	r7, [pc], #-802	; 39b0 <ABORT_STACK_SIZE+0x35b0>
    39ac:	1af80901 	bne	ffe05db8 <IRQ_STACK_BASE+0xbbe05db8>
    39b0:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    39b4:	009f2224 	addseq	r2, pc, r4, lsr #4
    39b8:	00000000 	andeq	r0, r0, r0
    39bc:	fc000000 	stc2	0, cr0, [r0], {-0}
    39c0:	6000000e 	andvs	r0, r0, lr
    39c4:	0300000f 	movweq	r0, #15
    39c8:	9f0a7200 	svcls	0x000a7200
    39cc:	00000f60 	andeq	r0, r0, r0, ror #30
    39d0:	00000f74 	andeq	r0, r0, r4, ror pc
    39d4:	16720003 	ldrbtne	r0, [r2], -r3
    39d8:	000f749f 	muleq	pc, pc, r4	; <UNPREDICTABLE>
    39dc:	000f7f00 	andeq	r7, pc, r0, lsl #30
    39e0:	71000300 	mrsvc	r0, LR_irq
    39e4:	0f7f9f16 	svceq	0x007f9f16
    39e8:	10240000 	eorne	r0, r4, r0
    39ec:	00060000 	andeq	r0, r6, r0
    39f0:	235201f3 	cmpcs	r2, #-1073741764	; 0xc000003c
    39f4:	00009f16 	andeq	r9, r0, r6, lsl pc
    39f8:	00000000 	andeq	r0, r0, r0
    39fc:	0f600000 	svceq	0x00600000
    3a00:	0fac0000 	svceq	0x00ac0000
    3a04:	00010000 	andeq	r0, r1, r0
    3a08:	000fac59 	andeq	sl, pc, r9, asr ip	; <UNPREDICTABLE>
    3a0c:	000fcc00 	andeq	ip, pc, r0, lsl #24
    3a10:	53000100 	movwpl	r0, #256	; 0x100
    3a14:	00000fcc 	andeq	r0, r0, ip, asr #31
    3a18:	00000ff8 	strdeq	r0, [r0], -r8
    3a1c:	7d730003 	ldclvc	0, cr0, [r3, #-12]!
    3a20:	000ff89f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    3a24:	00100c00 	andseq	r0, r0, r0, lsl #24
    3a28:	53000100 	movwpl	r0, #256	; 0x100
    3a2c:	00001018 	andeq	r1, r0, r8, lsl r0
    3a30:	00001024 	andeq	r1, r0, r4, lsr #32
    3a34:	00590001 	subseq	r0, r9, r1
    3a38:	00000000 	andeq	r0, r0, r0
    3a3c:	60000000 	andvs	r0, r0, r0
    3a40:	8400000f 	strhi	r0, [r0], #-15
    3a44:	0100000f 	tsteq	r0, pc
    3a48:	0f845a00 	svceq	0x00845a00
    3a4c:	0f900000 	svceq	0x00900000
    3a50:	00030000 	andeq	r0, r3, r0
    3a54:	009f017a 	addseq	r0, pc, sl, ror r1	; <UNPREDICTABLE>
    3a58:	00000000 	andeq	r0, r0, r0
    3a5c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    3a60:	7f00000f 	svcvc	0x0000000f
    3a64:	0100000f 	tsteq	r0, pc
    3a68:	0f7f5c00 	svceq	0x007f5c00
    3a6c:	10240000 	eorne	r0, r4, r0
    3a70:	00020000 	andeq	r0, r2, r0
    3a74:	0000507b 	andeq	r5, r0, fp, ror r0
    3a78:	00000000 	andeq	r0, r0, r0
    3a7c:	0ff80000 	svceq	0x00f80000
    3a80:	100c0000 	andne	r0, ip, r0
    3a84:	00010000 	andeq	r0, r1, r0
    3a88:	00000051 	andeq	r0, r0, r1, asr r0
    3a8c:	00000000 	andeq	r0, r0, r0
    3a90:	00102400 	andseq	r2, r0, r0, lsl #8
    3a94:	00105800 	andseq	r5, r0, r0, lsl #16
    3a98:	50000100 	andpl	r0, r0, r0, lsl #2
    3a9c:	00001058 	andeq	r1, r0, r8, asr r0
    3aa0:	000013ec 	andeq	r1, r0, ip, ror #7
    3aa4:	ac910003 	ldcge	0, cr0, [r1], {3}
    3aa8:	0000007f 	andeq	r0, r0, pc, ror r0
    3aac:	00000000 	andeq	r0, r0, r0
    3ab0:	00102400 	andseq	r2, r0, r0, lsl #8
    3ab4:	00104c00 	andseq	r4, r0, r0, lsl #24
    3ab8:	51000100 	mrspl	r0, (UNDEF: 16)
    3abc:	0000104c 	andeq	r1, r0, ip, asr #32
    3ac0:	00001184 	andeq	r1, r0, r4, lsl #3
    3ac4:	84590001 	ldrbhi	r0, [r9], #-1
    3ac8:	1c000011 	stcne	0, cr0, [r0], {17}
    3acc:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    3ad0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3ad4:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3ad8:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3adc:	59000100 	stmdbpl	r0, {r8}
	...
    3ae8:	00001024 	andeq	r1, r0, r4, lsr #32
    3aec:	00001070 	andeq	r1, r0, r0, ror r0
    3af0:	70520001 	subsvc	r0, r2, r1
    3af4:	ec000010 	stc	0, cr0, [r0], {16}
    3af8:	03000013 	movweq	r0, #19
    3afc:	7f949100 	svcvc	0x00949100
	...
    3b08:	00001024 	andeq	r1, r0, r4, lsr #32
    3b0c:	0000108c 	andeq	r1, r0, ip, lsl #1
    3b10:	8c530001 	mrrchi	0, 0, r0, r3, cr1
    3b14:	ec000010 	stc	0, cr0, [r0], {16}
    3b18:	03000013 	movweq	r0, #19
    3b1c:	7f989100 	svcvc	0x00989100
	...
    3b28:	00001024 	andeq	r1, r0, r4, lsr #32
    3b2c:	00001090 	muleq	r0, r0, r0
    3b30:	00910002 	addseq	r0, r1, r2
    3b34:	00001090 	muleq	r0, r0, r0
    3b38:	000010a0 	andeq	r1, r0, r0, lsr #1
    3b3c:	a0530001 	subsge	r0, r3, r1
    3b40:	d4000010 	strle	r0, [r0], #-16
    3b44:	12000010 	andne	r0, r0, #16
    3b48:	94087400 	strls	r7, [r8], #-1024	; 0xfffffc00
    3b4c:	1aff0801 	bne	fffc5b58 <IRQ_STACK_BASE+0xbbfc5b58>
    3b50:	09742438 	ldmdbeq	r4!, {r3, r4, r5, sl, sp}^
    3b54:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b58:	d49f221a 	ldrle	r2, [pc], #538	; 3b60 <ABORT_STACK_SIZE+0x3760>
    3b5c:	84000010 	strhi	r0, [r0], #-16
    3b60:	4e000011 	mcrmi	0, 0, r0, cr0, cr1, {0}
    3b64:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3b68:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3b6c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3b70:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3b74:	1aff0801 	bne	fffc5b80 <IRQ_STACK_BASE+0xbbfc5b80>
    3b78:	3bbf0a22 	blcc	fefc6408 <IRQ_STACK_BASE+0xbafc6408>
    3b7c:	0324311c 	teqeq	r4, #28, 2
    3b80:	4000f090 	mulmi	r0, r0, r0
    3b84:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b88:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3b8c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3b90:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3b94:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3b98:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3b9c:	221aff08 	andscs	pc, sl, #8, 30
    3ba0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3ba4:	91032431 	tstls	r3, r1, lsr r4
    3ba8:	224000f0 	subcs	r0, r0, #240	; 0xf0
    3bac:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3bb0:	1c9f221a 	lfmne	f2, 4, [pc], {26}
    3bb4:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    3bb8:	12000013 	andne	r0, r0, #19
    3bbc:	94087400 	strls	r7, [r8], #-1024	; 0xfffffc00
    3bc0:	1aff0801 	bne	fffc5bcc <IRQ_STACK_BASE+0xbbfc5bcc>
    3bc4:	09742438 	ldmdbeq	r4!, {r3, r4, r5, sl, sp}^
    3bc8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3bcc:	349f221a 	ldrcc	r2, [pc], #538	; 3bd4 <ABORT_STACK_SIZE+0x37d4>
    3bd0:	ec000013 	stc	0, cr0, [r0], {19}
    3bd4:	4e000013 	mcrmi	0, 0, r0, cr0, cr3, {0}
    3bd8:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3bdc:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3be0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3be4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3be8:	1aff0801 	bne	fffc5bf4 <IRQ_STACK_BASE+0xbbfc5bf4>
    3bec:	3bbf0a22 	blcc	fefc647c <IRQ_STACK_BASE+0xbafc647c>
    3bf0:	0324311c 	teqeq	r4, #28, 2
    3bf4:	4000f090 	mulmi	r0, r0, r0
    3bf8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3bfc:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3c00:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3c04:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3c08:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3c0c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3c10:	221aff08 	andscs	pc, sl, #8, 30
    3c14:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3c18:	91032431 	tstls	r3, r1, lsr r4
    3c1c:	224000f0 	subcs	r0, r0, #240	; 0xf0
    3c20:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c24:	009f221a 	addseq	r2, pc, sl, lsl r2	; <UNPREDICTABLE>
    3c28:	00000000 	andeq	r0, r0, r0
    3c2c:	80000000 	andhi	r0, r0, r0
    3c30:	88000010 	stmdahi	r0, {r4}
    3c34:	10000010 	andne	r0, r0, r0, lsl r0
    3c38:	31007200 	mrscc	r7, R8_usr
    3c3c:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    3c40:	94224000 	strtls	r4, [r2], #-0
    3c44:	1aff0801 	bne	fffc5c50 <IRQ_STACK_BASE+0xbbfc5c50>
    3c48:	0010889f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    3c4c:	0010a400 	andseq	sl, r0, r0, lsl #8
    3c50:	91002600 	tstls	r0, r0, lsl #12
    3c54:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3c58:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3c5c:	911e0078 	tstls	lr, r8, ror r0
    3c60:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3c64:	0a221aff 	beq	88a868 <STACK_SIZE+0x8a868>
    3c68:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3c6c:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    3c70:	94224000 	strtls	r4, [r2], #-0
    3c74:	1aff0801 	bne	fffc5c80 <IRQ_STACK_BASE+0xbbfc5c80>
    3c78:	0010a49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    3c7c:	0010b000 	andseq	fp, r0, r0
    3c80:	91002600 	tstls	r0, r0, lsl #12
    3c84:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3c88:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3c8c:	911e5e08 	tstls	lr, r8, lsl #28
    3c90:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3c94:	0a221aff 	beq	88a898 <STACK_SIZE+0x8a898>
    3c98:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3c9c:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    3ca0:	94224000 	strtls	r4, [r2], #-0
    3ca4:	1aff0801 	bne	fffc5cb0 <IRQ_STACK_BASE+0xbbfc5cb0>
    3ca8:	0010b09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    3cac:	00111800 	andseq	r1, r1, r0, lsl #16
    3cb0:	53000100 	movwpl	r0, #256	; 0x100
    3cb4:	00001118 	andeq	r1, r0, r8, lsl r1
    3cb8:	00001158 	andeq	r1, r0, r8, asr r1
    3cbc:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3cc0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3cc4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3cc8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3ccc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3cd0:	bf0a221a 	svclt	0x000a221a
    3cd4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3cd8:	00f09003 	rscseq	r9, r0, r3
    3cdc:	01942240 	orrseq	r2, r4, r0, asr #4
    3ce0:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3ce4:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3ce8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3cec:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3cf0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3cf4:	1aff0801 	bne	fffc5d00 <IRQ_STACK_BASE+0xbbfc5d00>
    3cf8:	3bbf0a22 	blcc	fefc6588 <IRQ_STACK_BASE+0xbafc6588>
    3cfc:	0324311c 	teqeq	r4, #28, 2
    3d00:	4000f091 	mulmi	r0, r1, r0
    3d04:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3d08:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3d0c:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3d10:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    3d14:	940aa023 	strls	sl, [sl], #-35	; 0xffffffdd
    3d18:	1aff0801 	bne	fffc5d24 <IRQ_STACK_BASE+0xbbfc5d24>
    3d1c:	0011589f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    3d20:	00118400 	andseq	r8, r1, r0, lsl #8
    3d24:	91005f00 	tstls	r0, r0, lsl #30
    3d28:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3d2c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3d30:	911e5e08 	tstls	lr, r8, lsl #28
    3d34:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3d38:	0a221aff 	beq	88a93c <STACK_SIZE+0x8a93c>
    3d3c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3d40:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    3d44:	94224000 	strtls	r4, [r2], #-0
    3d48:	1aff0801 	bne	fffc5d54 <IRQ_STACK_BASE+0xbbfc5d54>
    3d4c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3d50:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3d54:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3d58:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3d5c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3d60:	bf0a221a 	svclt	0x000a221a
    3d64:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3d68:	00f09103 	rscseq	r9, r0, r3, lsl #2
    3d6c:	01942240 	orrseq	r2, r4, r0, asr #4
    3d70:	221aff08 	andscs	pc, sl, #8, 30
    3d74:	0924f509 	stmdbeq	r4!, {r0, r3, r8, sl, ip, sp, lr, pc}
    3d78:	980325ff 	stmdals	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}
    3d7c:	22400135 	subcs	r0, r0, #1073741837	; 0x4000000d
    3d80:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3d84:	131c9f1a 	tstne	ip, #26, 30	; 0x68
    3d88:	13980000 	orrsne	r0, r8, #0
    3d8c:	00010000 	andeq	r0, r1, r0
    3d90:	00139853 	andseq	r9, r3, r3, asr r8
    3d94:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3d98:	91005f00 	tstls	r0, r0, lsl #30
    3d9c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3da0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3da4:	911e5e08 	tstls	lr, r8, lsl #28
    3da8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3dac:	0a221aff 	beq	88a9b0 <STACK_SIZE+0x8a9b0>
    3db0:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3db4:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    3db8:	94224000 	strtls	r4, [r2], #-0
    3dbc:	1aff0801 	bne	fffc5dc8 <IRQ_STACK_BASE+0xbbfc5dc8>
    3dc0:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3dc4:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3dc8:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3dcc:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3dd0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3dd4:	bf0a221a 	svclt	0x000a221a
    3dd8:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3ddc:	00f09103 	rscseq	r9, r0, r3, lsl #2
    3de0:	01942240 	orrseq	r2, r4, r0, asr #4
    3de4:	221aff08 	andscs	pc, sl, #8, 30
    3de8:	0924f509 	stmdbeq	r4!, {r0, r3, r8, sl, ip, sp, lr, pc}
    3dec:	980325ff 	stmdals	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}
    3df0:	22400135 	subcs	r0, r0, #1073741837	; 0x4000000d
    3df4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3df8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3dfc:	00000000 	andeq	r0, r0, r0
    3e00:	10800000 	addne	r0, r0, r0
    3e04:	10880000 	addne	r0, r8, r0
    3e08:	00100000 	andseq	r0, r0, r0
    3e0c:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    3e10:	00f09103 	rscseq	r9, r0, r3, lsl #2
    3e14:	01942240 	orrseq	r2, r4, r0, asr #4
    3e18:	9f1aff08 	svcls	0x001aff08
    3e1c:	00001088 	andeq	r1, r0, r8, lsl #1
    3e20:	000010a4 	andeq	r1, r0, r4, lsr #1
    3e24:	78910026 	ldmvc	r1, {r1, r2, r5}
    3e28:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3e2c:	7825fc09 	stmdavc	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3e30:	78911e00 	ldmvc	r1, {r9, sl, fp, ip}
    3e34:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e38:	bf0a221a 	svclt	0x000a221a
    3e3c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3e40:	00f09103 	rscseq	r9, r0, r3, lsl #2
    3e44:	01942240 	orrseq	r2, r4, r0, asr #4
    3e48:	9f1aff08 	svcls	0x001aff08
    3e4c:	000010a4 	andeq	r1, r0, r4, lsr #1
    3e50:	000010b4 	strheq	r1, [r0], -r4
    3e54:	78910026 	ldmvc	r1, {r1, r2, r5}
    3e58:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3e5c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3e60:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3e64:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e68:	bf0a221a 	svclt	0x000a221a
    3e6c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3e70:	00f09103 	rscseq	r9, r0, r3, lsl #2
    3e74:	01942240 	orrseq	r2, r4, r0, asr #4
    3e78:	9f1aff08 	svcls	0x001aff08
    3e7c:	000010b4 	strheq	r1, [r0], -r4
    3e80:	000010dc 	ldrdeq	r1, [r0], -ip
    3e84:	dc510001 	mrrcle	0, 0, r0, r1, cr1
    3e88:	58000010 	stmdapl	r0, {r4}
    3e8c:	5f000011 	svcpl	0x00000011
    3e90:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3e94:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3e98:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3e9c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3ea0:	1aff0801 	bne	fffc5eac <IRQ_STACK_BASE+0xbbfc5eac>
    3ea4:	3bbf0a22 	blcc	fefc6734 <IRQ_STACK_BASE+0xbafc6734>
    3ea8:	0324311c 	teqeq	r4, #28, 2
    3eac:	4000f090 	mulmi	r0, r0, r0
    3eb0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3eb4:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3eb8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3ebc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3ec0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3ec4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3ec8:	221aff08 	andscs	pc, sl, #8, 30
    3ecc:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3ed0:	91032431 	tstls	r3, r1, lsr r4
    3ed4:	224000f0 	subcs	r0, r0, #240	; 0xf0
    3ed8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3edc:	fa09221a 	blx	24c74c <IRQ_STACK_SIZE+0x24474c>
    3ee0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 480c <SVC_STACK_SIZE+0x80c>
    3ee4:	23220077 	teqcs	r2, #119	; 0x77
    3ee8:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3eec:	9f1aff08 	svcls	0x001aff08
    3ef0:	00001158 	andeq	r1, r0, r8, asr r1
    3ef4:	00001184 	andeq	r1, r0, r4, lsl #3
    3ef8:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3efc:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3f00:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3f04:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3f08:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3f0c:	bf0a221a 	svclt	0x000a221a
    3f10:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3f14:	00f09003 	rscseq	r9, r0, r3
    3f18:	01942240 	orrseq	r2, r4, r0, asr #4
    3f1c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3f20:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3f24:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3f28:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3f2c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3f30:	1aff0801 	bne	fffc5f3c <IRQ_STACK_BASE+0xbbfc5f3c>
    3f34:	3bbf0a22 	blcc	fefc67c4 <IRQ_STACK_BASE+0xbafc67c4>
    3f38:	0324311c 	teqeq	r4, #28, 2
    3f3c:	4000f091 	mulmi	r0, r1, r0
    3f40:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3f44:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3f48:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    3f4c:	35b00325 	ldrcc	r0, [r0, #805]!	; 0x325
    3f50:	94224001 	strtls	r4, [r2], #-1
    3f54:	1aff0801 	bne	fffc5f60 <IRQ_STACK_BASE+0xbbfc5f60>
    3f58:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3f5c:	00134c00 	andseq	r4, r3, r0, lsl #24
    3f60:	51000100 	mrspl	r0, (UNDEF: 16)
    3f64:	0000134c 	andeq	r1, r0, ip, asr #6
    3f68:	00001384 	andeq	r1, r0, r4, lsl #7
    3f6c:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3f70:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3f74:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3f78:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3f7c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3f80:	bf0a221a 	svclt	0x000a221a
    3f84:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3f88:	00f09003 	rscseq	r9, r0, r3
    3f8c:	01942240 	orrseq	r2, r4, r0, asr #4
    3f90:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3f94:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3f98:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3f9c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3fa0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3fa4:	1aff0801 	bne	fffc5fb0 <IRQ_STACK_BASE+0xbbfc5fb0>
    3fa8:	3bbf0a22 	blcc	fefc6838 <IRQ_STACK_BASE+0xbafc6838>
    3fac:	0324311c 	teqeq	r4, #28, 2
    3fb0:	4000f091 	mulmi	r0, r1, r0
    3fb4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3fb8:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3fbc:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    3fc0:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    3fc4:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    3fc8:	1aff0801 	bne	fffc5fd4 <IRQ_STACK_BASE+0xbbfc5fd4>
    3fcc:	0013849f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    3fd0:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3fd4:	91005f00 	tstls	r0, r0, lsl #30
    3fd8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3fdc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3fe0:	911e5e08 	tstls	lr, r8, lsl #28
    3fe4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3fe8:	0a221aff 	beq	88abec <STACK_SIZE+0x8abec>
    3fec:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3ff0:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    3ff4:	94224000 	strtls	r4, [r2], #-0
    3ff8:	1aff0801 	bne	fffc6004 <IRQ_STACK_BASE+0xbbfc6004>
    3ffc:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4000:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4004:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4008:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    400c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4010:	bf0a221a 	svclt	0x000a221a
    4014:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4018:	00f09103 	rscseq	r9, r0, r3, lsl #2
    401c:	01942240 	orrseq	r2, r4, r0, asr #4
    4020:	221aff08 	andscs	pc, sl, #8, 30
    4024:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    4028:	b00325ff 	strdlt	r2, [r3], -pc	; <UNPREDICTABLE>
    402c:	22400135 	subcs	r0, r0, #1073741837	; 0x4000000d
    4030:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4034:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4038:	00000000 	andeq	r0, r0, r0
    403c:	10b40000 	adcsne	r0, r4, r0
    4040:	11580000 	cmpne	r8, r0
    4044:	00060000 	andeq	r0, r6, r0
    4048:	ff080078 			; <UNDEFINED> instruction: 0xff080078
    404c:	11589f1a 	cmpne	r8, sl, lsl pc
    4050:	11840000 	orrne	r0, r4, r0
    4054:	005b0000 	subseq	r0, fp, r0
    4058:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    405c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4060:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4064:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4068:	221aff08 	andscs	pc, sl, #8, 30
    406c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4070:	90032431 	andls	r2, r3, r1, lsr r4
    4074:	224000f0 	subcs	r0, r0, #240	; 0xf0
    4078:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    407c:	9124381a 	teqls	r4, sl, lsl r8
    4080:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4084:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4088:	911e5e08 	tstls	lr, r8, lsl #28
    408c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4090:	0a221aff 	beq	88ac94 <STACK_SIZE+0x8ac94>
    4094:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4098:	f0910324 			; <UNDEFINED> instruction: 0xf0910324
    409c:	94224000 	strtls	r4, [r2], #-0
    40a0:	1aff0801 	bne	fffc60ac <IRQ_STACK_BASE+0xbbfc60ac>
    40a4:	031a4f22 	tsteq	sl, #34, 30	; 0x88
    40a8:	400135d0 	ldrdmi	r3, [r1], -r0
    40ac:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    40b0:	1c9f1aff 	vldmiane	pc, {s2-s256}
    40b4:	3c000013 	stccc	0, cr0, [r0], {19}
    40b8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    40bc:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
    40c0:	3c9f1aff 	vldmiacc	pc, {s2-s256}
    40c4:	84000013 	strhi	r0, [r0], #-19	; 0xffffffed
    40c8:	5b000013 	blpl	411c <SVC_STACK_SIZE+0x11c>
    40cc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    40d0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    40d4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    40d8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    40dc:	1aff0801 	bne	fffc60e8 <IRQ_STACK_BASE+0xbbfc60e8>
    40e0:	3bbf0a22 	blcc	fefc6970 <IRQ_STACK_BASE+0xbafc6970>
    40e4:	0324311c 	teqeq	r4, #28, 2
    40e8:	4000f090 	mulmi	r0, r0, r0
    40ec:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    40f0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    40f4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    40f8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    40fc:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4100:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4104:	221aff08 	andscs	pc, sl, #8, 30
    4108:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    410c:	91032431 	tstls	r3, r1, lsr r4
    4110:	224000f0 	subcs	r0, r0, #240	; 0xf0
    4114:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4118:	1a4f221a 	bne	13cc988 <STACK_SIZE+0xbcc988>
    411c:	23220077 	teqcs	r2, #119	; 0x77
    4120:	01940ad8 			; <UNDEFINED> instruction: 0x01940ad8
    4124:	9f1aff08 	svcls	0x001aff08
    4128:	00001384 	andeq	r1, r0, r4, lsl #7
    412c:	000013ec 	andeq	r1, r0, ip, ror #7
    4130:	7891005b 	ldmvc	r1, {r0, r1, r3, r4, r6}
    4134:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4138:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    413c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4140:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4144:	bf0a221a 	svclt	0x000a221a
    4148:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    414c:	00f09003 	rscseq	r9, r0, r3
    4150:	01942240 	orrseq	r2, r4, r0, asr #4
    4154:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4158:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    415c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4160:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4164:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4168:	1aff0801 	bne	fffc6174 <IRQ_STACK_BASE+0xbbfc6174>
    416c:	3bbf0a22 	blcc	fefc69fc <IRQ_STACK_BASE+0xbafc69fc>
    4170:	0324311c 	teqeq	r4, #28, 2
    4174:	4000f091 	mulmi	r0, r1, r0
    4178:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    417c:	4f221aff 	svcmi	0x00221aff
    4180:	35d0031a 	ldrbcc	r0, [r0, #794]	; 0x31a
    4184:	94224001 	strtls	r4, [r2], #-1
    4188:	1aff0801 	bne	fffc6194 <IRQ_STACK_BASE+0xbbfc6194>
    418c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4190:	00000000 	andeq	r0, r0, r0
    4194:	0010bc00 	andseq	fp, r0, r0, lsl #24
    4198:	0010d400 	andseq	sp, r0, r0, lsl #8
    419c:	71001700 	tstvc	r0, r0, lsl #14
    41a0:	62f80300 	rscsvs	r0, r8, #0, 6
    41a4:	94224001 	strtls	r4, [r2], #-1
    41a8:	1aff0801 	bne	fffc61b4 <IRQ_STACK_BASE+0xbbfc61b4>
    41ac:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    41b0:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    41b4:	10d49f22 	sbcsne	r9, r4, r2, lsr #30
    41b8:	10dc0000 	sbcsne	r0, ip, r0
    41bc:	00080000 	andeq	r0, r8, r0
    41c0:	24350071 	ldrtcs	r0, [r5], #-113	; 0xffffff8f
    41c4:	9f220074 	svcls	0x00220074
    41c8:	000010dc 	ldrdeq	r1, [r0], -ip
    41cc:	000010f4 	strdeq	r1, [r0], -r4
    41d0:	78910064 	ldmvc	r1, {r2, r5, r6}
    41d4:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    41d8:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    41dc:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    41e0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    41e4:	bf0a221a 	svclt	0x000a221a
    41e8:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    41ec:	00f09003 	rscseq	r9, r0, r3
    41f0:	01942240 	orrseq	r2, r4, r0, asr #4
    41f4:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    41f8:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    41fc:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4200:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4204:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4208:	1aff0801 	bne	fffc6214 <IRQ_STACK_BASE+0xbbfc6214>
    420c:	3bbf0a22 	blcc	fefc6a9c <IRQ_STACK_BASE+0xbafc6a9c>
    4210:	0324311c 	teqeq	r4, #28, 2
    4214:	4000f091 	mulmi	r0, r1, r0
    4218:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    421c:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4220:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    4224:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    4228:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    422c:	1aff0801 	bne	fffc6238 <IRQ_STACK_BASE+0xbbfc6238>
    4230:	00742435 	rsbseq	r2, r4, r5, lsr r4
    4234:	10f49f22 	rscsne	r9, r4, r2, lsr #30
    4238:	11580000 	cmpne	r8, r0
    423c:	00610000 	rsbeq	r0, r1, r0
    4240:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4244:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4248:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    424c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4250:	221aff08 	andscs	pc, sl, #8, 30
    4254:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4258:	90032431 	andls	r2, r3, r1, lsr r4
    425c:	224000f0 	subcs	r0, r0, #240	; 0xf0
    4260:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4264:	9124381a 	teqls	r4, sl, lsl r8
    4268:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    426c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4270:	911e5e08 	tstls	lr, r8, lsl #28
    4274:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4278:	0a221aff 	beq	88ae7c <STACK_SIZE+0x8ae7c>
    427c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4280:	f0910324 			; <UNDEFINED> instruction: 0xf0910324
    4284:	94224000 	strtls	r4, [r2], #-0
    4288:	1aff0801 	bne	fffc6294 <IRQ_STACK_BASE+0xbbfc6294>
    428c:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    4290:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    4294:	b8232200 	stmdalt	r3!, {r9, sp}
    4298:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    429c:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    42a0:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    42a4:	00133400 	andseq	r3, r3, r0, lsl #8
    42a8:	71001700 	tstvc	r0, r0, lsl #14
    42ac:	63100300 	tstvs	r0, #0, 6
    42b0:	94224001 	strtls	r4, [r2], #-1
    42b4:	1aff0801 	bne	fffc62c0 <IRQ_STACK_BASE+0xbbfc62c0>
    42b8:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    42bc:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    42c0:	13349f22 	teqne	r4, #34, 30	; 0x88
    42c4:	134c0000 	movtne	r0, #49152	; 0xc000
    42c8:	00080000 	andeq	r0, r8, r0
    42cc:	24350071 	ldrtcs	r0, [r5], #-113	; 0xffffff8f
    42d0:	9f220074 	svcls	0x00220074
    42d4:	0000134c 	andeq	r1, r0, ip, asr #6
    42d8:	00001360 	andeq	r1, r0, r0, ror #6
    42dc:	78910064 	ldmvc	r1, {r2, r5, r6}
    42e0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    42e4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    42e8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    42ec:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    42f0:	bf0a221a 	svclt	0x000a221a
    42f4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    42f8:	00f09003 	rscseq	r9, r0, r3
    42fc:	01942240 	orrseq	r2, r4, r0, asr #4
    4300:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4304:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4308:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    430c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4310:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4314:	1aff0801 	bne	fffc6320 <IRQ_STACK_BASE+0xbbfc6320>
    4318:	3bbf0a22 	blcc	fefc6ba8 <IRQ_STACK_BASE+0xbafc6ba8>
    431c:	0324311c 	teqeq	r4, #28, 2
    4320:	4000f091 	mulmi	r0, r1, r0
    4324:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4328:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    432c:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    4330:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    4334:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    4338:	1aff0801 	bne	fffc6344 <IRQ_STACK_BASE+0xbbfc6344>
    433c:	00742435 	rsbseq	r2, r4, r5, lsr r4
    4340:	13609f22 	cmnne	r0, #34, 30	; 0x88
    4344:	13840000 	orrne	r0, r4, #0
    4348:	00610000 	rsbeq	r0, r1, r0
    434c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4350:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4354:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4358:	01947891 			; <UNDEFINED> instruction: 0x01947891
    435c:	221aff08 	andscs	pc, sl, #8, 30
    4360:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4364:	90032431 	andls	r2, r3, r1, lsr r4
    4368:	224000f0 	subcs	r0, r0, #240	; 0xf0
    436c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4370:	9124381a 	teqls	r4, sl, lsl r8
    4374:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4378:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    437c:	911e5e08 	tstls	lr, r8, lsl #28
    4380:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4384:	0a221aff 	beq	88af88 <STACK_SIZE+0x8af88>
    4388:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    438c:	f0910324 			; <UNDEFINED> instruction: 0xf0910324
    4390:	94224000 	strtls	r4, [r2], #-0
    4394:	1aff0801 	bne	fffc63a0 <IRQ_STACK_BASE+0xbbfc63a0>
    4398:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    439c:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    43a0:	b8232200 	stmdalt	r3!, {r9, sp}
    43a4:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    43a8:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    43ac:	0013849f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    43b0:	0013d000 	andseq	sp, r3, r0
    43b4:	91006100 	mrsls	r6, (UNDEF: 16)
    43b8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    43bc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    43c0:	911e5e08 	tstls	lr, r8, lsl #28
    43c4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    43c8:	0a221aff 	beq	88afcc <STACK_SIZE+0x8afcc>
    43cc:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    43d0:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    43d4:	94224000 	strtls	r4, [r2], #-0
    43d8:	1aff0801 	bne	fffc63e4 <IRQ_STACK_BASE+0xbbfc63e4>
    43dc:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    43e0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    43e4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    43e8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    43ec:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    43f0:	bf0a221a 	svclt	0x000a221a
    43f4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    43f8:	00f09103 	rscseq	r9, r0, r3, lsl #2
    43fc:	01942240 	orrseq	r2, r4, r0, asr #4
    4400:	221aff08 	andscs	pc, sl, #8, 30
    4404:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    4408:	b00325ff 	strdlt	r2, [r3], -pc	; <UNPREDICTABLE>
    440c:	22400135 	subcs	r0, r0, #1073741837	; 0x4000000d
    4410:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4414:	9f24351a 	svcls	0x0024351a
    4418:	000013d0 	ldrdeq	r1, [r0], -r0
    441c:	000013ec 	andeq	r1, r0, ip, ror #7
    4420:	789100ce 	ldmvc	r1, {r1, r2, r3, r6, r7}
    4424:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4428:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    442c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4430:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4434:	bf0a221a 	svclt	0x000a221a
    4438:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    443c:	00f09003 	rscseq	r9, r0, r3
    4440:	01942240 	orrseq	r2, r4, r0, asr #4
    4444:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4448:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    444c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4450:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4454:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4458:	1aff0801 	bne	fffc6464 <IRQ_STACK_BASE+0xbbfc6464>
    445c:	3bbf0a22 	blcc	fefc6cec <IRQ_STACK_BASE+0xbafc6cec>
    4460:	0324311c 	teqeq	r4, #28, 2
    4464:	4000f091 	mulmi	r0, r1, r0
    4468:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    446c:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4470:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    4474:	35b00325 	ldrcc	r0, [r0, #805]!	; 0x325
    4478:	94224001 	strtls	r4, [r2], #-1
    447c:	1aff0801 	bne	fffc6488 <IRQ_STACK_BASE+0xbbfc6488>
    4480:	01632803 	cmneq	r3, r3, lsl #16
    4484:	01942240 	orrseq	r2, r4, r0, asr #4
    4488:	0a1aff08 	beq	6c40b0 <IRQ_STACK_SIZE+0x6bc0b0>
    448c:	911e0380 	tstls	lr, r0, lsl #7
    4490:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4494:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4498:	911e5e08 	tstls	lr, r8, lsl #28
    449c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    44a0:	0a221aff 	beq	88b0a4 <STACK_SIZE+0x8b0a4>
    44a4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    44a8:	f0900324 			; <UNDEFINED> instruction: 0xf0900324
    44ac:	94224000 	strtls	r4, [r2], #-0
    44b0:	1aff0801 	bne	fffc64bc <IRQ_STACK_BASE+0xbbfc64bc>
    44b4:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    44b8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    44bc:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    44c0:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    44c4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    44c8:	bf0a221a 	svclt	0x000a221a
    44cc:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    44d0:	00f09103 	rscseq	r9, r0, r3, lsl #2
    44d4:	01942240 	orrseq	r2, r4, r0, asr #4
    44d8:	221aff08 	andscs	pc, sl, #8, 30
    44dc:	d0031a4f 	andle	r1, r3, pc, asr #20
    44e0:	22400135 	subcs	r0, r0, #1073741837	; 0x4000000d
    44e4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    44e8:	2224351a 	eorcs	r3, r4, #109051904	; 0x6800000
    44ec:	9f3e8023 	svcls	0x003e8023
	...
    44f8:	000010bc 	strheq	r1, [r0], -ip
    44fc:	000010d4 	ldrdeq	r1, [r0], -r4
    4500:	9f300002 	svcls	0x00300002
    4504:	0000131c 	andeq	r1, r0, ip, lsl r3
    4508:	00001334 	andeq	r1, r0, r4, lsr r3
    450c:	9f300002 	svcls	0x00300002
	...
    4518:	00001184 	andeq	r1, r0, r4, lsl #3
    451c:	000011a4 	andeq	r1, r0, r4, lsr #3
    4520:	9f300002 	svcls	0x00300002
    4524:	000011a4 	andeq	r1, r0, r4, lsr #3
    4528:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
    452c:	8c91000b 	ldchi	0, cr0, [r1], {11}
    4530:	9101947f 	tstls	r1, pc, ror r4
    4534:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    4538:	0012d89f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    453c:	00131c00 	andseq	r1, r3, r0, lsl #24
    4540:	91000b00 	tstls	r0, r0, lsl #22
    4544:	01947f8c 	orrseq	r7, r4, ip, lsl #31
    4548:	231c7c91 	tstcs	ip, #37120	; 0x9100
    454c:	00009f4d 	andeq	r9, r0, sp, asr #30
    4550:	00000000 	andeq	r0, r0, r0
    4554:	11580000 	cmpne	r8, r0
    4558:	11840000 	orrne	r0, r4, r0
    455c:	00020000 	andeq	r0, r2, r0
    4560:	00009f30 	andeq	r9, r0, r0, lsr pc
    4564:	00000000 	andeq	r0, r0, r0
    4568:	11dc0000 	bicsne	r0, ip, r0
    456c:	11f00000 	mvnsne	r0, r0
    4570:	00020000 	andeq	r0, r2, r0
    4574:	11f09f30 	mvnsne	r9, r0, lsr pc
    4578:	11fc0000 	mvnsne	r0, r0
    457c:	00010000 	andeq	r0, r1, r0
    4580:	0011fc52 	andseq	pc, r1, r2, asr ip	; <UNPREDICTABLE>
    4584:	00120000 	andseq	r0, r2, r0
    4588:	72000300 	andvc	r0, r0, #0, 6
    458c:	12009f7f 	andne	r9, r0, #508	; 0x1fc
    4590:	12240000 	eorne	r0, r4, #0
    4594:	00010000 	andeq	r0, r1, r0
    4598:	00127852 	andseq	r7, r2, r2, asr r8
    459c:	00128c00 	andseq	r8, r2, r0, lsl #24
    45a0:	30000200 	andcc	r0, r0, r0, lsl #4
    45a4:	00128c9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    45a8:	00129800 	andseq	r9, r2, r0, lsl #16
    45ac:	52000100 	andpl	r0, r0, #0, 2
    45b0:	00001298 	muleq	r0, r8, r2
    45b4:	0000129c 	muleq	r0, ip, r2
    45b8:	7f720003 	svcvc	0x00720003
    45bc:	00129c9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    45c0:	0012c000 	andseq	ip, r2, r0
    45c4:	52000100 	andpl	r0, r0, #0, 2
	...
    45d0:	000011c0 	andeq	r1, r0, r0, asr #3
    45d4:	000011dc 	ldrdeq	r1, [r0], -ip
    45d8:	9f300002 	svcls	0x00300002
    45dc:	000011dc 	ldrdeq	r1, [r0], -ip
    45e0:	00001228 	andeq	r1, r0, r8, lsr #4
    45e4:	28590001 	ldmdacs	r9, {r0}^
    45e8:	2c000012 	stccs	0, cr0, [r0], {18}
    45ec:	03000012 	movweq	r0, #18
    45f0:	9f7f7900 	svcls	0x007f7900
    45f4:	0000122c 	andeq	r1, r0, ip, lsr #4
    45f8:	00001240 	andeq	r1, r0, r0, asr #4
    45fc:	50590001 	subspl	r0, r9, r1
    4600:	78000012 	stmdavc	r0, {r1, r4}
    4604:	02000012 	andeq	r0, r0, #18
    4608:	789f3000 	ldmvc	pc, {ip, sp}	; <UNPREDICTABLE>
    460c:	c4000012 	strgt	r0, [r0], #-18	; 0xffffffee
    4610:	01000012 	tsteq	r0, r2, lsl r0
    4614:	12c45a00 	sbcne	r5, r4, #0, 20
    4618:	12c80000 	sbcne	r0, r8, #0
    461c:	00030000 	andeq	r0, r3, r0
    4620:	c89f7f7a 	ldmgt	pc, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    4624:	d8000012 	stmdale	r0, {r1, r4}
    4628:	01000012 	tsteq	r0, r2, lsl r0
    462c:	00005a00 	andeq	r5, r0, r0, lsl #20
    4630:	00000000 	andeq	r0, r0, r0
    4634:	11c00000 	bicne	r0, r0, r0
    4638:	11d80000 	bicsne	r0, r8, r0
    463c:	00010000 	andeq	r0, r1, r0
    4640:	0011d858 	andseq	sp, r1, r8, asr r8
    4644:	0011dc00 	andseq	sp, r1, r0, lsl #24
    4648:	91001500 	tstls	r0, r0, lsl #10
    464c:	74067f98 	strvc	r7, [r6], #-3992	; 0xfffff068
    4650:	7f889100 	svcvc	0x00889100
    4654:	1a007206 	bne	20e74 <IRQ_STACK_SIZE+0x18e74>
    4658:	01282930 	teqeq	r8, r0, lsr r9
    465c:	9f131600 	svcls	0x00131600
    4660:	000011dc 	ldrdeq	r1, [r0], -ip
    4664:	00001240 	andeq	r1, r0, r0, asr #4
    4668:	98910019 	ldmls	r1, {r0, r3, r4}
    466c:	9491067f 	ldrls	r0, [r1], #1663	; 0x67f
    4670:	8891067f 	ldmhi	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    4674:	a091067f 	addsge	r0, r1, pc, ror r6
    4678:	301a067f 	andscc	r0, sl, pc, ror r6
    467c:	00012829 	andeq	r2, r1, r9, lsr #16
    4680:	409f1316 	addsmi	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4684:	50000012 	andpl	r0, r0, r2, lsl r0
    4688:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    468c:	7f989100 	svcvc	0x00989100
    4690:	7f949106 	svcvc	0x00949106
    4694:	7f8c9106 	svcvc	0x008c9106
    4698:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    469c:	a0911aff 			; <UNDEFINED> instruction: 0xa0911aff
    46a0:	301a067f 	andscc	r0, sl, pc, ror r6
    46a4:	00012829 	andeq	r2, r1, r9, lsr #16
    46a8:	509f1316 	addspl	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    46ac:	6c000012 	stcvs	0, cr0, [r0], {18}
    46b0:	01000012 	tsteq	r0, r2, lsl r0
    46b4:	00005900 	andeq	r5, r0, r0, lsl #18
    46b8:	00000000 	andeq	r0, r0, r0
    46bc:	11f00000 	mvnsne	r0, r0
    46c0:	11f80000 	mvnsne	r0, r0
    46c4:	00060000 	andeq	r0, r6, r0
    46c8:	00750071 	rsbseq	r0, r5, r1, ror r0
    46cc:	11f89f22 	mvnsne	r9, r2, lsr #30
    46d0:	12140000 	andsne	r0, r4, #0
    46d4:	00010000 	andeq	r0, r1, r0
    46d8:	00000050 	andeq	r0, r0, r0, asr r0
    46dc:	00000000 	andeq	r0, r0, r0
    46e0:	00128c00 	andseq	r8, r2, r0, lsl #24
    46e4:	00129400 	andseq	r9, r2, r0, lsl #8
    46e8:	71000600 	tstvc	r0, r0, lsl #12
    46ec:	22007800 	andcs	r7, r0, #0, 16
    46f0:	0012949f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    46f4:	0012b000 	andseq	fp, r2, r0
    46f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4704:	000013ec 	andeq	r1, r0, ip, ror #7
    4708:	00001420 	andeq	r1, r0, r0, lsr #8
    470c:	20500001 	subscs	r0, r0, r1
    4710:	60000014 	andvs	r0, r0, r4, lsl r0
    4714:	03000015 	movweq	r0, #21
    4718:	7fac9100 	svcvc	0x00ac9100
	...
    4724:	000013ec 	andeq	r1, r0, ip, ror #7
    4728:	00001410 	andeq	r1, r0, r0, lsl r4
    472c:	10510001 	subsne	r0, r1, r1
    4730:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    4734:	01000014 	tsteq	r0, r4, lsl r0
    4738:	14345c00 	ldrtne	r5, [r4], #-3072	; 0xfffff400
    473c:	14840000 	strne	r0, [r4], #0
    4740:	00010000 	andeq	r0, r1, r0
    4744:	00148459 	andseq	r8, r4, r9, asr r4
    4748:	00156000 	andseq	r6, r5, r0
    474c:	f3000400 	vshl.u8	d0, d0, d0
    4750:	009f5101 	addseq	r5, pc, r1, lsl #2
    4754:	00000000 	andeq	r0, r0, r0
    4758:	ec000000 	stc	0, cr0, [r0], {-0}
    475c:	54000013 	strpl	r0, [r0], #-19	; 0xffffffed
    4760:	01000014 	tsteq	r0, r4, lsl r0
    4764:	14545200 	ldrbne	r5, [r4], #-512	; 0xfffffe00
    4768:	15600000 	strbne	r0, [r0, #-0]!
    476c:	00030000 	andeq	r0, r3, r0
    4770:	007fa091 			; <UNDEFINED> instruction: 0x007fa091
    4774:	00000000 	andeq	r0, r0, r0
    4778:	ec000000 	stc	0, cr0, [r0], {-0}
    477c:	58000013 	stmdapl	r0, {r0, r1, r4}
    4780:	01000014 	tsteq	r0, r4, lsl r0
    4784:	14585300 	ldrbne	r5, [r8], #-768	; 0xfffffd00
    4788:	15600000 	strbne	r0, [r0, #-0]!
    478c:	00030000 	andeq	r0, r3, r0
    4790:	007fa491 			; <UNDEFINED> instruction: 0x007fa491
    4794:	00000000 	andeq	r0, r0, r0
    4798:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    479c:	5c000014 	stcpl	0, cr0, [r0], {20}
    47a0:	06000015 			; <UNDEFINED> instruction: 0x06000015
    47a4:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    47a8:	5c9f2434 	cfldrspl	mvf2, [pc], {52}	; 0x34
    47ac:	60000015 	andvs	r0, r0, r5, lsl r0
    47b0:	06000015 			; <UNDEFINED> instruction: 0x06000015
    47b4:	06007d00 	streq	r7, [r0], -r0, lsl #26
    47b8:	009f2434 	addseq	r2, pc, r4, lsr r4	; <UNPREDICTABLE>
    47bc:	00000000 	andeq	r0, r0, r0
    47c0:	84000000 	strhi	r0, [r0], #-0
    47c4:	94000014 	strls	r0, [r0], #-20	; 0xffffffec
    47c8:	0b000014 	bleq	4820 <SVC_STACK_SIZE+0x820>
    47cc:	7fa89100 	svcvc	0x00a89100
    47d0:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    47d4:	9f43231c 	svcls	0x0043231c
    47d8:	00001540 	andeq	r1, r0, r0, asr #10
    47dc:	00001560 	andeq	r1, r0, r0, ror #10
    47e0:	a891000b 	ldmge	r1, {r0, r1, r3}
    47e4:	9101947f 	tstls	r1, pc, ror r4
    47e8:	43231c7c 	teqmi	r3, #124, 24	; 0x7c00
    47ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47f0:	00000000 	andeq	r0, r0, r0
    47f4:	00148400 	andseq	r8, r4, r0, lsl #8
    47f8:	00149c00 	andseq	r9, r4, r0, lsl #24
    47fc:	30000200 	andcc	r0, r0, r0, lsl #4
    4800:	00149c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    4804:	0014b000 	andseq	fp, r4, r0
    4808:	91000b00 	tstls	r0, r0, lsl #22
    480c:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
    4810:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4814:	152c9f4d 	strne	r9, [ip, #-3917]!	; 0xfffff0b3
    4818:	15600000 	strbne	r0, [r0, #-0]!
    481c:	000b0000 	andeq	r0, fp, r0
    4820:	947f9891 	ldrbtls	r9, [pc], #-2193	; 4828 <SVC_STACK_SIZE+0x828>
    4824:	1c7c9101 	ldfnep	f1, [ip], #-4
    4828:	009f4d23 	addseq	r4, pc, r3, lsr #26
    482c:	00000000 	andeq	r0, r0, r0
    4830:	bc000000 	stclt	0, cr0, [r0], {-0}
    4834:	d0000014 	andle	r0, r0, r4, lsl r0
    4838:	02000014 	andeq	r0, r0, #20
    483c:	d09f3000 	addsle	r3, pc, r0
    4840:	1c000014 	stcne	0, cr0, [r0], {20}
    4844:	01000015 	tsteq	r0, r5, lsl r0
    4848:	151c5800 	ldrne	r5, [ip, #-2048]	; 0xfffff800
    484c:	15200000 	strne	r0, [r0, #-0]!
    4850:	00030000 	andeq	r0, r3, r0
    4854:	209f7f78 	addscs	r7, pc, r8, ror pc	; <UNPREDICTABLE>
    4858:	2c000015 	stccs	0, cr0, [r0], {21}
    485c:	01000015 	tsteq	r0, r5, lsl r0
    4860:	00005800 	andeq	r5, r0, r0, lsl #16
    4864:	00000000 	andeq	r0, r0, r0
    4868:	14d00000 	ldrbne	r0, [r0], #0
    486c:	14e40000 	strbtne	r0, [r4], #0
    4870:	00020000 	andeq	r0, r2, r0
    4874:	14e49f30 	strbtne	r9, [r4], #3888	; 0xf30
    4878:	14f00000 	ldrbtne	r0, [r0], #0
    487c:	00010000 	andeq	r0, r1, r0
    4880:	0014f053 	andseq	pc, r4, r3, asr r0	; <UNPREDICTABLE>
    4884:	0014f400 	andseq	pc, r4, r0, lsl #8
    4888:	73000300 	movwvc	r0, #768	; 0x300
    488c:	14f49f7f 	ldrbtne	r9, [r4], #3967	; 0xf7f
    4890:	15180000 	ldrne	r0, [r8, #-0]
    4894:	00010000 	andeq	r0, r1, r0
    4898:	00000053 	andeq	r0, r0, r3, asr r0
    489c:	00000000 	andeq	r0, r0, r0
    48a0:	0014bc00 	andseq	fp, r4, r0, lsl #24
    48a4:	0014cc00 	andseq	ip, r4, r0, lsl #24
    48a8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    48ac:	000014cc 	andeq	r1, r0, ip, asr #9
    48b0:	000014d0 	ldrdeq	r1, [r0], -r0
    48b4:	a4910013 	ldrge	r0, [r1], #19
    48b8:	0072067f 	rsbseq	r0, r2, pc, ror r6
    48bc:	00730070 	rsbseq	r0, r3, r0, ror r0
    48c0:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    48c4:	13160001 	tstne	r6, #1
    48c8:	0014d09f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    48cc:	00156000 	andseq	r6, r5, r0
    48d0:	91001e00 	tstls	r0, r0, lsl #28
    48d4:	91067fa4 	smlatbls	r6, r4, pc, r7	; <UNPREDICTABLE>
    48d8:	91067fa0 	smlatbls	r6, r0, pc, r7	; <UNPREDICTABLE>
    48dc:	94067f98 	strls	r7, [r6], #-3992	; 0xfffff068
    48e0:	1aff0801 	bne	fffc68ec <IRQ_STACK_BASE+0xbbfc68ec>
    48e4:	067f9c91 			; <UNDEFINED> instruction: 0x067f9c91
    48e8:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    48ec:	13160001 	tstne	r6, #1
    48f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    48f4:	00000000 	andeq	r0, r0, r0
    48f8:	0014e400 	andseq	lr, r4, r0, lsl #8
    48fc:	0014ec00 	andseq	lr, r4, r0, lsl #24
    4900:	72000600 	andvc	r0, r0, #0, 12
    4904:	22007600 	andcs	r7, r0, #0, 12
    4908:	0014ec9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    490c:	00150800 	andseq	r0, r5, r0, lsl #16
    4910:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    491c:	00001560 	andeq	r1, r0, r0, ror #10
    4920:	000015c0 	andeq	r1, r0, r0, asr #11
    4924:	c0500001 	subsgt	r0, r0, r1
    4928:	74000015 	strvc	r0, [r0], #-21	; 0xffffffeb
    492c:	03000017 	movweq	r0, #23
    4930:	7f8c9100 	svcvc	0x008c9100
    4934:	00001774 	andeq	r1, r0, r4, ror r7
    4938:	00001778 	andeq	r1, r0, r8, ror r7
    493c:	78550001 	ldmdavc	r5, {r0}^
    4940:	7c000017 	stcvc	0, cr0, [r0], {23}
    4944:	03000017 	movweq	r0, #23
    4948:	7f8c9100 	svcvc	0x008c9100
	...
    4954:	00001560 	andeq	r1, r0, r0, ror #10
    4958:	000015c0 	andeq	r1, r0, r0, asr #11
    495c:	c0510001 	subsgt	r0, r1, r1
    4960:	7c000015 	stcvc	0, cr0, [r0], {21}
    4964:	03000017 	movweq	r0, #23
    4968:	7efc9100 	nrmvce	f1, f0
	...
    4974:	00001560 	andeq	r1, r0, r0, ror #10
    4978:	000015c0 	andeq	r1, r0, r0, asr #11
    497c:	c0520001 	subsgt	r0, r2, r1
    4980:	7c000015 	stcvc	0, cr0, [r0], {21}
    4984:	03000017 	movweq	r0, #23
    4988:	7f989100 	svcvc	0x00989100
	...
    4994:	00001560 	andeq	r1, r0, r0, ror #10
    4998:	000015c0 	andeq	r1, r0, r0, asr #11
    499c:	c0530001 	subsgt	r0, r3, r1
    49a0:	7c000015 	stcvc	0, cr0, [r0], {21}
    49a4:	03000017 	movweq	r0, #23
    49a8:	7f949100 	svcvc	0x00949100
	...
    49b4:	00001560 	andeq	r1, r0, r0, ror #10
    49b8:	00001564 	andeq	r1, r0, r4, ror #10
    49bc:	00910002 	addseq	r0, r1, r2
    49c0:	00001564 	andeq	r1, r0, r4, ror #10
    49c4:	00001590 	muleq	r0, r0, r5
    49c8:	007c0002 	rsbseq	r0, ip, r2
    49cc:	00001590 	muleq	r0, r0, r5
    49d0:	000015c0 	andeq	r1, r0, r0, asr #11
    49d4:	00910002 	addseq	r0, r1, r2
    49d8:	000015c0 	andeq	r1, r0, r0, asr #11
    49dc:	000015d8 	ldrdeq	r1, [r0], -r8
    49e0:	d8550001 	ldmdale	r5, {r0}^
    49e4:	e0000015 	and	r0, r0, r5, lsl r0
    49e8:	01000015 	tsteq	r0, r5, lsl r0
    49ec:	15e05c00 	strbne	r5, [r0, #3072]!	; 0xc00
    49f0:	15e40000 	strbne	r0, [r4, #0]!
    49f4:	00030000 	andeq	r0, r3, r0
    49f8:	e47ef891 	ldrbt	pc, [lr], #-2193	; 0xfffff76f	; <UNPREDICTABLE>
    49fc:	24000015 	strcs	r0, [r0], #-21	; 0xffffffeb
    4a00:	01000016 	tsteq	r0, r6, lsl r0
    4a04:	16245600 	strtne	r5, [r4], -r0, lsl #12
    4a08:	162c0000 	strtne	r0, [ip], -r0
    4a0c:	00010000 	andeq	r0, r1, r0
    4a10:	00162c55 	andseq	r2, r6, r5, asr ip
    4a14:	00163000 	andseq	r3, r6, r0
    4a18:	5c000100 	stfpls	f0, [r0], {-0}
    4a1c:	00001630 	andeq	r1, r0, r0, lsr r6
    4a20:	0000177c 	andeq	r1, r0, ip, ror r7
    4a24:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    4a28:	0000007e 	andeq	r0, r0, lr, ror r0
    4a2c:	00000000 	andeq	r0, r0, r0
    4a30:	0015d800 	andseq	sp, r5, r0, lsl #16
    4a34:	0015dc00 	andseq	sp, r5, r0, lsl #24
    4a38:	53000100 	movwpl	r0, #256	; 0x100
    4a3c:	000015dc 	ldrdeq	r1, [r0], -ip
    4a40:	000015e4 	andeq	r1, r0, r4, ror #11
    4a44:	00730005 	rsbseq	r0, r3, r5
    4a48:	e49f2438 	ldr	r2, [pc], #1080	; 4a50 <SVC_STACK_SIZE+0xa50>
    4a4c:	f0000015 			; <UNDEFINED> instruction: 0xf0000015
    4a50:	0d000015 	stceq	0, cr0, [r0, #-84]	; 0xffffffac
    4a54:	38007300 	stmdacc	r0, {r8, r9, ip, sp, lr}
    4a58:	94017524 	strls	r7, [r1], #-1316	; 0xfffffadc
    4a5c:	1aff0801 	bne	fffc6a68 <IRQ_STACK_BASE+0xbbfc6a68>
    4a60:	162c9f21 	strtne	r9, [ip], -r1, lsr #30
    4a64:	16500000 	ldrbne	r0, [r0], -r0
    4a68:	00010000 	andeq	r0, r1, r0
    4a6c:	00000053 	andeq	r0, r0, r3, asr r0
    4a70:	00000000 	andeq	r0, r0, r0
    4a74:	00162c00 	andseq	r2, r6, r0, lsl #24
    4a78:	00165000 	andseq	r5, r6, r0
    4a7c:	53000100 	movwpl	r0, #256	; 0x100
	...
    4a88:	0000162c 	andeq	r1, r0, ip, lsr #12
    4a8c:	00001774 	andeq	r1, r0, r4, ror r7
    4a90:	8c910003 	ldchi	0, cr0, [r1], {3}
    4a94:	0000007f 	andeq	r0, r0, pc, ror r0
    4a98:	00000000 	andeq	r0, r0, r0
    4a9c:	00169400 	andseq	r9, r6, r0, lsl #8
    4aa0:	0016a400 	andseq	sl, r6, r0, lsl #8
    4aa4:	91000b00 	tstls	r0, r0, lsl #22
    4aa8:	01947f84 	orrseq	r7, r4, r4, lsl #31
    4aac:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4ab0:	17509f4b 	ldrbne	r9, [r0, -fp, asr #30]
    4ab4:	177c0000 	ldrbne	r0, [ip, -r0]!
    4ab8:	000b0000 	andeq	r0, fp, r0
    4abc:	947f8491 	ldrbtls	r8, [pc], #-1169	; 4ac4 <SVC_STACK_SIZE+0xac4>
    4ac0:	1c7c9101 	ldfnep	f1, [ip], #-4
    4ac4:	009f4b23 	addseq	r4, pc, r3, lsr #22
    4ac8:	00000000 	andeq	r0, r0, r0
    4acc:	94000000 	strls	r0, [r0], #-0
    4ad0:	ac000016 	stcge	0, cr0, [r0], {22}
    4ad4:	02000016 	andeq	r0, r0, #22
    4ad8:	ac9f3000 	ldcge	0, cr3, [pc], {0}
    4adc:	c0000016 	andgt	r0, r0, r6, lsl r0
    4ae0:	0b000016 	bleq	4b40 <SVC_STACK_SIZE+0xb40>
    4ae4:	7f9c9100 	svcvc	0x009c9100
    4ae8:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4aec:	9f55231c 	svcls	0x0055231c
    4af0:	0000173c 	andeq	r1, r0, ip, lsr r7
    4af4:	0000177c 	andeq	r1, r0, ip, ror r7
    4af8:	9c91000b 	ldcls	0, cr0, [r1], {11}
    4afc:	9101947f 	tstls	r1, pc, ror r4
    4b00:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    4b04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b08:	00000000 	andeq	r0, r0, r0
    4b0c:	0016cc00 	andseq	ip, r6, r0, lsl #24
    4b10:	0016e000 	andseq	lr, r6, r0
    4b14:	30000200 	andcc	r0, r0, r0, lsl #4
    4b18:	0016e09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    4b1c:	00172c00 	andseq	r2, r7, r0, lsl #24
    4b20:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    4b24:	0000172c 	andeq	r1, r0, ip, lsr #14
    4b28:	00001730 	andeq	r1, r0, r0, lsr r7
    4b2c:	7f770003 	svcvc	0x00770003
    4b30:	0017309f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    4b34:	00173c00 	andseq	r3, r7, r0, lsl #24
    4b38:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    4b44:	000016e0 	andeq	r1, r0, r0, ror #13
    4b48:	000016f4 	strdeq	r1, [r0], -r4
    4b4c:	9f300002 	svcls	0x00300002
    4b50:	000016f4 	strdeq	r1, [r0], -r4
    4b54:	00001700 	andeq	r1, r0, r0, lsl #14
    4b58:	00530001 	subseq	r0, r3, r1
    4b5c:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    4b60:	03000017 	movweq	r0, #23
    4b64:	9f7f7300 	svcls	0x007f7300
    4b68:	00001704 	andeq	r1, r0, r4, lsl #14
    4b6c:	00001728 	andeq	r1, r0, r8, lsr #14
    4b70:	00530001 	subseq	r0, r3, r1
    4b74:	00000000 	andeq	r0, r0, r0
    4b78:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4b7c:	dc000016 	stcle	0, cr0, [r0], {22}
    4b80:	01000016 	tsteq	r0, r6, lsl r0
    4b84:	16dc5600 	ldrbne	r5, [ip], r0, lsl #12
    4b88:	16e00000 	strbtne	r0, [r0], r0
    4b8c:	00130000 	andseq	r0, r3, r0
    4b90:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4b94:	0070007c 	rsbseq	r0, r0, ip, ror r0
    4b98:	301a0073 	andscc	r0, sl, r3, ror r0
    4b9c:	00012829 	andeq	r2, r1, r9, lsr #16
    4ba0:	e09f1316 	adds	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4ba4:	7c000016 	stcvc	0, cr0, [r0], {22}
    4ba8:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    4bac:	7f949100 	svcvc	0x00949100
    4bb0:	7f989106 	svcvc	0x00989106
    4bb4:	7f9c9106 	svcvc	0x009c9106
    4bb8:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    4bbc:	90911aff 			; <UNDEFINED> instruction: 0x90911aff
    4bc0:	301a067f 	andscc	r0, sl, pc, ror r6
    4bc4:	00012829 	andeq	r2, r1, r9, lsr #16
    4bc8:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4bcc:	00000000 	andeq	r0, r0, r0
    4bd0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4bd4:	fc000016 	stc2	0, cr0, [r0], {22}
    4bd8:	06000016 			; <UNDEFINED> instruction: 0x06000016
    4bdc:	75007200 	strvc	r7, [r0, #-512]	; 0xfffffe00
    4be0:	fc9f2200 	ldc2	2, cr2, [pc], {0}
    4be4:	18000016 	stmdane	r0, {r1, r2, r4}
    4be8:	01000017 	tsteq	r0, r7, lsl r0
    4bec:	00005100 	andeq	r5, r0, r0, lsl #2
    4bf0:	00000000 	andeq	r0, r0, r0
    4bf4:	177c0000 	ldrbne	r0, [ip, -r0]!
    4bf8:	178c0000 	strne	r0, [ip, r0]
    4bfc:	00010000 	andeq	r0, r1, r0
    4c00:	00178c50 	andseq	r8, r7, r0, asr ip
    4c04:	0017fc00 	andseq	pc, r7, r0, lsl #24
    4c08:	f3000400 	vshl.u8	d0, d0, d0
    4c0c:	009f5001 	addseq	r5, pc, r1
    4c10:	00000000 	andeq	r0, r0, r0
    4c14:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4c18:	a0000017 	andge	r0, r0, r7, lsl r0
    4c1c:	01000017 	tsteq	r0, r7, lsl r0
    4c20:	17a05100 	strne	r5, [r0, r0, lsl #2]!
    4c24:	17a40000 	strne	r0, [r4, r0]!
    4c28:	00010000 	andeq	r0, r1, r0
    4c2c:	0017a45c 	andseq	sl, r7, ip, asr r4
    4c30:	0017fc00 	andseq	pc, r7, r0, lsl #24
    4c34:	f3000400 	vshl.u8	d0, d0, d0
    4c38:	009f5101 	addseq	r5, pc, r1, lsl #2
    4c3c:	00000000 	andeq	r0, r0, r0
    4c40:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4c44:	90000017 	andls	r0, r0, r7, lsl r0
    4c48:	01000017 	tsteq	r0, r7, lsl r0
    4c4c:	17905200 	ldrne	r5, [r0, r0, lsl #4]
    4c50:	17fc0000 	ldrbne	r0, [ip, r0]!
    4c54:	00040000 	andeq	r0, r4, r0
    4c58:	9f5201f3 	svcls	0x005201f3
	...
    4c64:	0000177c 	andeq	r1, r0, ip, ror r7
    4c68:	000017a4 	andeq	r1, r0, r4, lsr #15
    4c6c:	a4530001 	ldrbge	r0, [r3], #-1
    4c70:	fc000017 	stc2	0, cr0, [r0], {23}
    4c74:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    4c78:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c80:	00000000 	andeq	r0, r0, r0
    4c84:	0017b400 	andseq	fp, r7, r0, lsl #8
    4c88:	0017c000 	andseq	ip, r7, r0
    4c8c:	50000100 	andpl	r0, r0, r0, lsl #2
    4c90:	000017c0 	andeq	r1, r0, r0, asr #15
    4c94:	000017e8 	andeq	r1, r0, r8, ror #15
    4c98:	005c0001 	subseq	r0, ip, r1
    4c9c:	00000000 	andeq	r0, r0, r0
    4ca0:	a4000000 	strge	r0, [r0], #-0
    4ca4:	b4000017 	strlt	r0, [r0], #-23	; 0xffffffe9
    4ca8:	01000017 	tsteq	r0, r7, lsl r0
    4cac:	00005100 	andeq	r5, r0, r0, lsl #2
    4cb0:	00000000 	andeq	r0, r0, r0
    4cb4:	17c00000 	strbne	r0, [r0, r0]
    4cb8:	17e80000 	strbne	r0, [r8, r0]!
    4cbc:	00010000 	andeq	r0, r1, r0
    4cc0:	00000051 	andeq	r0, r0, r1, asr r0
    4cc4:	00000000 	andeq	r0, r0, r0
    4cc8:	0017c000 	andseq	ip, r7, r0
    4ccc:	0017d800 	andseq	sp, r7, r0, lsl #16
    4cd0:	5c000100 	stfpls	f0, [r0], {-0}
    4cd4:	000017d8 	ldrdeq	r1, [r0], -r8
    4cd8:	000017e8 	andeq	r1, r0, r8, ror #15
    4cdc:	7f7c0003 	svcvc	0x007c0003
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	0017fc00 	andseq	pc, r7, r0, lsl #24
    4cec:	0018a000 	andseq	sl, r8, r0
    4cf0:	50000100 	andpl	r0, r0, r0, lsl #2
    4cf4:	000018a0 	andeq	r1, r0, r0, lsr #17
    4cf8:	00001914 	andeq	r1, r0, r4, lsl r9
    4cfc:	01f30004 	mvnseq	r0, r4
    4d00:	19149f50 	ldmdbne	r4, {r4, r6, r8, r9, sl, fp, ip, pc}
    4d04:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    4d08:	00010000 	andeq	r0, r1, r0
    4d0c:	00196050 	andseq	r6, r9, r0, asr r0
    4d10:	0019a400 	andseq	sl, r9, r0, lsl #8
    4d14:	f3000400 	vshl.u8	d0, d0, d0
    4d18:	a49f5001 	ldrge	r5, [pc], #1	; 4d20 <SVC_STACK_SIZE+0xd20>
    4d1c:	b0000019 	andlt	r0, r0, r9, lsl r0
    4d20:	01000019 	tsteq	r0, r9, lsl r0
    4d24:	00005000 	andeq	r5, r0, r0
    4d28:	00000000 	andeq	r0, r0, r0
    4d2c:	17fc0000 	ldrbne	r0, [ip, r0]!
    4d30:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    4d34:	00010000 	andeq	r0, r1, r0
    4d38:	0018a051 	andseq	sl, r8, r1, asr r0
    4d3c:	00191400 	andseq	r1, r9, r0, lsl #8
    4d40:	f3000400 	vshl.u8	d0, d0, d0
    4d44:	149f5101 	ldrne	r5, [pc], #257	; 4d4c <SVC_STACK_SIZE+0xd4c>
    4d48:	60000019 	andvs	r0, r0, r9, lsl r0
    4d4c:	01000019 	tsteq	r0, r9, lsl r0
    4d50:	19605100 	stmdbne	r0!, {r8, ip, lr}^
    4d54:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4d58:	00040000 	andeq	r0, r4, r0
    4d5c:	9f5101f3 	svcls	0x005101f3
    4d60:	000019a4 	andeq	r1, r0, r4, lsr #19
    4d64:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4d68:	00510001 	subseq	r0, r1, r1
    4d6c:	00000000 	andeq	r0, r0, r0
    4d70:	fc000000 	stc2	0, cr0, [r0], {-0}
    4d74:	8c000017 	stchi	0, cr0, [r0], {23}
    4d78:	01000018 	tsteq	r0, r8, lsl r0
    4d7c:	188c5200 	stmne	ip, {r9, ip, lr}
    4d80:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    4d84:	00040000 	andeq	r0, r4, r0
    4d88:	9f5201f3 	svcls	0x005201f3
    4d8c:	00001914 	andeq	r1, r0, r4, lsl r9
    4d90:	00001940 	andeq	r1, r0, r0, asr #18
    4d94:	40520001 	subsmi	r0, r2, r1
    4d98:	60000019 	andvs	r0, r0, r9, lsl r0
    4d9c:	02000019 	andeq	r0, r0, #25
    4da0:	604f9000 	subvs	r9, pc, r0
    4da4:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4da8:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4dac:	5201f300 	andpl	pc, r1, #0, 6
    4db0:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4db4:	0019b000 	andseq	fp, r9, r0
    4db8:	52000100 	andpl	r0, r0, #0, 2
	...
    4dc4:	000017fc 	strdeq	r1, [r0], -ip
    4dc8:	00001880 	andeq	r1, r0, r0, lsl #17
    4dcc:	80530001 	subshi	r0, r3, r1
    4dd0:	a0000018 	andge	r0, r0, r8, lsl r0
    4dd4:	02000018 	andeq	r0, r0, #24
    4dd8:	a04f9000 	subge	r9, pc, r0
    4ddc:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    4de0:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4de4:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4de8:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4dec:	00192c00 	andseq	r2, r9, r0, lsl #24
    4df0:	53000100 	movwpl	r0, #256	; 0x100
    4df4:	0000192c 	andeq	r1, r0, ip, lsr #18
    4df8:	000019a4 	andeq	r1, r0, r4, lsr #19
    4dfc:	01f30004 	mvnseq	r0, r4
    4e00:	19a49f53 	stmibne	r4!, {r0, r1, r4, r6, r8, r9, sl, fp, ip, pc}
    4e04:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4e08:	00010000 	andeq	r0, r1, r0
    4e0c:	00000053 	andeq	r0, r0, r3, asr r0
    4e10:	00000000 	andeq	r0, r0, r0
    4e14:	0017fc00 	andseq	pc, r7, r0, lsl #24
    4e18:	00180400 	andseq	r0, r8, r0, lsl #8
    4e1c:	91000200 	mrsls	r0, R8_usr
    4e20:	00180400 	andseq	r0, r8, r0, lsl #8
    4e24:	00190c00 	andseq	r0, r9, r0, lsl #24
    4e28:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    4e2c:	00191404 	andseq	r1, r9, r4, lsl #8
    4e30:	0019b000 	andseq	fp, r9, r0
    4e34:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    4e38:	00000004 	andeq	r0, r0, r4
    4e3c:	00000000 	andeq	r0, r0, r0
    4e40:	00181800 	andseq	r1, r8, r0, lsl #16
    4e44:	00197000 	andseq	r7, r9, r0
    4e48:	90000500 	andls	r0, r0, r0, lsl #10
    4e4c:	08930290 	ldmeq	r3, {r4, r7, r9}
    4e50:	00001980 	andeq	r1, r0, r0, lsl #19
    4e54:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4e58:	90900005 	addsls	r0, r0, r5
    4e5c:	00089302 	andeq	r9, r8, r2, lsl #6
    4e60:	00000000 	andeq	r0, r0, r0
    4e64:	40000000 	andmi	r0, r0, r0
    4e68:	78000018 	stmdavc	r0, {r3, r4}
    4e6c:	05000018 	streq	r0, [r0, #-24]	; 0xffffffe8
    4e70:	02949000 	addseq	r9, r4, #0
    4e74:	18780893 	ldmdane	r8!, {r0, r1, r4, r7, fp}^
    4e78:	18800000 	stmne	r0, {}	; <UNPREDICTABLE>
    4e7c:	000a0000 	andeq	r0, sl, r0
    4e80:	00710073 	rsbseq	r0, r1, r3, ror r0
    4e84:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4e88:	18809f25 	stmne	r0, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    4e8c:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    4e90:	000b0000 	andeq	r0, fp, r0
    4e94:	71004f92 			; <UNDEFINED> instruction: 0x71004f92
    4e98:	2cf71c00 	ldclcs	12, cr1, [r7]
    4e9c:	a09f25f7 			; <UNDEFINED> instruction: 0xa09f25f7
    4ea0:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    4ea4:	0c000019 	stceq	0, cr0, [r0], {25}
    4ea8:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4eac:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    4eb0:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4eb4:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4eb8:	00195c00 	andseq	r5, r9, r0, lsl #24
    4ebc:	90000500 	andls	r0, r0, r0, lsl #10
    4ec0:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    4ec4:	0000195c 	andeq	r1, r0, ip, asr r9
    4ec8:	00001960 	andeq	r1, r0, r0, ror #18
    4ecc:	01f3000b 	mvnseq	r0, fp
    4ed0:	1c007153 	stfnes	f7, [r0], {83}	; 0x53
    4ed4:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4ed8:	0019609f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    4edc:	0019a400 	andseq	sl, r9, r0, lsl #8
    4ee0:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    4ee4:	01f35301 	mvnseq	r5, r1, lsl #6
    4ee8:	2cf71c51 	ldclcs	12, cr1, [r7], #324	; 0x144
    4eec:	a49f25f7 	ldrge	r2, [pc], #1527	; 4ef4 <SVC_STACK_SIZE+0xef4>
    4ef0:	a8000019 	stmdage	r0, {r0, r3, r4}
    4ef4:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    4ef8:	02949000 	addseq	r9, r4, #0
    4efc:	19a80893 	stmibne	r8!, {r0, r1, r4, r7, fp}
    4f00:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4f04:	000a0000 	andeq	r0, sl, r0
    4f08:	00710073 	rsbseq	r0, r1, r3, ror r0
    4f0c:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4f10:	00009f25 	andeq	r9, r0, r5, lsr #30
    4f14:	00000000 	andeq	r0, r0, r0
    4f18:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    4f1c:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    4f20:	00050000 	andeq	r0, r5, r0
    4f24:	93029590 	movwls	r9, #9616	; 0x2590
    4f28:	0018e008 	andseq	lr, r8, r8
    4f2c:	00191400 	andseq	r1, r9, r0, lsl #8
    4f30:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    4f34:	01f35201 	mvnseq	r5, r1, lsl #4
    4f38:	2cf71c50 	ldclcs	12, cr1, [r7], #320	; 0x140
    4f3c:	149f25f7 	ldrne	r2, [pc], #1527	; 4f44 <SVC_STACK_SIZE+0xf44>
    4f40:	48000019 	stmdami	r0, {r0, r3, r4}
    4f44:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    4f48:	02959000 	addseq	r9, r5, #0
    4f4c:	19480893 	stmdbne	r8, {r0, r1, r4, r7, fp}^
    4f50:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    4f54:	00070000 	andeq	r0, r7, r0
    4f58:	2cf7007c 	ldclcs	0, cr0, [r7], #496	; 0x1f0
    4f5c:	609f25f7 			; <UNDEFINED> instruction: 0x609f25f7
    4f60:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4f64:	0c000019 	stceq	0, cr0, [r0], {25}
    4f68:	5201f300 	andpl	pc, r1, #0, 6
    4f6c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
    4f70:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4f74:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4f78:	0019b000 	andseq	fp, r9, r0
    4f7c:	90000500 	andls	r0, r0, r0, lsl #10
    4f80:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
	...
    4f8c:	0000195c 	andeq	r1, r0, ip, asr r9
    4f90:	000019a4 	andeq	r1, r0, r4, lsr #19
    4f94:	94900005 	ldrls	r0, [r0], #5
    4f98:	a4089302 	strge	r9, [r8], #-770	; 0xfffffcfe
    4f9c:	b0000019 	andlt	r0, r0, r9, lsl r0
    4fa0:	0a000019 	beq	500c <SVC_STACK_SIZE+0x100c>
    4fa4:	00089e00 	andeq	r9, r8, r0, lsl #28
    4fa8:	00000000 	andeq	r0, r0, r0
    4fac:	00bff000 	adcseq	pc, pc, r0
    4fb0:	00000000 	andeq	r0, r0, r0
    4fb4:	90000000 	andls	r0, r0, r0
    4fb8:	e0000018 	and	r0, r0, r8, lsl r0
    4fbc:	05000018 	streq	r0, [r0, #-24]	; 0xffffffe8
    4fc0:	02949000 	addseq	r9, r4, #0
    4fc4:	195c0893 	ldmdbne	ip, {r0, r1, r4, r7, fp}^
    4fc8:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4fcc:	00050000 	andeq	r0, r5, r0
    4fd0:	93029390 	movwls	r9, #9104	; 0x2390
    4fd4:	00000008 	andeq	r0, r0, r8
    4fd8:	00000000 	andeq	r0, r0, r0
    4fdc:	00191400 	andseq	r1, r9, r0, lsl #8
    4fe0:	00192400 	andseq	r2, r9, r0, lsl #8
    4fe4:	90000500 	andls	r0, r0, r0, lsl #10
    4fe8:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
	...
    4ff4:	000018a0 	andeq	r1, r0, r0, lsr #17
    4ff8:	000018e0 	andeq	r1, r0, r0, ror #17
    4ffc:	00540001 	subseq	r0, r4, r1
    5000:	00000000 	andeq	r0, r0, r0
    5004:	a0000000 	andge	r0, r0, r0
    5008:	ac000018 	stcge	0, cr0, [r0], {24}
    500c:	09000018 	stmdbeq	r0, {r3, r4}
    5010:	0290f500 	addseq	pc, r0, #0, 10
    5014:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    5018:	00009f00 	andeq	r9, r0, r0, lsl #30
    501c:	00000000 	andeq	r0, r0, r0
    5020:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    5024:	18d00000 	ldmne	r0, {}^	; <UNPREDICTABLE>
    5028:	00090000 	andeq	r0, r9, r0
    502c:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    5030:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    5034:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5038:	00000000 	andeq	r0, r0, r0
    503c:	0018e000 	andseq	lr, r8, r0
    5040:	00191000 	andseq	r1, r9, r0
    5044:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    5050:	000018e0 	andeq	r1, r0, r0, ror #17
    5054:	00001914 	andeq	r1, r0, r4, lsl r9
    5058:	90f50009 	rscsls	r0, r5, r9
    505c:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    5060:	009f00f7 	ldrsheq	r0, [pc], r7
    5064:	00000000 	andeq	r0, r0, r0
    5068:	e0000000 	and	r0, r0, r0
    506c:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    5070:	09000019 	stmdbeq	r0, {r0, r3, r4}
    5074:	0291f500 	addseq	pc, r1, #0, 10
    5078:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    507c:	00009f00 	andeq	r9, r0, r0, lsl #30
    5080:	00000000 	andeq	r0, r0, r0
    5084:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    5088:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    508c:	00010000 	andeq	r0, r1, r0
    5090:	00000054 	andeq	r0, r0, r4, asr r0
    5094:	00000000 	andeq	r0, r0, r0
    5098:	00196000 	andseq	r6, r9, r0
    509c:	00197000 	andseq	r7, r9, r0
    50a0:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    50a4:	f7250290 			; <UNDEFINED> instruction: 0xf7250290
    50a8:	9f00f72c 	svcls	0x0000f72c
	...
    50b4:	00001960 	andeq	r1, r0, r0, ror #18
    50b8:	00001980 	andeq	r1, r0, r0, lsl #19
    50bc:	91f50009 	mvnsls	r0, r9
    50c0:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    50c4:	009f00f7 	ldrsheq	r0, [pc], r7
    50c8:	00000000 	andeq	r0, r0, r0
    50cc:	a4000000 	strge	r0, [r0], #-0
    50d0:	a8000019 	stmdage	r0, {r0, r3, r4}
    50d4:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    50d8:	02949000 	addseq	r9, r4, #0
    50dc:	19a80893 	stmibne	r8!, {r0, r1, r4, r7, fp}
    50e0:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    50e4:	000a0000 	andeq	r0, sl, r0
    50e8:	00710073 	rsbseq	r0, r1, r3, ror r0
    50ec:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    50f0:	00009f25 	andeq	r9, r0, r5, lsr #30
    50f4:	00000000 	andeq	r0, r0, r0
    50f8:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    50fc:	19f00000 	ldmibne	r0!, {}^	; <UNPREDICTABLE>
    5100:	00010000 	andeq	r0, r1, r0
    5104:	0019f050 	andseq	pc, r9, r0, asr r0	; <UNPREDICTABLE>
    5108:	001a2c00 	andseq	r2, sl, r0, lsl #24
    510c:	91000300 	mrsls	r0, LR_irq
    5110:	1a2c7d88 	bne	b24738 <STACK_SIZE+0x324738>
    5114:	1be80000 	blne	ffa0511c <IRQ_STACK_BASE+0xbba0511c>
    5118:	00040000 	andeq	r0, r4, r0
    511c:	9f5001f3 	svcls	0x005001f3
	...
    5128:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    512c:	000019f4 	strdeq	r1, [r0], -r4
    5130:	f4510001 			; <UNDEFINED> instruction: 0xf4510001
    5134:	e8000019 	stmda	r0, {r0, r3, r4}
    5138:	0300001b 	movweq	r0, #27
    513c:	7cf89100 	ldfvcp	f1, [r8]
	...
    5148:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    514c:	000019d8 	ldrdeq	r1, [r0], -r8
    5150:	d8520001 	ldmdale	r2, {r0}^
    5154:	e8000019 	stmda	r0, {r0, r3, r4}
    5158:	0300001b 	movweq	r0, #27
    515c:	7d989100 	ldfvcd	f1, [r8]
	...
    5168:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    516c:	00001a0f 	andeq	r1, r0, pc, lsl #20
    5170:	0f530001 	svceq	0x00530001
    5174:	e800001a 	stmda	r0, {r1, r3, r4}
    5178:	0300001b 	movweq	r0, #27
    517c:	7d949100 	ldfvcd	f1, [r4]
	...
    5188:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    518c:	000019b4 			; <UNDEFINED> instruction: 0x000019b4
    5190:	00910002 	addseq	r0, r1, r2
    5194:	000019b4 			; <UNDEFINED> instruction: 0x000019b4
    5198:	000019c4 	andeq	r1, r0, r4, asr #19
    519c:	007c0002 	rsbseq	r0, ip, r2
    51a0:	000019c4 	andeq	r1, r0, r4, asr #19
    51a4:	00001be8 	andeq	r1, r0, r8, ror #23
    51a8:	00910002 	addseq	r0, r1, r2
	...
    51b4:	00001a10 	andeq	r1, r0, r0, lsl sl
    51b8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    51bc:	d0910004 	addsle	r0, r1, r4
    51c0:	1a1c9f7d 	bne	72cfbc <IRQ_STACK_SIZE+0x724fbc>
    51c4:	1a440000 	bne	11051cc <STACK_SIZE+0x9051cc>
    51c8:	00010000 	andeq	r0, r1, r0
    51cc:	001a4456 	andseq	r4, sl, r6, asr r4
    51d0:	001a5000 	andseq	r5, sl, r0
    51d4:	5c000100 	stfpls	f0, [r0], {-0}
    51d8:	00001a50 	andeq	r1, r0, r0, asr sl
    51dc:	00001a94 	muleq	r0, r4, sl
    51e0:	94560001 	ldrbls	r0, [r6], #-1
    51e4:	a000001a 	andge	r0, r0, sl, lsl r0
    51e8:	0100001a 	tsteq	r0, sl, lsl r0
    51ec:	1aa05c00 	bne	fe81c1f4 <IRQ_STACK_BASE+0xba81c1f4>
    51f0:	1be80000 	blne	ffa051f8 <IRQ_STACK_BASE+0xbba051f8>
    51f4:	00030000 	andeq	r0, r3, r0
    51f8:	007cf491 			; <UNDEFINED> instruction: 0x007cf491
    51fc:	00000000 	andeq	r0, r0, r0
    5200:	10000000 	andne	r0, r0, r0
    5204:	e000001a 	and	r0, r0, sl, lsl r0
    5208:	0300001b 	movweq	r0, #27
    520c:	7d889100 	stfvcd	f1, [r8]
    5210:	00001be0 	andeq	r1, r0, r0, ror #23
    5214:	00001be4 	andeq	r1, r0, r4, ror #23
    5218:	e4560001 	ldrb	r0, [r6], #-1
    521c:	e800001b 	stmda	r0, {r0, r1, r3, r4}
    5220:	0300001b 	movweq	r0, #27
    5224:	7d889100 	stfvcd	f1, [r8]
	...
    5230:	00001a44 	andeq	r1, r0, r4, asr #20
    5234:	00001a48 	andeq	r1, r0, r8, asr #20
    5238:	48550001 	ldmdami	r5, {r0}^
    523c:	5000001a 	andpl	r0, r0, sl, lsl r0
    5240:	0500001a 	streq	r0, [r0, #-26]	; 0xffffffe6
    5244:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    5248:	1a509f24 	bne	142cee0 <STACK_SIZE+0xc2cee0>
    524c:	1a5c0000 	bne	1705254 <STACK_SIZE+0xf05254>
    5250:	000d0000 	andeq	r0, sp, r0
    5254:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    5258:	01947f76 	orrseq	r7, r4, r6, ror pc
    525c:	211aff08 	tstcs	sl, r8, lsl #30
    5260:	001a949f 	mulseq	sl, pc, r4	; <UNPREDICTABLE>
    5264:	001ab400 	andseq	fp, sl, r0, lsl #8
    5268:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    5274:	00001a94 	muleq	r0, r4, sl
    5278:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    527c:	00550001 	subseq	r0, r5, r1
    5280:	00000000 	andeq	r0, r0, r0
    5284:	94000000 	strls	r0, [r0], #-0
    5288:	e000001a 	and	r0, r0, sl, lsl r0
    528c:	0300001b 	movweq	r0, #27
    5290:	7d889100 	stfvcd	f1, [r8]
	...
    529c:	00001af8 	strdeq	r1, [r0], -r8
    52a0:	00001b14 	andeq	r1, r0, r4, lsl fp
    52a4:	8091000b 	addshi	r0, r1, fp
    52a8:	9101947d 	tstls	r1, sp, ror r4
    52ac:	4b231c7c 	blmi	8cc4a4 <STACK_SIZE+0xcc4a4>
    52b0:	001bbc9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    52b4:	001be800 	andseq	lr, fp, r0, lsl #16
    52b8:	91000b00 	tstls	r0, r0, lsl #22
    52bc:	01947d80 	orrseq	r7, r4, r0, lsl #27
    52c0:	231c7c91 	tstcs	ip, #37120	; 0x9100
    52c4:	00009f4b 	andeq	r9, r0, fp, asr #30
    52c8:	00000000 	andeq	r0, r0, r0
    52cc:	1af80000 	bne	ffe052d4 <IRQ_STACK_BASE+0xbbe052d4>
    52d0:	1b180000 	blne	6052d8 <IRQ_STACK_SIZE+0x5fd2d8>
    52d4:	00020000 	andeq	r0, r2, r0
    52d8:	1b189f30 	blne	62cfa0 <IRQ_STACK_SIZE+0x624fa0>
    52dc:	1b2c0000 	blne	b052e4 <STACK_SIZE+0x3052e4>
    52e0:	000b0000 	andeq	r0, fp, r0
    52e4:	947d9c91 	ldrbtls	r9, [sp], #-3217	; 0xfffff36f
    52e8:	1c7c9101 	ldfnep	f1, [ip], #-4
    52ec:	a89f5523 	ldmge	pc, {r0, r1, r5, r8, sl, ip, lr}	; <UNPREDICTABLE>
    52f0:	e800001b 	stmda	r0, {r0, r1, r3, r4}
    52f4:	0b00001b 	bleq	5368 <SVC_STACK_SIZE+0x1368>
    52f8:	7d9c9100 	ldfvcd	f1, [ip]
    52fc:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    5300:	9f55231c 	svcls	0x0055231c
	...
    530c:	00001b38 	andeq	r1, r0, r8, lsr fp
    5310:	00001b4c 	andeq	r1, r0, ip, asr #22
    5314:	9f300002 	svcls	0x00300002
    5318:	00001b4c 	andeq	r1, r0, ip, asr #22
    531c:	00001b98 	muleq	r0, r8, fp
    5320:	98570001 	ldmdals	r7, {r0}^
    5324:	9c00001b 	stcls	0, cr0, [r0], {27}
    5328:	0300001b 	movweq	r0, #27
    532c:	9f7f7700 	svcls	0x007f7700
    5330:	00001b9c 	muleq	r0, ip, fp
    5334:	00001ba8 	andeq	r1, r0, r8, lsr #23
    5338:	00570001 	subseq	r0, r7, r1
    533c:	00000000 	andeq	r0, r0, r0
    5340:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5344:	6000001b 	andvs	r0, r0, fp, lsl r0
    5348:	0200001b 	andeq	r0, r0, #27
    534c:	609f3000 	addsvs	r3, pc, r0
    5350:	6c00001b 	stcvs	0, cr0, [r0], {27}
    5354:	0100001b 	tsteq	r0, fp, lsl r0
    5358:	1b6c5300 	blne	1b19f60 <STACK_SIZE+0x1319f60>
    535c:	1b700000 	blne	1c05364 <STACK_SIZE+0x1405364>
    5360:	00030000 	andeq	r0, r3, r0
    5364:	709f7f73 	addsvc	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    5368:	9400001b 	strls	r0, [r0], #-27	; 0xffffffe5
    536c:	0100001b 	tsteq	r0, fp, lsl r0
    5370:	00005300 	andeq	r5, r0, r0, lsl #6
    5374:	00000000 	andeq	r0, r0, r0
    5378:	1b380000 	blne	e05380 <STACK_SIZE+0x605380>
    537c:	1b480000 	blne	1205384 <STACK_SIZE+0xa05384>
    5380:	00010000 	andeq	r0, r1, r0
    5384:	001b4856 	andseq	r4, fp, r6, asr r8
    5388:	001b4c00 	andseq	r4, fp, r0, lsl #24
    538c:	91001300 	mrsls	r1, LR_irq
    5390:	7c067d94 	stcvc	13, cr7, [r6], {148}	; 0x94
    5394:	73007000 	movwvc	r7, #0
    5398:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    539c:	16000128 	strne	r0, [r0], -r8, lsr #2
    53a0:	1b4c9f13 	blne	132cff4 <STACK_SIZE+0xb2cff4>
    53a4:	1be80000 	blne	ffa053ac <IRQ_STACK_BASE+0xbba053ac>
    53a8:	001e0000 	andseq	r0, lr, r0
    53ac:	067d9491 			; <UNDEFINED> instruction: 0x067d9491
    53b0:	067d9891 			; <UNDEFINED> instruction: 0x067d9891
    53b4:	067d9c91 			; <UNDEFINED> instruction: 0x067d9c91
    53b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    53bc:	7d90911a 	ldfvcd	f1, [r0, #104]	; 0x68
    53c0:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    53c4:	16000128 	strne	r0, [r0], -r8, lsr #2
    53c8:	00009f13 	andeq	r9, r0, r3, lsl pc
    53cc:	00000000 	andeq	r0, r0, r0
    53d0:	1b600000 	blne	18053d8 <STACK_SIZE+0x10053d8>
    53d4:	1b680000 	blne	1a053dc <STACK_SIZE+0x12053dc>
    53d8:	00060000 	andeq	r0, r6, r0
    53dc:	00750072 	rsbseq	r0, r5, r2, ror r0
    53e0:	1b689f22 	blne	1a2d070 <STACK_SIZE+0x122d070>
    53e4:	1b840000 	blne	fe1053ec <IRQ_STACK_BASE+0xba1053ec>
    53e8:	00010000 	andeq	r0, r1, r0
    53ec:	00000051 	andeq	r0, r0, r1, asr r0
    53f0:	00000000 	andeq	r0, r0, r0
    53f4:	00008c00 	andeq	r8, r0, r0, lsl #24
    53f8:	0000a700 	andeq	sl, r0, r0, lsl #14
    53fc:	50000100 	andpl	r0, r0, r0, lsl #2
    5400:	000000a7 	andeq	r0, r0, r7, lsr #1
    5404:	000000b8 	strheq	r0, [r0], -r8
    5408:	b8540001 	ldmdalt	r4, {r0}^
    540c:	bb000000 	bllt	5414 <SVC_STACK_SIZE+0x1414>
    5410:	01000000 	mrseq	r0, (UNDEF: 0)
    5414:	00bb5000 	adcseq	r5, fp, r0
    5418:	00bc0000 	adcseq	r0, ip, r0
    541c:	00040000 	andeq	r0, r4, r0
    5420:	9f5001f3 	svcls	0x005001f3
    5424:	000000bc 	strheq	r0, [r0], -ip
    5428:	000000cc 	andeq	r0, r0, ip, asr #1
    542c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5430:	30000000 	andcc	r0, r0, r0
    5434:	01000001 	tsteq	r0, r1
    5438:	01305400 	teqeq	r0, r0, lsl #8
    543c:	01340000 	teqeq	r4, r0
    5440:	00040000 	andeq	r0, r4, r0
    5444:	9f5001f3 	svcls	0x005001f3
	...
    5450:	00000024 	andeq	r0, r0, r4, lsr #32
    5454:	0000002c 	andeq	r0, r0, ip, lsr #32
    5458:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    545c:	40000000 	andmi	r0, r0, r0
    5460:	04000000 	streq	r0, [r0], #-0
    5464:	5001f300 	andpl	pc, r1, r0, lsl #6
    5468:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5474:	00002800 	andeq	r2, r0, r0, lsl #16
    5478:	50000100 	andpl	r0, r0, r0, lsl #2
    547c:	00000028 	andeq	r0, r0, r8, lsr #32
    5480:	0000004c 	andeq	r0, r0, ip, asr #32
    5484:	01f30004 	mvnseq	r0, r4
    5488:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5494:	00040000 	andeq	r0, r4, r0
    5498:	00010000 	andeq	r0, r1, r0
    549c:	00000451 	andeq	r0, r0, r1, asr r4
    54a0:	00000c00 	andeq	r0, r0, r0, lsl #24
    54a4:	71000400 	tstvc	r0, r0, lsl #8
    54a8:	0c9f7c84 	ldceq	12, cr7, [pc], {132}	; 0x84
    54ac:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    54b0:	04000000 	streq	r0, [r0], #-0
    54b4:	7c817100 	stfvcs	f7, [r1], {0}
    54b8:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    54bc:	00004c00 	andeq	r4, r0, r0, lsl #24
    54c0:	f3000400 	vshl.u8	d0, d0, d0
    54c4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    54d0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    54d4:	01000000 	mrseq	r0, (UNDEF: 0)
    54d8:	00285200 	eoreq	r5, r8, r0, lsl #4
    54dc:	004c0000 	subeq	r0, ip, r0
    54e0:	00010000 	andeq	r0, r1, r0
    54e4:	00000055 	andeq	r0, r0, r5, asr r0
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	00001c00 	andeq	r1, r0, r0, lsl #24
    54f0:	00002800 	andeq	r2, r0, r0, lsl #16
    54f4:	50000100 	andpl	r0, r0, r0, lsl #2
    54f8:	00000028 	andeq	r0, r0, r8, lsr #32
    54fc:	00000038 	andeq	r0, r0, r8, lsr r0
    5500:	38540001 	ldmdacc	r4, {r0}^
    5504:	3b000000 	blcc	550c <SVC_STACK_SIZE+0x150c>
    5508:	01000000 	mrseq	r0, (UNDEF: 0)
    550c:	003b5000 	eorseq	r5, fp, r0
    5510:	00440000 	subeq	r0, r4, r0
    5514:	00030000 	andeq	r0, r3, r0
    5518:	449f7f74 	ldrmi	r7, [pc], #3956	; 5520 <SVC_STACK_SIZE+0x1520>
    551c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5520:	01000000 	mrseq	r0, (UNDEF: 0)
    5524:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    5530:	00140000 	andseq	r0, r4, r0
    5534:	00010000 	andeq	r0, r1, r0
    5538:	00001450 	andeq	r1, r0, r0, asr r4
    553c:	00002c00 	andeq	r2, r0, r0, lsl #24
    5540:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    554c:	0000002c 	andeq	r0, r0, ip, lsr #32
    5550:	00000040 	andeq	r0, r0, r0, asr #32
    5554:	40500001 	subsmi	r0, r0, r1
    5558:	a4000000 	strge	r0, [r0], #-0
    555c:	01000000 	mrseq	r0, (UNDEF: 0)
    5560:	00005400 	andeq	r5, r0, r0, lsl #8
    5564:	00000000 	andeq	r0, r0, r0
    5568:	00380000 	eorseq	r0, r8, r0
    556c:	00400000 	subeq	r0, r0, r0
    5570:	00010000 	andeq	r0, r1, r0
    5574:	00004050 	andeq	r4, r0, r0, asr r0
    5578:	0000a400 	andeq	sl, r0, r0, lsl #8
    557c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    5588:	00000054 	andeq	r0, r0, r4, asr r0
    558c:	0000005c 	andeq	r0, r0, ip, asr r0
    5590:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5594:	a4000000 	strge	r0, [r0], #-0
    5598:	01000000 	mrseq	r0, (UNDEF: 0)
    559c:	00005300 	andeq	r5, r0, r0, lsl #6
    55a0:	00000000 	andeq	r0, r0, r0
    55a4:	00300000 	eorseq	r0, r0, r0
    55a8:	00500000 	subseq	r0, r0, r0
    55ac:	00010000 	andeq	r0, r1, r0
    55b0:	00005050 	andeq	r5, r0, r0, asr r0
    55b4:	0000bc00 	andeq	fp, r0, r0, lsl #24
    55b8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    55c4:	00000030 	andeq	r0, r0, r0, lsr r0
    55c8:	00000067 	andeq	r0, r0, r7, rrx
    55cc:	67510001 	ldrbvs	r0, [r1, -r1]
    55d0:	94000000 	strls	r0, [r0], #-0
    55d4:	01000000 	mrseq	r0, (UNDEF: 0)
    55d8:	00945600 	addseq	r5, r4, r0, lsl #12
    55dc:	00bc0000 	adcseq	r0, ip, r0
    55e0:	00040000 	andeq	r0, r4, r0
    55e4:	9f5101f3 	svcls	0x005101f3
	...
    55f0:	00000030 	andeq	r0, r0, r0, lsr r0
    55f4:	00000060 	andeq	r0, r0, r0, rrx
    55f8:	60520001 	subsvs	r0, r2, r1
    55fc:	bc000000 	stclt	0, cr0, [r0], {-0}
    5600:	01000000 	mrseq	r0, (UNDEF: 0)
    5604:	00005700 	andeq	r5, r0, r0, lsl #14
	...
    5610:	001c0000 	andseq	r0, ip, r0
    5614:	00010000 	andeq	r0, r1, r0
    5618:	00001c50 	andeq	r1, r0, r0, asr ip
    561c:	00003000 	andeq	r3, r0, r0
    5620:	71000300 	mrsvc	r0, LR_irq
    5624:	00309f79 	eorseq	r9, r0, r9, ror pc
    5628:	004c0000 	subeq	r0, ip, r0
    562c:	00040000 	andeq	r0, r4, r0
    5630:	9f5001f3 	svcls	0x005001f3
	...
    563c:	0000002c 	andeq	r0, r0, ip, lsr #32
    5640:	00000044 	andeq	r0, r0, r4, asr #32
    5644:	00500001 	subseq	r0, r0, r1
    5648:	00000000 	andeq	r0, r0, r0
    564c:	0c000000 	stceq	0, cr0, [r0], {-0}
    5650:	38000007 	stmdacc	r0, {r0, r1, r2}
    5654:	01000007 	tsteq	r0, r7
    5658:	07385000 	ldreq	r5, [r8, -r0]!
    565c:	07940000 	ldreq	r0, [r4, r0]
    5660:	00040000 	andeq	r0, r4, r0
    5664:	9f5001f3 	svcls	0x005001f3
	...
    5670:	00000854 	andeq	r0, r0, r4, asr r8
    5674:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    5678:	bf500001 	svclt	0x00500001
    567c:	c0000008 	andgt	r0, r0, r8
    5680:	04000008 	streq	r0, [r0], #-8
    5684:	5001f300 	andpl	pc, r1, r0, lsl #6
    5688:	0008c09f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
    568c:	0008c400 	andeq	ip, r8, r0, lsl #8
    5690:	50000100 	andpl	r0, r0, r0, lsl #2
    5694:	000008c4 	andeq	r0, r0, r4, asr #17
    5698:	00000934 	andeq	r0, r0, r4, lsr r9
    569c:	01f30004 	mvnseq	r0, r4
    56a0:	00009f50 	andeq	r9, r0, r0, asr pc
    56a4:	00000000 	andeq	r0, r0, r0
    56a8:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
    56ac:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
    56b0:	00010000 	andeq	r0, r1, r0
    56b4:	00000052 	andeq	r0, r0, r2, asr r0
    56b8:	00000000 	andeq	r0, r0, r0
    56bc:	000a8c00 	andeq	r8, sl, r0, lsl #24
    56c0:	000ac000 	andeq	ip, sl, r0
    56c4:	50000100 	andpl	r0, r0, r0, lsl #2
    56c8:	00000ac0 	andeq	r0, r0, r0, asr #21
    56cc:	00000b9c 	muleq	r0, ip, fp
    56d0:	01f30004 	mvnseq	r0, r4
    56d4:	00009f50 	andeq	r9, r0, r0, asr pc
    56d8:	00000000 	andeq	r0, r0, r0
    56dc:	0a8c0000 	beq	fe3056e4 <IRQ_STACK_BASE+0xba3056e4>
    56e0:	0b080000 	bleq	2056e8 <IRQ_STACK_SIZE+0x1fd6e8>
    56e4:	00010000 	andeq	r0, r1, r0
    56e8:	000b0851 	andeq	r0, fp, r1, asr r8
    56ec:	000b2c00 	andeq	r2, fp, r0, lsl #24
    56f0:	71000300 	mrsvc	r0, LR_irq
    56f4:	0b689f01 	bleq	1a2d300 <STACK_SIZE+0x122d300>
    56f8:	0b6c0000 	bleq	1b05700 <STACK_SIZE+0x1305700>
    56fc:	00010000 	andeq	r0, r1, r0
    5700:	000b6c51 	andeq	r6, fp, r1, asr ip
    5704:	000b7000 	andeq	r7, fp, r0
    5708:	71000300 	mrsvc	r0, LR_irq
    570c:	00009f01 	andeq	r9, r0, r1, lsl #30
    5710:	00000000 	andeq	r0, r0, r0
    5714:	0a8c0000 	beq	fe30571c <IRQ_STACK_BASE+0xba30571c>
    5718:	0aa40000 	beq	fe905720 <IRQ_STACK_BASE+0xba905720>
    571c:	00010000 	andeq	r0, r1, r0
    5720:	000aa452 	andeq	sl, sl, r2, asr r4
    5724:	000b3000 	andeq	r3, fp, r0
    5728:	53000100 	movwpl	r0, #256	; 0x100
    572c:	00000b30 	andeq	r0, r0, r0, lsr fp
    5730:	00000b9c 	muleq	r0, ip, fp
    5734:	01f30004 	mvnseq	r0, r4
    5738:	00009f52 	andeq	r9, r0, r2, asr pc
    573c:	00000000 	andeq	r0, r0, r0
    5740:	0a9c0000 	beq	fe705748 <IRQ_STACK_BASE+0xba705748>
    5744:	0aa40000 	beq	fe90574c <IRQ_STACK_BASE+0xba90574c>
    5748:	00010000 	andeq	r0, r1, r0
    574c:	000aa452 	andeq	sl, sl, r2, asr r4
    5750:	000b7800 	andeq	r7, fp, r0, lsl #16
    5754:	53000100 	movwpl	r0, #256	; 0x100
	...
    5760:	00000b9c 	muleq	r0, ip, fp
    5764:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5768:	d0500001 	subsle	r0, r0, r1
    576c:	c000000b 	andgt	r0, r0, fp
    5770:	0400000c 	streq	r0, [r0], #-12
    5774:	5001f300 	andpl	pc, r1, r0, lsl #6
    5778:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    577c:	00000000 	andeq	r0, r0, r0
    5780:	000b9c00 	andeq	r9, fp, r0, lsl #24
    5784:	000c1800 	andeq	r1, ip, r0, lsl #16
    5788:	51000100 	mrspl	r0, (UNDEF: 16)
    578c:	00000c18 	andeq	r0, r0, r8, lsl ip
    5790:	00000c3c 	andeq	r0, r0, ip, lsr ip
    5794:	01710003 	cmneq	r1, r3
    5798:	000c789f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    579c:	000c7c00 	andeq	r7, ip, r0, lsl #24
    57a0:	51000100 	mrspl	r0, (UNDEF: 16)
    57a4:	00000c7c 	andeq	r0, r0, ip, ror ip
    57a8:	00000c80 	andeq	r0, r0, r0, lsl #25
    57ac:	01710003 	cmneq	r1, r3
    57b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57b4:	00000000 	andeq	r0, r0, r0
    57b8:	000b9c00 	andeq	r9, fp, r0, lsl #24
    57bc:	000bb400 	andeq	fp, fp, r0, lsl #8
    57c0:	52000100 	andpl	r0, r0, #0, 2
    57c4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    57c8:	00000c40 	andeq	r0, r0, r0, asr #24
    57cc:	40530001 	subsmi	r0, r3, r1
    57d0:	c000000c 	andgt	r0, r0, ip
    57d4:	0400000c 	streq	r0, [r0], #-12
    57d8:	5201f300 	andpl	pc, r1, #0, 6
    57dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57e0:	00000000 	andeq	r0, r0, r0
    57e4:	000bac00 	andeq	sl, fp, r0, lsl #24
    57e8:	000bb400 	andeq	fp, fp, r0, lsl #8
    57ec:	52000100 	andpl	r0, r0, #0, 2
    57f0:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    57f4:	00000c6c 	andeq	r0, r0, ip, ror #24
    57f8:	6c530001 	mrrcvs	0, 0, r0, r3, cr1
    57fc:	7400000c 	strvc	r0, [r0], #-12
    5800:	0300000c 	movweq	r0, #12
    5804:	9f7c7300 	svcls	0x007c7300
    5808:	00000c74 	andeq	r0, r0, r4, ror ip
    580c:	00000c88 	andeq	r0, r0, r8, lsl #25
    5810:	00530001 	subseq	r0, r3, r1
	...
    581c:	14000000 	strne	r0, [r0], #-0
    5820:	01000000 	mrseq	r0, (UNDEF: 0)
    5824:	00145000 	andseq	r5, r4, r0
    5828:	00840000 	addeq	r0, r4, r0
    582c:	00040000 	andeq	r0, r4, r0
    5830:	9f5001f3 	svcls	0x005001f3
	...
    583c:	00000084 	andeq	r0, r0, r4, lsl #1
    5840:	000000a7 	andeq	r0, r0, r7, lsr #1
    5844:	a7500001 	ldrbge	r0, [r0, -r1]
    5848:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    584c:	04000000 	streq	r0, [r0], #-0
    5850:	5001f300 	andpl	pc, r1, r0, lsl #6
    5854:	0000a89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    5858:	0000c000 	andeq	ip, r0, r0
    585c:	50000100 	andpl	r0, r0, r0, lsl #2
    5860:	000000c0 	andeq	r0, r0, r0, asr #1
    5864:	0000013c 	andeq	r0, r0, ip, lsr r1
    5868:	01f30004 	mvnseq	r0, r4
    586c:	00009f50 	andeq	r9, r0, r0, asr pc
    5870:	00000000 	andeq	r0, r0, r0
    5874:	00840000 	addeq	r0, r4, r0
    5878:	009c0000 	addseq	r0, ip, r0
    587c:	00010000 	andeq	r0, r1, r0
    5880:	00009c51 	andeq	r9, r0, r1, asr ip
    5884:	0000a800 	andeq	sl, r0, r0, lsl #16
    5888:	f3000400 	vshl.u8	d0, d0, d0
    588c:	a89f5101 	ldmge	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    5890:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    5894:	01000000 	mrseq	r0, (UNDEF: 0)
    5898:	00c85100 	sbceq	r5, r8, r0, lsl #2
    589c:	013c0000 	teqeq	ip, r0
    58a0:	00040000 	andeq	r0, r4, r0
    58a4:	9f5101f3 	svcls	0x005101f3
	...
    58b4:	00000004 	andeq	r0, r0, r4
    58b8:	04500001 	ldrbeq	r0, [r0], #-1
    58bc:	d0000000 	andle	r0, r0, r0
    58c0:	04000000 	streq	r0, [r0], #-0
    58c4:	5001f300 	andpl	pc, r1, r0, lsl #6
    58c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58cc:	00000000 	andeq	r0, r0, r0
    58d0:	00008400 	andeq	r8, r0, r0, lsl #8
    58d4:	0000a000 	andeq	sl, r0, r0
    58d8:	90000800 	andls	r0, r0, r0, lsl #16
    58dc:	9004934e 	andls	r9, r4, lr, asr #6
    58e0:	a004934f 	andge	r9, r4, pc, asr #6
    58e4:	d0000000 	andle	r0, r0, r0
    58e8:	16000000 	strne	r0, [r0], -r0
    58ec:	0293f500 	addseq	pc, r3, #0, 10
    58f0:	0292f525 	addseq	pc, r2, #155189248	; 0x9400000
    58f4:	25f41b25 	ldrbcs	r1, [r4, #2853]!	; 0xb25
    58f8:	00000008 	andeq	r0, r0, r8
    58fc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    5900:	009f1c3f 	addseq	r1, pc, pc, lsr ip	; <UNPREDICTABLE>
    5904:	00000000 	andeq	r0, r0, r0
    5908:	24000000 	strcs	r0, [r0], #-0
    590c:	40000001 	andmi	r0, r0, r1
    5910:	01000001 	tsteq	r0, r1
    5914:	01405000 	mrseq	r5, (UNDEF: 64)
    5918:	01640000 	cmneq	r4, r0
    591c:	00030000 	andeq	r0, r3, r0
    5920:	649f0170 	ldrvs	r0, [pc], #368	; 5928 <SVC_STACK_SIZE+0x1928>
    5924:	6c000001 	stcvs	0, cr0, [r0], {1}
    5928:	01000001 	tsteq	r0, r1
    592c:	01745000 	cmneq	r4, r0
    5930:	01900000 	orrseq	r0, r0, r0
    5934:	00030000 	andeq	r0, r3, r0
    5938:	009f0170 	addseq	r0, pc, r0, ror r1	; <UNPREDICTABLE>
    593c:	00000000 	andeq	r0, r0, r0
    5940:	40000000 	andmi	r0, r0, r0
    5944:	64000001 	strvs	r0, [r0], #-1
    5948:	01000001 	tsteq	r0, r1
    594c:	01645c00 	cmneq	r4, r0, lsl #24
    5950:	016c0000 	cmneq	ip, r0
    5954:	00040000 	andeq	r0, r4, r0
    5958:	9f062073 	svcls	0x00062073
    595c:	00000174 	andeq	r0, r0, r4, ror r1
    5960:	00000190 	muleq	r0, r0, r1
    5964:	005c0001 	subseq	r0, ip, r1
    5968:	00000000 	andeq	r0, r0, r0
    596c:	bc000000 	stclt	0, cr0, [r0], {-0}
    5970:	d0000001 	andle	r0, r0, r1
    5974:	04000001 	streq	r0, [r0], #-1
    5978:	7dd89100 	ldfvcp	f1, [r8]
    597c:	0001d09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    5980:	0001d800 	andeq	sp, r1, r0, lsl #16
    5984:	5c000100 	stfpls	f0, [r0], {-0}
    5988:	000001d8 	ldrdeq	r0, [r0], -r8
    598c:	000001fc 	strdeq	r0, [r0], -ip
    5990:	017c0003 	cmneq	ip, r3
    5994:	0001fc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    5998:	00020400 	andeq	r0, r2, r0, lsl #8
    599c:	5c000100 	stfpls	f0, [r0], {-0}
    59a0:	0000020c 	andeq	r0, r0, ip, lsl #4
    59a4:	00000228 	andeq	r0, r0, r8, lsr #4
    59a8:	017c0003 	cmneq	ip, r3
    59ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59b0:	00000000 	andeq	r0, r0, r0
    59b4:	0001d800 	andeq	sp, r1, r0, lsl #16
    59b8:	0001fc00 	andeq	pc, r1, r0, lsl #24
    59bc:	50000100 	andpl	r0, r0, r0, lsl #2
    59c0:	000001fc 	strdeq	r0, [r0], -ip
    59c4:	00000204 	andeq	r0, r0, r4, lsl #4
    59c8:	20730004 	rsbscs	r0, r3, r4
    59cc:	020c9f06 	andeq	r9, ip, #6, 30
    59d0:	02280000 	eoreq	r0, r8, #0
    59d4:	00010000 	andeq	r0, r1, r0
    59d8:	00000050 	andeq	r0, r0, r0, asr r0
    59dc:	00000000 	andeq	r0, r0, r0
    59e0:	00026c00 	andeq	r6, r2, r0, lsl #24
    59e4:	00029400 	andeq	r9, r2, r0, lsl #8
    59e8:	50000100 	andpl	r0, r0, r0, lsl #2
    59ec:	00000294 	muleq	r0, r4, r2
    59f0:	000002e0 	andeq	r0, r0, r0, ror #5
    59f4:	e0560001 	subs	r0, r6, r1
    59f8:	38000002 	stmdacc	r0, {r1}
    59fc:	04000003 	streq	r0, [r0], #-3
    5a00:	5001f300 	andpl	pc, r1, r0, lsl #6
    5a04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5a08:	00000000 	andeq	r0, r0, r0
    5a0c:	00026c00 	andeq	r6, r2, r0, lsl #24
    5a10:	00029800 	andeq	r9, r2, r0, lsl #16
    5a14:	51000100 	mrspl	r0, (UNDEF: 16)
    5a18:	00000298 	muleq	r0, r8, r2
    5a1c:	00000300 	andeq	r0, r0, r0, lsl #6
    5a20:	00550001 	subseq	r0, r5, r1
    5a24:	04000003 	streq	r0, [r0], #-3
    5a28:	04000003 	streq	r0, [r0], #-3
    5a2c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a30:	0003049f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    5a34:	00033400 	andeq	r3, r3, r0, lsl #8
    5a38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5a3c:	00000334 	andeq	r0, r0, r4, lsr r3
    5a40:	00000338 	andeq	r0, r0, r8, lsr r3
    5a44:	01f30004 	mvnseq	r0, r4
    5a48:	00009f51 	andeq	r9, r0, r1, asr pc
    5a4c:	00000000 	andeq	r0, r0, r0
    5a50:	026c0000 	rsbeq	r0, ip, #0
    5a54:	02af0000 	adceq	r0, pc, #0
    5a58:	00010000 	andeq	r0, r1, r0
    5a5c:	0002af52 	andeq	sl, r2, r2, asr pc
    5a60:	0002d000 	andeq	sp, r2, r0
    5a64:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    5a68:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5a6c:	00000338 	andeq	r0, r0, r8, lsr r3
    5a70:	01f30004 	mvnseq	r0, r4
    5a74:	00009f52 	andeq	r9, r0, r2, asr pc
    5a78:	00000000 	andeq	r0, r0, r0
    5a7c:	03380000 	teqeq	r8, #0
    5a80:	03580000 	cmpeq	r8, #0
    5a84:	00010000 	andeq	r0, r1, r0
    5a88:	00035850 	andeq	r5, r3, r0, asr r8
    5a8c:	0003dc00 	andeq	sp, r3, r0, lsl #24
    5a90:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5a94:	000003dc 	ldrdeq	r0, [r0], -ip
    5a98:	000003e4 	andeq	r0, r0, r4, ror #7
    5a9c:	01750003 	cmneq	r5, r3
    5aa0:	0003e49f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    5aa4:	00043000 	andeq	r3, r4, r0
    5aa8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    5ab4:	0000034c 	andeq	r0, r0, ip, asr #6
    5ab8:	00000358 	andeq	r0, r0, r8, asr r3
    5abc:	58500001 	ldmdapl	r0, {r0}^
    5ac0:	30000003 	andcc	r0, r0, r3
    5ac4:	01000004 	tsteq	r0, r4
    5ac8:	00005600 	andeq	r5, r0, r0, lsl #12
    5acc:	00000000 	andeq	r0, r0, r0
    5ad0:	043c0000 	ldrteq	r0, [ip], #-0
    5ad4:	04440000 	strbeq	r0, [r4], #-0
    5ad8:	00030000 	andeq	r0, r3, r0
    5adc:	449f447b 	ldrmi	r4, [pc], #1147	; 5ae4 <SVC_STACK_SIZE+0x1ae4>
    5ae0:	30000004 	andcc	r0, r0, r4
    5ae4:	01000005 	tsteq	r0, r5
    5ae8:	05305600 	ldreq	r5, [r0, #-1536]!	; 0xfffffa00
    5aec:	05400000 	strbeq	r0, [r0, #-0]
    5af0:	00030000 	andeq	r0, r3, r0
    5af4:	409f457b 	addsmi	r4, pc, fp, ror r5	; <UNPREDICTABLE>
    5af8:	2c000005 	stccs	0, cr0, [r0], {5}
    5afc:	01000006 	tsteq	r0, r6
    5b00:	00005600 	andeq	r5, r0, r0, lsl #12
    5b04:	00000000 	andeq	r0, r0, r0
    5b08:	043c0000 	ldrteq	r0, [ip], #-0
    5b0c:	054c0000 	strbeq	r0, [ip, #-0]
    5b10:	00020000 	andeq	r0, r2, r0
    5b14:	054c9f3a 	strbeq	r9, [ip, #-3898]	; 0xfffff0c6
    5b18:	05740000 	ldrbeq	r0, [r4, #-0]!
    5b1c:	00010000 	andeq	r0, r1, r0
    5b20:	00057457 	andeq	r7, r5, r7, asr r4
    5b24:	00057800 	andeq	r7, r5, r0, lsl #16
    5b28:	40000200 	andmi	r0, r0, r0, lsl #4
    5b2c:	0005e89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    5b30:	00060800 	andeq	r0, r6, r0, lsl #16
    5b34:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    5b38:	00000608 	andeq	r0, r0, r8, lsl #12
    5b3c:	00000624 	andeq	r0, r0, r4, lsr #12
    5b40:	9f3a0002 	svcls	0x003a0002
    5b44:	00000624 	andeq	r0, r0, r4, lsr #12
    5b48:	0000062c 	andeq	r0, r0, ip, lsr #12
    5b4c:	00570001 	subseq	r0, r7, r1
    5b50:	00000000 	andeq	r0, r0, r0
    5b54:	3c000000 	stccc	0, cr0, [r0], {-0}
    5b58:	30000004 	andcc	r0, r0, r4
    5b5c:	02000005 	andeq	r0, r0, #5
    5b60:	309f3000 	addscc	r3, pc, r0
    5b64:	40000005 	andmi	r0, r0, r5
    5b68:	02000005 	andeq	r0, r0, #5
    5b6c:	409f3100 	addsmi	r3, pc, r0, lsl #2
    5b70:	2c000005 	stccs	0, cr0, [r0], {5}
    5b74:	01000006 	tsteq	r0, r6
    5b78:	00005400 	andeq	r5, r0, r0, lsl #8
    5b7c:	00000000 	andeq	r0, r0, r0
    5b80:	043c0000 	ldrteq	r0, [ip], #-0
    5b84:	059c0000 	ldreq	r0, [ip]
    5b88:	00020000 	andeq	r0, r2, r0
    5b8c:	059c9f30 	ldreq	r9, [ip, #3888]	; 0xf30
    5b90:	05b40000 	ldreq	r0, [r4, #0]!
    5b94:	00010000 	andeq	r0, r1, r0
    5b98:	0005c85c 	andeq	ip, r5, ip, asr r8
    5b9c:	0005d400 	andeq	sp, r5, r0, lsl #8
    5ba0:	5c000100 	stfpls	f0, [r0], {-0}
    5ba4:	000005e8 	andeq	r0, r0, r8, ror #11
    5ba8:	000005f8 	strdeq	r0, [r0], -r8
    5bac:	9f300002 	svcls	0x00300002
    5bb0:	000005f8 	strdeq	r0, [r0], -r8
    5bb4:	00000600 	andeq	r0, r0, r0, lsl #12
    5bb8:	08500001 	ldmdaeq	r0, {r0}^
    5bbc:	2c000006 	stccs	0, cr0, [r0], {6}
    5bc0:	02000006 	andeq	r0, r0, #6
    5bc4:	009f3000 	addseq	r3, pc, r0
    5bc8:	00000000 	andeq	r0, r0, r0
    5bcc:	60000000 	andvs	r0, r0, r0
    5bd0:	78000005 	stmdavc	r0, {r0, r2}
    5bd4:	01000005 	tsteq	r0, r5
    5bd8:	05785000 	ldrbeq	r5, [r8, #-0]!
    5bdc:	05880000 	streq	r0, [r8]
    5be0:	00010000 	andeq	r0, r1, r0
    5be4:	00062455 	andeq	r2, r6, r5, asr r4
    5be8:	00062800 	andeq	r2, r6, r0, lsl #16
    5bec:	50000100 	andpl	r0, r0, r0, lsl #2
    5bf0:	00000628 	andeq	r0, r0, r8, lsr #12
    5bf4:	0000062c 	andeq	r0, r0, ip, lsr #12
    5bf8:	00550001 	subseq	r0, r5, r1
    5bfc:	00000000 	andeq	r0, r0, r0
    5c00:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    5c04:	88000005 	stmdahi	r0, {r0, r2}
    5c08:	02000005 	andeq	r0, r0, #5
    5c0c:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    5c10:	d4000005 	strle	r0, [r0], #-5
    5c14:	01000005 	tsteq	r0, r5
    5c18:	00005300 	andeq	r5, r0, r0, lsl #6
    5c1c:	00000000 	andeq	r0, r0, r0
    5c20:	043c0000 	ldrteq	r0, [ip], #-0
    5c24:	04440000 	strbeq	r0, [r4], #-0
    5c28:	00030000 	andeq	r0, r3, r0
    5c2c:	449f447b 	ldrmi	r4, [pc], #1147	; 5c34 <SVC_STACK_SIZE+0x1c34>
    5c30:	54000004 	strpl	r0, [r0], #-4
    5c34:	01000004 	tsteq	r0, r4
    5c38:	04545600 	ldrbeq	r5, [r4], #-1536	; 0xfffffa00
    5c3c:	04d80000 	ldrbeq	r0, [r8], #0
    5c40:	00010000 	andeq	r0, r1, r0
    5c44:	0004d855 	andeq	sp, r4, r5, asr r8
    5c48:	0004e000 	andeq	lr, r4, r0
    5c4c:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    5c50:	04e09f01 	strbteq	r9, [r0], #3841	; 0xf01
    5c54:	05600000 	strbeq	r0, [r0, #-0]!
    5c58:	00010000 	andeq	r0, r1, r0
    5c5c:	00060855 	andeq	r0, r6, r5, asr r8
    5c60:	00062400 	andeq	r2, r6, r0, lsl #8
    5c64:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	400001ac 	andmi	r0, r0, ip, lsr #3
  14:	0000046c 	andeq	r0, r0, ip, ror #8
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	071e0002 	ldreq	r0, [lr, -r2]
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40000618 	andmi	r0, r0, r8, lsl r6
  34:	000020d0 	ldrdeq	r2, [r0], -r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	23190002 	tstcs	r9, #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	400026e8 	andmi	r2, r0, r8, ror #13
  54:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	26a90002 	strtcs	r0, [r9], r2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40002968 	andmi	r2, r0, r8, ror #18
  74:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	3ce40002 	stclcc	0, cr0, [r4], #8
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	4000459c 	mulmi	r0, ip, r5
  94:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	3f280002 	svccc	0x00280002
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	400046d0 	ldrdmi	r4, [r0], -r0
  b4:	00000040 	andeq	r0, r0, r0, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	3fff0002 	svccc	0x00ff0002
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40004710 	andmi	r4, r0, r0, lsl r7
  d4:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	44b80002 	ldrtmi	r0, [r8], #2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40004900 	andmi	r4, r0, r0, lsl #18
  f4:	000000e8 	andeq	r0, r0, r8, ror #1
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	46e60002 	strbtmi	r0, [r6], r2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	400049e8 	andmi	r4, r0, r8, ror #19
 114:	00000114 	andeq	r0, r0, r4, lsl r1
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	49150002 	ldmdbmi	r5, {r1}
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	40004afc 	strdmi	r4, [r0], -ip
 134:	000000b4 	strheq	r0, [r0], -r4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	4a870002 	bmi	fe1c0154 <IRQ_STACK_BASE+0xba1c0154>
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	40004bb0 			; <UNDEFINED> instruction: 0x40004bb0
 154:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	511a0002 	tstpl	sl, r2
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	40005870 	andmi	r5, r0, r0, ror r8
 174:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	52b60002 	adcspl	r0, r6, #2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	400059b0 			; <UNDEFINED> instruction: 0x400059b0
 194:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	58970002 	ldmpl	r7, {r1}
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40005fe0 	andmi	r5, r0, r0, ror #31
 1b4:	0000011c 	andeq	r0, r0, ip, lsl r1
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	59180002 	ldmdbpl	r8, {r1}
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	400060fc 	strdmi	r6, [r0], -ip
 1d4:	00000540 	andeq	r0, r0, r0, asr #10
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	59920002 	ldmibpl	r2, {r1}
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	40000000 	andmi	r0, r0, r0
 1f4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000107 	andeq	r0, r0, r7, lsl #2
       4:	005f0002 	subseq	r0, pc, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	70000000 	andvc	r0, r0, r0
      2c:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
      30:	682e7373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, ip, sp, lr}
      34:	00000000 	andeq	r0, r0, r0
      38:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
      3c:	645f6563 	ldrbvs	r6, [pc], #-1379	; 44 <FIQ_BIT+0x4>
      40:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
      44:	00682e72 	rsbeq	r2, r8, r2, ror lr
      48:	70000000 	andvc	r0, r0, r0
      4c:	615f6263 	cmpvs	pc, r3, ror #4
      50:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
      54:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
      58:	0000682e 	andeq	r6, r0, lr, lsr #16
      5c:	70630000 	rsbvc	r0, r3, r0
      60:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
      64:	00000000 	andeq	r0, r0, r0
      68:	02050000 	andeq	r0, r5, #0
      6c:	400001ac 	andmi	r0, r0, ip, lsr #3
      70:	0101bb03 	tsteq	r1, r3, lsl #22
      74:	4b2f2d67 	blmi	bcb618 <STACK_SIZE+0x3cb618>
      78:	a1820903 	orrge	r0, r2, r3, lsl #18
      7c:	4c67152b 	cfstr64mi	mvdx1, [r7], #-172	; 0xffffff54
      80:	01040200 	mrseq	r0, R12_usr
      84:	68066606 	stmdavs	r6, {r1, r2, r9, sl, sp, lr}
      88:	2d4b2d9f 	stclcs	13, cr2, [fp, #-636]	; 0xfffffd84
      8c:	4533322f 	ldrmi	r3, [r3, #-559]!	; 0xfffffdd1
      90:	bcbbbb9f 	fldmiaxlt	fp!, {d11-d89}	;@ Deprecated
      94:	6785672f 	strvs	r6, [r5, pc, lsr #14]
      98:	312b3265 	teqcc	fp, r5, ror #4
      9c:	682f302c 	stmdavs	pc!, {r2, r3, r5, ip, sp}	; <UNPREDICTABLE>
      a0:	4c678583 	cfstr64mi	mvdx8, [r7], #-524	; 0xfffffdf4
      a4:	302c312b 	eorcc	r3, ip, fp, lsr #2
      a8:	85676730 	strbhi	r6, [r7, #-1840]!	; 0xfffff8d0
      ac:	312b4c67 	teqcc	fp, r7, ror #24
      b0:	6730302c 	ldrvs	r3, [r0, -ip, lsr #32]!
      b4:	7e8d0367 	cdpvc	3, 8, cr0, cr13, cr7, {3}
      b8:	2f658382 	svccs	0x00658382
      bc:	2b69a32f 	blcs	1a68d80 <STACK_SIZE+0x1268d80>
      c0:	519f6769 	orrspl	r6, pc, r9, ror #14
      c4:	342a302a 	strtcc	r3, [sl], #-42	; 0xffffffd6
      c8:	2b4d4dbf 	blcs	13537cc <STACK_SIZE+0xb537cc>
      cc:	4b312b4d 	blmi	c4ae08 <STACK_SIZE+0x44ae08>
      d0:	2f2a4f9f 	svccs	0x002a4f9f
      d4:	4983a331 	stmibmi	r3, {r0, r4, r5, r8, r9, sp, pc}
      d8:	49834b2f 	stmibmi	r3, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
      dc:	2e01ca03 	vmlacs.f32	s24, s2, s6
      e0:	2b2d2f69 	blcs	b4be8c <STACK_SIZE+0x34be8c>
      e4:	46322d32 			; <UNDEFINED> instruction: 0x46322d32
      e8:	4b682f4b 	blmi	1a0be1c <STACK_SIZE+0x120be1c>
      ec:	0d0385f3 	cfstr32eq	mvfx8, [r3, #-972]	; 0xfffffc34
      f0:	032d2f66 	teqeq	sp, #408	; 0x198
      f4:	0e032e73 	mcreq	14, 0, r2, cr3, cr3, {3}
      f8:	2f672d2e 	svccs	0x00672d2e
      fc:	4d660903 	stclmi	9, cr0, [r6, #-12]!
     100:	084a1003 	stmdaeq	sl, {r0, r1, ip}^
     104:	08022f23 	stmdaeq	r2, {r0, r1, r5, r8, r9, sl, fp, sp}
     108:	e4010100 	str	r0, [r1], #-256	; 0xffffff00
     10c:	02000002 	andeq	r0, r0, #2
     110:	00002700 	andeq	r2, r0, r0, lsl #14
     114:	fb010200 	blx	4091e <IRQ_STACK_SIZE+0x3891e>
     118:	01000d0e 	tsteq	r0, lr, lsl #26
     11c:	00010101 	andeq	r0, r1, r1, lsl #2
     120:	00010000 	andeq	r0, r1, r0
     124:	63000100 	movwvs	r0, #256	; 0x100
     128:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
     12c:	00000063 	andeq	r0, r0, r3, rrx
     130:	31706300 	cmncc	r0, r0, lsl #6
     134:	00682e35 	rsbeq	r2, r8, r5, lsr lr
     138:	00000000 	andeq	r0, r0, r0
     13c:	18020500 	stmdane	r2, {r8, sl}
     140:	03400006 	movteq	r0, #6
     144:	030102d1 	movweq	r0, #4817	; 0x12d1
     148:	039e7eca 	orrseq	r7, lr, #3232	; 0xca0
     14c:	012e01b6 			; <UNDEFINED> instruction: 0x012e01b6
     150:	f27ecc03 			; <UNDEFINED> instruction: 0xf27ecc03
     154:	a0105a02 	andsge	r5, r0, r2, lsl #20
     158:	4c106202 	lfmmi	f6, 4, [r0], {2}
     15c:	6e028480 	cfcvt32svs	mvf8, mvfx2
     160:	bc804c10 	stclt	12, cr4, [r0], {16}
     164:	80024cb8 			; <UNDEFINED> instruction: 0x80024cb8
     168:	024c1001 	subeq	r1, ip, #1
     16c:	081002f6 	ldmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     170:	10640292 	mlsne	r4, r2, r2, r0
     174:	cf03804c 	svcgt	0x0003804c
     178:	4b672e01 	blmi	19cb984 <STACK_SIZE+0x11cb984>
     17c:	7d9b0349 	ldcvc	3, cr0, [fp, #292]	; 0x124
     180:	db31662e 	blle	c59a40 <STACK_SIZE+0x459a40>
     184:	7a03a031 	bvc	e8250 <IRQ_STACK_SIZE+0xe0250>
     188:	0383322e 	orreq	r3, r3, #-536870910	; 0xe0000002
     18c:	474b6679 	smlsldxmi	r6, fp, r9, r6
     190:	664a0d03 	strbvs	r0, [sl], -r3, lsl #26
     194:	db2e7303 	blle	b9cda8 <STACK_SIZE+0x39cda8>
     198:	03358331 	teqeq	r5, #-1006632960	; 0xc4000000
     19c:	2d674a38 	vstmdbcs	r7!, {s9-s64}
     1a0:	7fbb032f 	svcvc	0x00bb032f
     1a4:	4849494a 	stmdami	r9, {r1, r3, r6, r8, fp, lr}^
     1a8:	664a1503 	strbvs	r1, [sl], -r3, lsl #10
     1ac:	db2e6b03 	blle	b9adc0 <STACK_SIZE+0x39adc0>
     1b0:	0f038331 	svceq	0x00038331
     1b4:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     1b8:	2f2d674a 	svccs	0x002d674a
     1bc:	4a7fa703 	bmi	1fe9dd0 <STACK_SIZE+0x17e9dd0>
     1c0:	03484949 	movteq	r4, #35145	; 0x8949
     1c4:	03664a1d 	cmneq	r6, #118784	; 0x1d000
     1c8:	31db2e63 	bicscc	r2, fp, r3, ror #28
     1cc:	2e170383 	cdpcs	3, 1, cr0, cr7, cr3, {4}
     1d0:	4a00d603 	bmi	359e4 <IRQ_STACK_SIZE+0x2d9e4>
     1d4:	032f2d67 	teqeq	pc, #6592	; 0x19c0
     1d8:	494a7f8d 	stmdbmi	sl, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr}^
     1dc:	25034849 	strcs	r4, [r3, #-2121]	; 0xfffff7b7
     1e0:	302c304a 	eorcc	r3, ip, sl, asr #32
     1e4:	bb83302c 	bllt	fe0cc29c <IRQ_STACK_BASE+0xba0cc29c>
     1e8:	499e0903 	ldmibmi	lr, {r0, r1, r8, fp}
     1ec:	86316732 			; <UNDEFINED> instruction: 0x86316732
     1f0:	67133546 	ldrvs	r3, [r3, -r6, asr #10]
     1f4:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     1f8:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     1fc:	2f2d6713 	svccs	0x002d6713
     200:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     204:	01040200 	mrseq	r0, R12_usr
     208:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     20c:	02002d67 	andeq	r2, r0, #6592	; 0x19c0
     210:	9f2f0104 	svcls	0x002f0104
     214:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     218:	83134e2f 	tsthi	r3, #752	; 0x2f0
     21c:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     220:	02002d83 	andeq	r2, r0, #8384	; 0x20c0
     224:	9f2f0104 	svcls	0x002f0104
     228:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     22c:	01040200 	mrseq	r0, R12_usr
     230:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     234:	4e2f2d67 	cdpmi	13, 2, cr2, cr15, cr7, {3}
     238:	2f2d8313 	svccs	0x002d8313
     23c:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     240:	01040200 	mrseq	r0, R12_usr
     244:	1a4e9f2f 	bne	13a7f08 <STACK_SIZE+0xba7f08>
     248:	032d322b 	teqeq	sp, #-1342177278	; 0xb0000002
     24c:	09032e78 	stmdbeq	r3, {r3, r4, r5, r6, r9, sl, fp, sp}
     250:	30312a2e 	eorscc	r2, r1, lr, lsr #20
     254:	02040200 	andeq	r0, r4, #0, 4
     258:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     25c:	02002c02 	andeq	r2, r0, #512	; 0x200
     260:	004c0204 	subeq	r0, ip, r4, lsl #4
     264:	48020402 	stmdami	r2, {r1, sl}
     268:	031a4d32 	tsteq	sl, #3200	; 0xc80
     26c:	31332e78 	teqcc	r3, r8, ror lr
     270:	4b312a2f 	blmi	c4ab34 <STACK_SIZE+0x44ab34>
     274:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     278:	02003002 	andeq	r3, r0, #2
     27c:	002c0204 	eoreq	r0, ip, r4, lsl #4
     280:	4c020402 	cfstrsmi	mvf0, [r2], {2}
     284:	02040200 	andeq	r0, r4, #0, 4
     288:	69503248 	ldmdbvs	r0, {r3, r6, r9, ip, sp}^
     28c:	02002c31 	andeq	r2, r0, #12544	; 0x3100
     290:	00460104 	subeq	r0, r6, r4, lsl #2
     294:	03020402 	movweq	r0, #9218	; 0x2402
     298:	02002e0a 	andeq	r2, r0, #10, 28	; 0xa0
     29c:	002c0204 	eoreq	r0, ip, r4, lsl #4
     2a0:	30020402 	andcc	r0, r2, r2, lsl #8
     2a4:	02040200 	andeq	r0, r4, #0, 4
     2a8:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     2ac:	312e7efb 	strdcc	r7, [lr, -fp]!
     2b0:	679e3603 	ldrvs	r3, [lr, r3, lsl #12]
     2b4:	039f2f2d 	orrseq	r2, pc, #45, 30	; 0xb4
     2b8:	2f2e00cd 	svccs	0x002e00cd
     2bc:	302f302f 	eorcc	r3, pc, pc, lsr #32
     2c0:	03883249 	orreq	r3, r8, #-1879048188	; 0x90000004
     2c4:	2f152e7a 	svccs	0x00152e7a
     2c8:	01040200 	mrseq	r0, R12_usr
     2cc:	04020046 	streq	r0, [r2], #-70	; 0xffffffba
     2d0:	2e0a0302 	cdpcs	3, 0, cr0, cr10, cr2, {0}
     2d4:	02040200 	andeq	r0, r4, #0, 4
     2d8:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     2dc:	02003002 	andeq	r3, r0, #2
     2e0:	482c0204 	stmdami	ip!, {r2, r9}
     2e4:	7ee0036e 	cdpvc	3, 14, cr0, cr0, cr14, {3}
     2e8:	3603312e 	strcc	r3, [r3], -lr, lsr #2
     2ec:	2f2d679e 	svccs	0x002d679e
     2f0:	00e8039f 	smlaleq	r0, r8, pc, r3	; <UNPREDICTABLE>
     2f4:	032f2f2e 	teqeq	pc, #46, 30	; 0xb8
     2f8:	034a7fb7 	movteq	r7, #44983	; 0xafb7
     2fc:	032e00c9 	teqeq	lr, #201	; 0xc9
     300:	02f27fb9 	rscseq	r7, r2, #740	; 0x2e4
     304:	644c1052 	strbvs	r1, [ip], #-82	; 0xffffffae
     308:	10620284 	rsbne	r0, r2, r4, lsl #5
     30c:	0284804c 	addeq	r8, r4, #76	; 0x4c
     310:	804c106e 	subhi	r1, ip, lr, rrx
     314:	024cb8bc 	subeq	fp, ip, #188, 16	; 0xbc0000
     318:	4c100180 	ldfmis	f0, [r0], {128}	; 0x80
     31c:	1002f602 	andne	pc, r2, r2, lsl #12
     320:	64029208 	strvs	r9, [r2], #-520	; 0xfffffdf8
     324:	03804c10 	orreq	r4, r0, #16, 24	; 0x1000
     328:	672e01b1 			; <UNDEFINED> instruction: 0x672e01b1
     32c:	667f9b03 	ldrbtvs	r9, [pc], -r3, lsl #22
     330:	49302f2f 	ldmdbmi	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     334:	2b326932 	blcs	c9a804 <STACK_SIZE+0x49a804>
     338:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     33c:	02004501 	andeq	r4, r0, #4194304	; 0x400000
     340:	0b030204 	bleq	c0b58 <IRQ_STACK_SIZE+0xb8b58>
     344:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     348:	02002c02 	andeq	r2, r0, #512	; 0x200
     34c:	00300204 	eorseq	r0, r0, r4, lsl #4
     350:	2c020402 	cfstrscs	mvf0, [r2], {2}
     354:	c1036e48 	tstgt	r3, r8, asr #28
     358:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     35c:	a39e01c0 	orrsge	r0, lr, #192, 2	; 0x30
     360:	0330302f 	teqeq	r0, #47	; 0x2f
     364:	bb2e7ea4 	bllt	b9fdfc <STACK_SIZE+0x39fdfc>
     368:	d403a6bb 	strle	sl, [r3], #-1723	; 0xfffff945
     36c:	302f2e01 	eorcc	r2, pc, r1, lsl #28
     370:	31693249 	cmncc	r9, r9, asr #4
     374:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     378:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     37c:	0a030204 	beq	c0b94 <IRQ_STACK_SIZE+0xb8b94>
     380:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     384:	02002c02 	andeq	r2, r0, #512	; 0x200
     388:	00300204 	eorseq	r0, r0, r4, lsl #4
     38c:	2c020402 	cfstrscs	mvf0, [r2], {2}
     390:	9d036e48 	stcls	14, cr6, [r3, #-288]	; 0xfffffee0
     394:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     398:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     39c:	ab039f2f 	blge	e8060 <IRQ_STACK_SIZE+0xe0060>
     3a0:	2f2f2e01 	svccs	0x002f2e01
     3a4:	85033030 	strhi	r3, [r3, #-48]	; 0xffffffd0
     3a8:	bbbb2e7e 	bllt	feecbda8 <IRQ_STACK_BASE+0xbaecbda8>
     3ac:	01f303a6 	mvnseq	r0, r6, lsr #7
     3b0:	49302f2e 	ldmdbmi	r0!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
     3b4:	2e00c003 	cdpcs	0, 0, cr12, cr0, cr3, {0}
     3b8:	9e7ebd03 	cdpls	13, 7, cr11, cr14, cr3, {0}
     3bc:	2e01c303 	cdpcs	3, 0, cr12, cr1, cr3, {0}
     3c0:	7ebf0301 	cdpvc	3, 11, cr0, cr15, cr1, {0}
     3c4:	105a02f2 	ldrshne	r0, [sl], #-34	; 0xffffffde
     3c8:	106202a0 	rsbne	r0, r2, r0, lsr #5
     3cc:	0284804c 	addeq	r8, r4, #76	; 0x4c
     3d0:	804c106e 	subhi	r1, ip, lr, rrx
     3d4:	024cb8bc 	subeq	fp, ip, #188, 16	; 0xbc0000
     3d8:	4c100180 	ldfmis	f0, [r0], {128}	; 0x80
     3dc:	1002f602 	andne	pc, r2, r2, lsl #12
     3e0:	64029208 	strvs	r9, [r2], #-520	; 0xfffffdf8
     3e4:	03804c10 	orreq	r4, r0, #16, 24	; 0x1000
     3e8:	672e01dc 			; <UNDEFINED> instruction: 0x672e01dc
     3ec:	0202484c 	andeq	r4, r2, #76, 16	; 0x4c0000
     3f0:	71010100 	mrsvc	r0, (UNDEF: 17)
     3f4:	02000000 	andeq	r0, r0, #0
     3f8:	00001c00 	andeq	r1, r0, r0, lsl #24
     3fc:	fb010200 	blx	40c06 <IRQ_STACK_SIZE+0x38c06>
     400:	01000d0e 	tsteq	r0, lr, lsl #26
     404:	00010101 	andeq	r0, r1, r1, lsl #2
     408:	00010000 	andeq	r0, r1, r0
     40c:	67000100 	strvs	r0, [r0, -r0, lsl #2]
     410:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     414:	00000000 	andeq	r0, r0, r0
     418:	02050000 	andeq	r0, r5, #0
     41c:	400026e8 	andmi	r2, r0, r8, ror #13
     420:	13011503 	movwne	r1, #5379	; 0x1503
     424:	13a213be 			; <UNDEFINED> instruction: 0x13a213be
     428:	2c3013be 	ldccs	3, cr1, [r0], #-760	; 0xfffffd08
     42c:	031c0834 	tsteq	ip, #52, 16	; 0x340000
     430:	3013d609 	andscc	sp, r3, r9, lsl #12
     434:	1c08342c 	cfstrsne	mvf3, [r8], {44}	; 0x2c
     438:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     43c:	342c312d 	strtcc	r3, [ip], #-301	; 0xfffffed3
     440:	7a033e08 	bvc	cfc68 <IRQ_STACK_SIZE+0xc7c68>
     444:	4dce084a 	stclmi	8, cr0, [lr, #296]	; 0x128
     448:	2c312d13 	ldccs	13, cr2, [r1], #-76	; 0xffffffb4
     44c:	035a0834 	cmpeq	sl, #52, 16	; 0x340000
     450:	ea084a7a 	b	212e40 <IRQ_STACK_SIZE+0x20ae40>
     454:	2c30134d 	ldccs	3, cr1, [r0], #-308	; 0xfffffecc
     458:	0903ee34 	stmdbeq	r3, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
     45c:	4d9f13d6 	ldcmi	3, cr1, [pc, #856]	; 7bc <ABORT_STACK_SIZE+0x3bc>
     460:	0213be13 	andseq	fp, r3, #304	; 0x130
     464:	0101000c 	tsteq	r1, ip
     468:	00000757 	andeq	r0, r0, r7, asr r7
     46c:	01000002 	tsteq	r0, r2
     470:	01020000 	mrseq	r0, (UNDEF: 2)
     474:	000d0efb 	strdeq	r0, [sp], -fp
     478:	01010101 	tsteq	r1, r1, lsl #2
     47c:	01000000 	mrseq	r0, (UNDEF: 0)
     480:	43010000 	movwmi	r0, #4096	; 0x1000
     484:	6f435c3a 	svcvs	0x00435c3a
     488:	6f536564 	svcvs	0x00536564
     48c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     490:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     494:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     498:	20797265 	rsbscs	r7, r9, r5, ror #4
     49c:	202b2b47 	eorcs	r2, fp, r7, asr #22
     4a0:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     4a4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     4a8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     4ac:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     4b0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     4b4:	61652d65 	cmnvs	r5, r5, ror #26
     4b8:	342f6962 	strtcc	r6, [pc], #-2402	; 4c0 <ABORT_STACK_SIZE+0xc0>
     4bc:	312e382e 	teqcc	lr, lr, lsr #16
     4c0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     4c4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     4c8:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
     4cc:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     4d0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     4d4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     4d8:	756f535c 	strbvc	r5, [pc, #-860]!	; 184 <NOINT+0xc4>
     4dc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     4e0:	2b472079 	blcs	11c86cc <STACK_SIZE+0x9c86cc>
     4e4:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     4e8:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     4ec:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     4f0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     4f4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     4f8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     4fc:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     500:	72670000 	rsbvc	r0, r7, #0
     504:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
     508:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
     50c:	00000000 	andeq	r0, r0, r0
     510:	61647473 	smcvs	18243	; 0x4743
     514:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
     518:	00000100 	andeq	r0, r0, r0, lsl #2
     51c:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
     520:	445f6563 	ldrbmi	r6, [pc], #-1379	; 528 <ABORT_STACK_SIZE+0x128>
     524:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     528:	00682e72 	rsbeq	r2, r8, r2, ror lr
     52c:	45000000 	strmi	r0, [r0, #-0]
     530:	5838474e 	ldmdapl	r8!, {r1, r2, r3, r6, r8, r9, sl, lr}
     534:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     538:	00000000 	andeq	r0, r0, r0
     53c:	314e4148 	cmpcc	lr, r8, asr #2
     540:	36315836 			; <UNDEFINED> instruction: 0x36315836
     544:	0000482e 	andeq	r4, r0, lr, lsr #16
     548:	41480000 	mrsmi	r0, (UNDEF: 72)
     54c:	4241544e 	submi	r5, r1, #1308622848	; 0x4e000000
     550:	482e454c 	stmdami	lr!, {r2, r3, r6, r8, sl, lr}
     554:	00000000 	andeq	r0, r0, r0
     558:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     55c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     560:	3c000002 	stccc	0, cr0, [r0], {2}
     564:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     568:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
     56c:	0000003e 	andeq	r0, r0, lr, lsr r0
     570:	05000000 	streq	r0, [r0, #-0]
     574:	00296802 	eoreq	r6, r9, r2, lsl #16
     578:	04910340 	ldreq	r0, [r1], #832	; 0x340
     57c:	7a033401 	bvc	cd588 <IRQ_STACK_SIZE+0xc5588>
     580:	032f4f2e 	teqeq	pc, #46, 30	; 0xb8
     584:	cf032e7a 	svcgt	0x00032e7a
     588:	b1032e7e 	tstlt	r3, lr, ror lr
     58c:	cf032e01 	svcgt	0x00032e01
     590:	b703017e 	smlsdxlt	r3, lr, r1, r0
     594:	2f9d2e01 	svccs	0x009d2e01
     598:	2e7ec903 	cdpcs	9, 7, cr12, cr14, cr3, {0}
     59c:	034a3d03 	movteq	r3, #44291	; 0xad03
     5a0:	039e00fa 	orrseq	r0, lr, #250	; 0xfa
     5a4:	03667f86 	cmneq	r6, #536	; 0x218
     5a8:	036600fa 	cmneq	r6, #250	; 0xfa
     5ac:	699e7fa0 	ldmibvs	lr, {r5, r7, r8, r9, sl, fp, ip, sp, lr}
     5b0:	03314b2d 	teqeq	r1, #46080	; 0xb400
     5b4:	034a7f98 	movteq	r7, #44952	; 0xaf98
     5b8:	034a00e8 	movteq	r0, #41192	; 0xa0e8
     5bc:	032e7f9f 	teqeq	lr, #636	; 0x27c
     5c0:	2d4f2e79 	stclcs	14, cr2, [pc, #-484]	; 3e4 <NOINT+0x324>
     5c4:	7603362f 	strvc	r3, [r3], -pc, lsr #12
     5c8:	03332b2e 	teqeq	r3, #47104	; 0xb800
     5cc:	74032e0c 	strvc	r2, [r3], #-3596	; 0xfffff1f4
     5d0:	2f4b302e 	svccs	0x004b302e
     5d4:	2d302c32 	ldccs	12, cr2, [r0, #-200]!	; 0xffffff38
     5d8:	4e492d2f 	cdpmi	13, 4, cr2, cr9, cr15, {1}
     5dc:	32302c30 	eorscc	r2, r0, #48, 24	; 0x3000
     5e0:	020903a1 	andeq	r0, r9, #-2080374782	; 0x84000002
     5e4:	ad03013e 	stfges	f0, [r3, #-248]	; 0xffffff08
     5e8:	0146027e 	hvceq	24622	; 0x602e
     5ec:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     5f0:	667ea003 	ldrbtvs	sl, [lr], -r3
     5f4:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     5f8:	4a7ea003 	bmi	1fa860c <STACK_SIZE+0x17a860c>
     5fc:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     600:	034a0903 	movteq	r0, #43267	; 0xa903
     604:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     608:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     60c:	032e0b03 	teqeq	lr, #3072	; 0xc00
     610:	0b036675 	bleq	d9fec <IRQ_STACK_SIZE+0xd1fec>
     614:	7e97034a 	cdpvc	3, 9, cr0, cr7, cr10, {2}
     618:	01de034a 	bicseq	r0, lr, sl, asr #6
     61c:	01029202 	tsteq	r2, r2, lsl #4
     620:	d63e0364 	ldrtle	r0, [lr], -r4, ror #6
     624:	2e780330 	mrccs	3, 3, r0, cr8, cr0, {1}
     628:	4a780336 	bmi	1e01308 <STACK_SIZE+0x1601308>
     62c:	4a00e303 	bmi	39240 <IRQ_STACK_SIZE+0x31240>
     630:	4a7f8303 	bmi	1fe1244 <STACK_SIZE+0x17e1244>
     634:	027e8603 	rsbseq	r8, lr, #3145728	; 0x300000
     638:	84030152 	strhi	r0, [r3], #-338	; 0xfffffeae
     63c:	fc032e02 	stc2	14, cr2, [r3], {2}
     640:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     644:	fc032e02 	stc2	14, cr2, [r3], {2}
     648:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     64c:	fc032e02 	stc2	14, cr2, [r3], {2}
     650:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     654:	30482e02 	subcc	r2, r8, r2, lsl #28
     658:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     65c:	02028203 	andeq	r8, r2, #805306368	; 0x30000000
     660:	032c017c 	teqeq	ip, #124, 2
     664:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     668:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     66c:	667fb103 	ldrbtvs	fp, [pc], -r3, lsl #2
     670:	644f3246 	strbvs	r3, [pc], #-582	; 678 <ABORT_STACK_SIZE+0x278>
     674:	322a9408 	eorcc	r9, sl, #8, 8	; 0x8000000
     678:	03be8c08 			; <UNDEFINED> instruction: 0x03be8c08
     67c:	03d67dbe 	bicseq	r7, r6, #12160	; 0x2f80
     680:	6c132e09 	ldcvs	14, cr2, [r3], {9}
     684:	4c2e7a03 	stcmi	10, cr7, [lr], #-12
     688:	02006783 	andeq	r6, r0, #34340864	; 0x20c0000
     68c:	9f840104 	svcls	0x00840104
     690:	01750386 	cmneq	r5, r6, lsl #7
     694:	032e0b03 	teqeq	lr, #3072	; 0xc00
     698:	03342e75 	teqeq	r4, #1872	; 0x750
     69c:	83682e7a 	cmnhi	r8, #1952	; 0x7a0
     6a0:	359f8467 	ldrcc	r8, [pc, #1127]	; b0f <ABORT_STACK_SIZE+0x70f>
     6a4:	032c2f2f 	teqeq	ip, #47, 30	; 0xbc
     6a8:	2f364a79 	svccs	0x00364a79
     6ac:	352e7703 	strcc	r7, [lr, #-1795]!	; 0xfffff8fd
     6b0:	032e0b03 	teqeq	lr, #3072	; 0xc00
     6b4:	12032e75 	andne	r2, r3, #1872	; 0x750
     6b8:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     6bc:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
     6c0:	13032e6f 	movwne	r2, #15983	; 0x3e6f
     6c4:	2e6e032e 	cdpcs	3, 6, cr0, cr14, cr14, {1}
     6c8:	032e1703 	teqeq	lr, #786432	; 0xc0000
     6cc:	18032e69 	stmdane	r3, {r0, r3, r5, r6, r9, sl, fp, sp}
     6d0:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     6d4:	032e1803 	teqeq	lr, #196608	; 0x30000
     6d8:	324b2e79 	subcc	r2, fp, #1936	; 0x790
     6dc:	68032f2f 	stmdavs	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     6e0:	8383a02e 	orrhi	sl, r3, #46	; 0x2e
     6e4:	69836983 	stmibvs	r3, {r0, r1, r7, r8, fp, sp, lr}
     6e8:	2f2f6885 	svccs	0x002f6885
     6ec:	2f2f302f 	svccs	0x002f302f
     6f0:	6983312f 	stmibvs	r3, {r0, r1, r2, r3, r5, r8, ip, sp}
     6f4:	4d676784 	stclmi	7, cr6, [r7, #-528]!	; 0xfffffdf0
     6f8:	322a6a33 	eorcc	r6, sl, #208896	; 0x33000
     6fc:	33827703 	orrcc	r7, r2, #786432	; 0xc0000
     700:	46322933 			; <UNDEFINED> instruction: 0x46322933
     704:	03342b32 	teqeq	r4, #51200	; 0xc800
     708:	2b322e79 	blcs	c8c0f4 <STACK_SIZE+0x48c0f4>
     70c:	2f2d2a32 	svccs	0x002d2a32
     710:	9208312f 	andls	r3, r8, #-1073741813	; 0xc000000b
     714:	9e090330 	mcrls	3, 0, r0, cr9, cr0, {1}
     718:	682c842c 	stmdavs	ip!, {r2, r3, r5, sl, pc}
     71c:	312d3064 	teqcc	sp, r4, rrx
     720:	304b2d2c 	subcc	r2, fp, ip, lsr #26
     724:	842c3034 	strthi	r3, [ip], #-52	; 0xffffffcc
     728:	6d034b4b 	vstrvs	d4, [r3, #-300]	; 0xfffffed4
     72c:	09034c66 	stmdbeq	r3, {r1, r2, r5, r6, sl, fp, lr}
     730:	0a03679e 	beq	da5b0 <IRQ_STACK_SIZE+0xd25b0>
     734:	2f2d1382 	svccs	0x002d1382
     738:	08134df3 	ldmdaeq	r3, {r0, r1, r4, r5, r6, r7, r8, sl, fp, lr}
     73c:	d7133121 	ldrle	r3, [r3, -r1, lsr #2]
     740:	312b154d 	teqcc	fp, sp, asr #10
     744:	02002208 	andeq	r2, r0, #8, 4	; 0x80000000
     748:	2e060104 	adfcss	f0, f6, f4
     74c:	6d03064a 	stcvs	6, cr0, [r3, #-296]	; 0xfffffed8
     750:	4a13034a 	bmi	4c1480 <IRQ_STACK_SIZE+0x4b9480>
     754:	034a6d03 	movteq	r6, #44291	; 0xad03
     758:	89b84a13 	ldmibhi	r8!, {r0, r1, r4, r9, fp, lr}
     75c:	312b154d 	teqcc	fp, sp, asr #10
     760:	01040200 	mrseq	r0, R12_usr
     764:	4a063e08 	bmi	18ff8c <IRQ_STACK_SIZE+0x187f8c>
     768:	02040200 	andeq	r0, r4, #0, 4
     76c:	4a600306 	bmi	180138c <STACK_SIZE+0x100138c>
     770:	02040200 	andeq	r0, r4, #0, 4
     774:	004a2003 	subeq	r2, sl, r3
     778:	03020402 	movweq	r0, #9218	; 0x2402
     77c:	02004a60 	andeq	r4, r0, #96, 20	; 0x60000
     780:	20030204 	andcs	r0, r3, r4, lsl #4
     784:	4d89b84a 	stcmi	8, cr11, [r9, #296]	; 0x128
     788:	4b6a4b13 	blmi	1a933dc <STACK_SIZE+0x12933dc>
     78c:	312b322d 	teqcc	fp, sp, lsr #4
     790:	01040200 	mrseq	r0, R12_usr
     794:	006606bc 	strhteq	r0, [r6], #-108	; 0xffffff94
     798:	06020402 	streq	r0, [r2], -r2, lsl #8
     79c:	00824c03 	addeq	r4, r2, r3, lsl #24
     7a0:	03020402 	movweq	r0, #9218	; 0x2402
     7a4:	02004a36 	andeq	r4, r0, #221184	; 0x36000
     7a8:	002c0204 	eoreq	r0, ip, r4, lsl #4
     7ac:	03020402 	movweq	r0, #9218	; 0x2402
     7b0:	0200664c 	andeq	r6, r0, #76, 12	; 0x4c00000
     7b4:	34030204 	strcc	r0, [r3], #-516	; 0xfffffdfc
     7b8:	69a548ba 	stmibvs	r5!, {r1, r3, r4, r5, r7, fp, lr}
     7bc:	0200314a 	andeq	r3, r0, #-2147483630	; 0x80000012
     7c0:	06f40104 	ldrbteq	r0, [r4], r4, lsl #2
     7c4:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     7c8:	bf030602 	svclt	0x00030602
     7cc:	02004a7f 	andeq	r4, r0, #520192	; 0x7f000
     7d0:	c3030204 	movwgt	r0, #12804	; 0x3204
     7d4:	02002e00 	andeq	r2, r0, #0, 28
     7d8:	bd030204 	sfmlt	f0, 4, [r3, #-16]
     7dc:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     7e0:	c1030204 	tstgt	r3, r4, lsl #4
     7e4:	02009e00 	andeq	r9, r0, #0, 28
     7e8:	bf030204 	svclt	0x00030204
     7ec:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     7f0:	c1030204 	tstgt	r3, r4, lsl #4
     7f4:	51804a00 	orrpl	r4, r0, r0, lsl #20
     7f8:	2cbc1369 	ldccs	3, cr1, [ip], #420	; 0x1a4
     7fc:	2c154e31 	ldccs	14, cr4, [r5], {49}	; 0x31
     800:	a24d8630 	subge	r8, sp, #48, 12	; 0x3000000
     804:	319f2f01 	orrscc	r2, pc, r1, lsl #30
     808:	11039f13 	tstne	r3, r3, lsl pc
     80c:	9e150382 	cdpls	3, 1, cr0, cr5, cr2, {4}
     810:	352e7903 	strcc	r7, [lr, #-2307]!	; 0xfffff6fd
     814:	2b2e7903 	blcs	b9ec28 <STACK_SIZE+0x39ec28>
     818:	312b314d 	teqcc	fp, sp, asr #2
     81c:	032e6f03 	teqeq	lr, #3, 30
     820:	4d4d2e0b 	stclmi	14, cr2, [sp, #-44]	; 0xffffffd4
     824:	344a7a03 	strbcc	r7, [sl], #-2563	; 0xfffff5fd
     828:	312e7a03 	teqcc	lr, r3, lsl #20
     82c:	7a032a35 	bvc	cb108 <IRQ_STACK_SIZE+0xc3108>
     830:	032c362e 	teqeq	ip, #48234496	; 0x2e00000
     834:	4c362e7a 	ldcmi	14, cr2, [r6], #-488	; 0xfffffe18
     838:	3048302c 	subcc	r3, r8, ip, lsr #32
     83c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     840:	66068401 	strvs	r8, [r6], -r1, lsl #8
     844:	02040200 	andeq	r0, r4, #0, 4
     848:	7ef00306 	cdpvc	3, 15, cr0, cr0, cr6, {0}
     84c:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     850:	01920302 	orrseq	r0, r2, r2, lsl #6
     854:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     858:	02002c02 	andeq	r2, r0, #512	; 0x200
     85c:	00300204 	eorseq	r0, r0, r4, lsl #4
     860:	2c020402 	cfstrscs	mvf0, [r2], {2}
     864:	02040200 	andeq	r0, r4, #0, 4
     868:	2e7ef003 	cdpcs	0, 7, cr15, cr14, cr3, {0}
     86c:	02040200 	andeq	r0, r4, #0, 4
     870:	2e019403 	cdpcs	4, 0, cr9, cr1, cr3, {0}
     874:	02040200 	andeq	r0, r4, #0, 4
     878:	2e7eec03 	cdpcs	12, 7, cr14, cr14, cr3, {0}
     87c:	02040200 	andeq	r0, r4, #0, 4
     880:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     884:	02040200 	andeq	r0, r4, #0, 4
     888:	4a7eee03 	bmi	1fbc09c <STACK_SIZE+0x17bc09c>
     88c:	02040200 	andeq	r0, r4, #0, 4
     890:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     894:	02040200 	andeq	r0, r4, #0, 4
     898:	4a7eee03 	bmi	1fbc0ac <STACK_SIZE+0x17bc0ac>
     89c:	02040200 	andeq	r0, r4, #0, 4
     8a0:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     8a4:	02040200 	andeq	r0, r4, #0, 4
     8a8:	4a7eee03 	bmi	1fbc0bc <STACK_SIZE+0x17bc0bc>
     8ac:	02040200 	andeq	r0, r4, #0, 4
     8b0:	2e019303 	cdpcs	3, 0, cr9, cr1, cr3, {0}
     8b4:	02040200 	andeq	r0, r4, #0, 4
     8b8:	2e7eed03 	cdpcs	13, 7, cr14, cr14, cr3, {0}
     8bc:	02040200 	andeq	r0, r4, #0, 4
     8c0:	2e019003 	cdpcs	0, 0, cr9, cr1, cr3, {0}
     8c4:	2e780388 	cdpcs	3, 7, cr0, cr8, cr8, {4}
     8c8:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     8cc:	032e0a03 	teqeq	lr, #12288	; 0x3000
     8d0:	034a4a15 	movteq	r4, #43541	; 0xaa15
     8d4:	29292e0a 	stmdbcs	r9!, {r1, r3, r9, sl, fp, sp}
     8d8:	322b314f 	eorcc	r3, fp, #-1073741805	; 0xc0000013
     8dc:	332e7703 	teqcc	lr, #786432	; 0xc0000
     8e0:	032e0b03 	teqeq	lr, #3072	; 0xc00
     8e4:	76032e7a 			; <UNDEFINED> instruction: 0x76032e7a
     8e8:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
     8ec:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     8f0:	4f2e7603 	svcmi	0x002e7603
     8f4:	322f4b51 	eorcc	r4, pc, #82944	; 0x14400
     8f8:	2f2d302c 	svccs	0x002d302c
     8fc:	2f2d2f2c 	svccs	0x002d2f2c
     900:	46324c31 			; <UNDEFINED> instruction: 0x46324c31
     904:	03c14632 	biceq	r4, r1, #52428800	; 0x3200000
     908:	015c0216 	cmpeq	ip, r6, lsl r2
     90c:	040200d7 	streq	r0, [r2], #-215	; 0xffffff29
     910:	4a06d801 	bmi	1b691c <IRQ_STACK_SIZE+0x1ae91c>
     914:	02040200 	andeq	r0, r4, #0, 4
     918:	7e9d0306 	cdpvc	3, 9, cr0, cr13, cr6, {0}
     91c:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     920:	01e50302 	mvneq	r0, r2, lsl #6
     924:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     928:	02002c02 	andeq	r2, r0, #512	; 0x200
     92c:	9d030204 	sfmls	f0, 4, [r3, #-16]
     930:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     934:	e3030204 	movw	r0, #12804	; 0x3204
     938:	02002e01 	andeq	r2, r0, #1, 28
     93c:	9d030204 	sfmls	f0, 4, [r3, #-16]
     940:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     944:	e3030204 	movw	r0, #12804	; 0x3204
     948:	de2c9e01 	cdple	14, 2, cr9, cr12, cr1, {0}
     94c:	04020083 	streq	r0, [r2], #-131	; 0xffffff7d
     950:	063e0801 	ldrteq	r0, [lr], -r1, lsl #16
     954:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     958:	94030602 	strls	r0, [r3], #-1538	; 0xfffff9fe
     95c:	0200667e 	andeq	r6, r0, #132120576	; 0x7e00000
     960:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     964:	02002e01 	andeq	r2, r0, #1, 28
     968:	002c0204 	eoreq	r0, ip, r4, lsl #4
     96c:	03020402 	movweq	r0, #9218	; 0x2402
     970:	004a7e94 	umaaleq	r7, sl, r4, lr
     974:	03020402 	movweq	r0, #9218	; 0x2402
     978:	002e01ec 	eoreq	r0, lr, ip, ror #3
     97c:	03020402 	movweq	r0, #9218	; 0x2402
     980:	004a7e94 	umaaleq	r7, sl, r4, lr
     984:	03020402 	movweq	r0, #9218	; 0x2402
     988:	2c9e01ec 	ldfcss	f0, [lr], {236}	; 0xec
     98c:	b8ba7403 	ldmlt	sl!, {r0, r1, sl, ip, sp, lr}
     990:	03f21703 	mvnseq	r1, #786432	; 0xc0000
     994:	4632665b 			; <UNDEFINED> instruction: 0x4632665b
     998:	09034632 	stmdbeq	r3, {r1, r4, r5, r9, sl, lr}
     99c:	78086482 	stmdavc	r8, {r1, r7, sl, sp, lr}
     9a0:	6a46daee 	bvs	11b7560 <STACK_SIZE+0x9b7560>
     9a4:	4ad61d03 	bmi	ff587db8 <IRQ_STACK_BASE+0xbb587db8>
     9a8:	464e6232 			; <UNDEFINED> instruction: 0x464e6232
     9ac:	7e86464e 	cdpvc	6, 8, cr4, cr6, cr14, {2}
     9b0:	2c020e03 	stccs	14, cr0, [r2], {3}
     9b4:	0200f301 	andeq	pc, r0, #67108864	; 0x4000000
     9b8:	06a00104 	strteq	r0, [r0], r4, lsl #2
     9bc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     9c0:	f9030602 			; <UNDEFINED> instruction: 0xf9030602
     9c4:	0200667d 	andeq	r6, r0, #131072000	; 0x7d00000
     9c8:	89030204 	stmdbhi	r3, {r2, r9}
     9cc:	02002e02 	andeq	r2, r0, #2, 28
     9d0:	002c0204 	eoreq	r0, ip, r4, lsl #4
     9d4:	03020402 	movweq	r0, #9218	; 0x2402
     9d8:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     9dc:	03020402 	movweq	r0, #9218	; 0x2402
     9e0:	002e0287 	eoreq	r0, lr, r7, lsl #5
     9e4:	03020402 	movweq	r0, #9218	; 0x2402
     9e8:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     9ec:	03020402 	movweq	r0, #9218	; 0x2402
     9f0:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     9f4:	0e039c9b 	mcreq	12, 0, r9, cr3, cr11, {4}
     9f8:	03ba699e 			; <UNDEFINED> instruction: 0x03ba699e
     9fc:	0333820b 	teqeq	r3, #-1342177280	; 0xb0000000
     a00:	0b032e70 	bleq	cc3c8 <IRQ_STACK_SIZE+0xc43c8>
     a04:	59034f2e 	stmdbpl	r3, {r1, r2, r3, r5, r8, r9, sl, fp, lr}
     a08:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
     a0c:	032e6903 	teqeq	lr, #49152	; 0xc000
     a10:	02008217 	andeq	r8, r0, #1879048193	; 0x70000001
     a14:	694d0104 	stmdbvs	sp, {r2, r8}^
     a18:	4b314b2d 	blmi	c536d4 <STACK_SIZE+0x4536d4>
     a1c:	2f2d2d2f 	svccs	0x002d2d2f
     a20:	2c2f2d2f 	stccs	13, cr2, [pc], #-188	; 96c <ABORT_STACK_SIZE+0x56c>
     a24:	8279032f 	rsbshi	r0, r9, #-1140850688	; 0xbc000000
     a28:	03661003 	cmneq	r6, #3
     a2c:	0a038256 	beq	e138c <IRQ_STACK_SIZE+0xd938c>
     a30:	f3013c02 			; <UNDEFINED> instruction: 0xf3013c02
     a34:	7df903a0 	ldclvc	3, cr0, [r9, #640]!	; 0x280
     a38:	0289039e 	addeq	r0, r9, #2013265922	; 0x78000002
     a3c:	f9032c2e 			; <UNDEFINED> instruction: 0xf9032c2e
     a40:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     a44:	f9032e02 			; <UNDEFINED> instruction: 0xf9032e02
     a48:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     a4c:	9b2c9e02 	blls	b2825c <STACK_SIZE+0x32825c>
     a50:	9e21039c 	mcrls	3, 1, r0, cr1, cr12, {4}
     a54:	03827503 	orreq	r7, r2, #12582912	; 0xc00000
     a58:	2a164a11 	bcs	5932a4 <IRQ_STACK_SIZE+0x58b2a4>
     a5c:	03820f03 	orreq	r0, r2, #3, 30
     a60:	0f032e71 	svceq	0x00032e71
     a64:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     a68:	d60d0301 	strle	r0, [sp], -r1, lsl #6
     a6c:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     a70:	03060204 	movweq	r0, #25092	; 0x6204
     a74:	002e7dbd 	strhteq	r7, [lr], -sp
     a78:	03020402 	movweq	r0, #9218	; 0x2402
     a7c:	009e02c3 	addseq	r0, lr, r3, asr #5
     a80:	03020402 	movweq	r0, #9218	; 0x2402
     a84:	004a7dbd 	strheq	r7, [sl], #-221	; 0xffffff23
     a88:	03020402 	movweq	r0, #9218	; 0x2402
     a8c:	2c4a02c3 	sfmcs	f0, 2, [sl], {195}	; 0xc3
     a90:	2c144d6d 	ldccs	13, cr4, [r4], {109}	; 0x6d
     a94:	034b6530 	movteq	r6, #46384	; 0xb530
     a98:	034a7e93 	movteq	r7, #44691	; 0xae93
     a9c:	03ba01ec 			; <UNDEFINED> instruction: 0x03ba01ec
     aa0:	034a7e94 	movteq	r7, #44692	; 0xae94
     aa4:	032e01f0 	teqeq	lr, #240, 2	; 0x3c
     aa8:	03667e90 	cmneq	r6, #144, 28	; 0x900
     aac:	036601f0 	cmneq	r6, #240, 2	; 0x3c
     ab0:	9c856610 	stcls	6, cr6, [r5], {16}
     ab4:	9b038430 	blls	e1b7c <IRQ_STACK_SIZE+0xd9b7c>
     ab8:	e6032e7d 			; <UNDEFINED> instruction: 0xe6032e7d
     abc:	9a032e02 	bls	cc2cc <IRQ_STACK_SIZE+0xc42cc>
     ac0:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     ac4:	9b032e02 	blls	cc2d4 <IRQ_STACK_SIZE+0xc42d4>
     ac8:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     acc:	032c2e02 	teqeq	ip, #2, 28
     ad0:	032e7d9d 	teqeq	lr, #10048	; 0x2740
     ad4:	302e02e3 	eorcc	r0, lr, r3, ror #5
     ad8:	7d990330 	ldcvc	3, cr0, [r9, #192]	; 0xc0
     adc:	02e3032e 	rsceq	r0, r3, #-1207959552	; 0xb8000000
     ae0:	7d9d0366 	ldcvc	3, cr0, [sp, #408]	; 0x198
     ae4:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     ae8:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     aec:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     af0:	7d97034a 	ldcvc	3, cr0, [r7, #296]	; 0x128
     af4:	02e9034a 	rsceq	r0, r9, #671088641	; 0x28000001
     af8:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     afc:	02eb032e 	rsceq	r0, fp, #-1207959552	; 0xb8000000
     b00:	7df50366 	ldclvc	3, cr0, [r5, #408]!	; 0x198
     b04:	01f5034a 	mvnseq	r0, sl, asr #6
     b08:	2ca08082 	stccs	0, cr8, [r0], #520	; 0x208
     b0c:	30312b4c 	eorscc	r2, r1, ip, asr #22
     b10:	2e7da903 	cdpcs	9, 7, cr10, cr13, cr3, {0}
     b14:	4a02d803 	bmi	b6b28 <IRQ_STACK_SIZE+0xaeb28>
     b18:	7da9032d 	stcvc	3, cr0, [r9, #180]!	; 0xb4
     b1c:	02d7032e 	sbcseq	r0, r7, #-1207959552	; 0xb8000000
     b20:	a703302e 	strge	r3, [r3, -lr, lsr #32]
     b24:	d7032e7d 	smlsdxle	r3, sp, lr, r2
     b28:	032c2e02 	teqeq	ip, #2, 28
     b2c:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     b30:	032e02d5 	teqeq	lr, #1342177293	; 0x5000000d
     b34:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     b38:	004a02d5 	ldrdeq	r0, [sl], #-37	; 0xffffffdb
     b3c:	03030402 	movweq	r0, #13314	; 0x3402
     b40:	004a7e8b 	subeq	r7, sl, fp, lsl #29
     b44:	03030402 	movweq	r0, #13314	; 0x3402
     b48:	032e0280 	teqeq	lr, #128, 4
     b4c:	2a864a0f 	bcs	fe193390 <IRQ_STACK_BASE+0xba193390>
     b50:	032d6b2e 	teqeq	sp, #47104	; 0xb800
     b54:	032e7f87 	teqeq	lr, #540	; 0x21c
     b58:	4f4a00f5 	svcmi	0x004a00f5
     b5c:	827fa803 	rsbshi	sl, pc, #196608	; 0x30000
     b60:	032e5e03 	teqeq	lr, #3, 28	; 0x30
     b64:	4f2e00f5 	svcmi	0x002e00f5
     b68:	2e7fad03 	cdpcs	13, 7, cr10, cr15, cr3, {0}
     b6c:	73033329 	movwvc	r3, #13097	; 0x3329
     b70:	4b2d699e 	blmi	b5b1f0 <STACK_SIZE+0x35b1f0>
     b74:	2d2f4b31 	fstmdbxcs	pc!, {d4-d27}	;@ Deprecated
     b78:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; acc <ABORT_STACK_SIZE+0x6cc>
     b7c:	79032d83 	stmdbvc	r3, {r0, r1, r7, r8, sl, fp, sp}
     b80:	00e3032e 	rsceq	r0, r3, lr, lsr #6
     b84:	7f830366 	svcvc	0x00830366
     b88:	020a034a 	andeq	r0, sl, #671088641	; 0x28000001
     b8c:	a0f30142 	rscsge	r0, r3, r2, asr #2
     b90:	9e7df903 	cdpls	9, 7, cr15, cr13, cr3, {0}
     b94:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     b98:	7df9032c 	ldclvc	3, cr0, [r9, #176]!	; 0xb0
     b9c:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     ba0:	7df9032e 	ldclvc	3, cr0, [r9, #184]!	; 0xb8
     ba4:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     ba8:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     bac:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     bb0:	e3038275 	movw	r8, #12917	; 0x3275
     bb4:	2c304a00 	ldccs	10, cr4, [r0], #-0
     bb8:	644c2c30 	strbvs	r2, [ip], #-3120	; 0xfffff3d0
     bbc:	0402f314 	streq	pc, [r2], #-788	; 0xfffffcec
     bc0:	79010100 	stmdbvc	r1, {r8}
     bc4:	02000000 	andeq	r0, r0, #0
     bc8:	00002f00 	andeq	r2, r0, r0, lsl #30
     bcc:	fb010200 	blx	413d6 <IRQ_STACK_SIZE+0x393d6>
     bd0:	01000d0e 	tsteq	r0, lr, lsl #26
     bd4:	00010101 	andeq	r0, r1, r1, lsl #2
     bd8:	00010000 	andeq	r0, r1, r0
     bdc:	6b000100 	blvs	fe4 <ABORT_STACK_SIZE+0xbe4>
     be0:	632e7965 	teqvs	lr, #1654784	; 0x194000
     be4:	00000000 	andeq	r0, r0, r0
     be8:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     bec:	645f6563 	ldrbvs	r6, [pc], #-1379	; bf4 <ABORT_STACK_SIZE+0x7f4>
     bf0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     bf4:	00682e72 	rsbeq	r2, r8, r2, ror lr
     bf8:	00000000 	andeq	r0, r0, r0
     bfc:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
     c00:	19400045 	stmdbne	r0, {r0, r2, r6}^
     c04:	6713a213 			; <UNDEFINED> instruction: 0x6713a213
     c08:	0200134d 	andeq	r1, r0, #872415233	; 0x34000001
     c0c:	2e060104 	adfcss	f0, f6, f4
     c10:	15318306 	ldrne	r8, [r1, #-774]!	; 0xfffffcfa
     c14:	01040200 	mrseq	r0, R12_usr
     c18:	a0062e06 	andge	r2, r6, r6, lsl #28
     c1c:	68831331 	stmvs	r3, {r0, r4, r5, r8, r9, ip}
     c20:	2f2d4ba2 	svccs	0x002d4ba2
     c24:	4b2e0f03 	blmi	b84838 <STACK_SIZE+0x384838>
     c28:	7203484c 	andvc	r4, r3, #76, 16	; 0x4c0000
     c2c:	302c692e 	eorcc	r6, ip, lr, lsr #18
     c30:	672f4c48 	strvs	r4, [pc, -r8, asr #24]!
     c34:	6d678384 	stclvs	3, cr8, [r7, #-528]!	; 0xfffffdf0
     c38:	024a7903 	subeq	r7, sl, #49152	; 0xc000
     c3c:	01010002 	tsteq	r1, r2
     c40:	00000033 	andeq	r0, r0, r3, lsr r0
     c44:	001c0002 	andseq	r0, ip, r2
     c48:	01020000 	mrseq	r0, (UNDEF: 2)
     c4c:	000d0efb 	strdeq	r0, [sp], -fp
     c50:	01010101 	tsteq	r1, r1, lsl #2
     c54:	01000000 	mrseq	r0, (UNDEF: 0)
     c58:	00010000 	andeq	r0, r1, r0
     c5c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     c60:	00000063 	andeq	r0, r0, r3, rrx
     c64:	05000000 	streq	r0, [r0, #-0]
     c68:	0046d002 	subeq	sp, r6, r2
     c6c:	a4131540 	ldrge	r1, [r3], #-1344	; 0xfffffac0
     c70:	0e021381 	cdpeq	3, 0, cr1, cr2, cr1, {4}
     c74:	d7010100 	strle	r0, [r1, -r0, lsl #2]
     c78:	02000000 	andeq	r0, r0, #0
     c7c:	00004700 	andeq	r4, r0, r0, lsl #14
     c80:	fb010200 	blx	4148a <IRQ_STACK_SIZE+0x3948a>
     c84:	01000d0e 	tsteq	r0, lr, lsl #26
     c88:	00010101 	andeq	r0, r1, r1, lsl #2
     c8c:	00010000 	andeq	r0, r1, r0
     c90:	6d000100 	stfvss	f0, [r0, #-0]
     c94:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     c98:	00000063 	andeq	r0, r0, r3, rrx
     c9c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     ca0:	5f656369 	svcpl	0x00656369
     ca4:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     ca8:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     cac:	00000000 	andeq	r0, r0, r0
     cb0:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     cb4:	0000682e 	andeq	r6, r0, lr, lsr #16
     cb8:	72700000 	rsbsvc	r0, r0, #0
     cbc:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
     cc0:	00682e73 	rsbeq	r2, r8, r3, ror lr
     cc4:	00000000 	andeq	r0, r0, r0
     cc8:	10020500 	andne	r0, r2, r0, lsl #10
     ccc:	03400047 	movteq	r0, #71	; 0x47
     cd0:	2b150122 	blcs	541160 <IRQ_STACK_SIZE+0x539160>
     cd4:	2b312b31 	blcs	c4b9a0 <STACK_SIZE+0x44b9a0>
     cd8:	00314731 	eorseq	r4, r1, r1, lsr r7
     cdc:	30020402 	andcc	r0, r2, r2, lsl #8
     ce0:	02040200 	andeq	r0, r4, #0, 4
     ce4:	04020064 	streq	r0, [r2], #-100	; 0xffffff9c
     ce8:	02003002 	andeq	r3, r0, #2
     cec:	002c0204 	eoreq	r0, ip, r4, lsl #4
     cf0:	31020402 	tstcc	r2, r2, lsl #8
     cf4:	02040200 	andeq	r0, r4, #0, 4
     cf8:	0e03522b 	cdpeq	2, 0, cr5, cr3, cr11, {1}
     cfc:	2e72032e 	cdpcs	3, 7, cr0, cr2, cr14, {1}
     d00:	2f672f4b 	svccs	0x00672f4b
     d04:	2b316830 	blcs	c5adcc <STACK_SIZE+0x45adcc>
     d08:	304b2d4c 	subcc	r2, fp, ip, asr #26
     d0c:	3429302d 	strtcc	r3, [r9], #-45	; 0xffffffd3
     d10:	672f302f 	strvs	r3, [pc, -pc, lsr #32]!
     d14:	4c67674c 	stclmi	7, cr6, [r7], #-304	; 0xfffffed0
     d18:	13036767 	movwne	r6, #14183	; 0x3767
     d1c:	00d72f4a 	sbcseq	r2, r7, sl, asr #30
     d20:	32010402 	andcc	r0, r1, #33554432	; 0x2000000
     d24:	01040200 	mrseq	r0, R12_usr
     d28:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
     d2c:	0200f301 	andeq	pc, r0, #67108864	; 0x4000000
     d30:	00f40104 	rscseq	r0, r4, r4, lsl #2
     d34:	2f010402 	svccs	0x00010402
     d38:	01040200 	mrseq	r0, R12_usr
     d3c:	02002108 	andeq	r2, r0, #8, 2
     d40:	00f30104 	rscseq	r0, r3, r4, lsl #2
     d44:	30010402 	andcc	r0, r1, r2, lsl #8
     d48:	01040200 	mrseq	r0, R12_usr
     d4c:	000c0267 	andeq	r0, ip, r7, ror #4
     d50:	01190101 	tsteq	r9, r1, lsl #2
     d54:	00020000 	andeq	r0, r2, r0
     d58:	000000cf 	andeq	r0, r0, pc, asr #1
     d5c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     d60:	0101000d 	tsteq	r1, sp
     d64:	00000101 	andeq	r0, r0, r1, lsl #2
     d68:	00000100 	andeq	r0, r0, r0, lsl #2
     d6c:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     d70:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     d74:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     d78:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     d7c:	756f535c 	strbvc	r5, [pc, #-860]!	; a28 <ABORT_STACK_SIZE+0x628>
     d80:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     d84:	2b472079 	blcs	11c8f70 <STACK_SIZE+0x9c8f70>
     d88:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     d8c:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; bc4 <ABORT_STACK_SIZE+0x7c4>
     d90:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     d94:	612f6363 	teqvs	pc, r3, ror #6
     d98:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     d9c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     da0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     da4:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
     da8:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
     dac:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     db0:	43006564 	movwmi	r6, #1380	; 0x564
     db4:	6f435c3a 	svcvs	0x00435c3a
     db8:	6f536564 	svcvs	0x00536564
     dbc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     dc0:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     dc4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     dc8:	20797265 	rsbscs	r7, r9, r5, ror #4
     dcc:	202b2b47 	eorcs	r2, fp, r7, asr #22
     dd0:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     dd4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     dd8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     ddc:	61652d65 	cmnvs	r5, r5, ror #26
     de0:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     de4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     de8:	00006564 	andeq	r6, r0, r4, ror #10
     dec:	5f626370 	svcpl	0x00626370
     df0:	6f6c6c61 	svcvs	0x006c6c61
     df4:	6f746163 	svcvs	0x00746163
     df8:	00632e72 	rsbeq	r2, r3, r2, ror lr
     dfc:	73000000 	movwvc	r0, #0
     e00:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
     e04:	00682e66 	rsbeq	r2, r8, r6, ror #28
     e08:	70000001 	andvc	r0, r0, r1
     e0c:	615f6263 	cmpvs	pc, r3, ror #4
     e10:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
     e14:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
     e18:	0000682e 	andeq	r6, r0, lr, lsr #16
     e1c:	74730000 	ldrbtvc	r0, [r3], #-0
     e20:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
     e24:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     e28:	00000000 	andeq	r0, r0, r0
     e2c:	49000205 	stmdbmi	r0, {r0, r2, r9}
     e30:	83184000 	tsthi	r8, #0
     e34:	2f302c51 	svccs	0x00302c51
     e38:	73033031 	movwvc	r3, #12337	; 0x3031
     e3c:	4a100382 	bmi	401c4c <IRQ_STACK_SIZE+0x3f9c4c>
     e40:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     e44:	70032e0b 	andvc	r2, r3, fp, lsl #28
     e48:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
     e4c:	4b2e7703 	blmi	b9ea60 <STACK_SIZE+0x39ea60>
     e50:	4a090336 	bmi	241b30 <IRQ_STACK_SIZE+0x239b30>
     e54:	2f2b312f 	svccs	0x002b312f
     e58:	4a75034b 	bmi	1d41b8c <STACK_SIZE+0x1541b8c>
     e5c:	2f302f2f 	svccs	0x00302f2f
     e60:	134a0b03 	movtne	r0, #43779	; 0xab03
     e64:	a1134c67 	tstge	r3, r7, ror #24
     e68:	0402a013 	streq	sl, [r2], #-19	; 0xffffffed
     e6c:	30010100 	andcc	r0, r1, r0, lsl #2
     e70:	02000001 	andeq	r0, r0, #1
     e74:	0000e900 	andeq	lr, r0, r0, lsl #18
     e78:	fb010200 	blx	41682 <IRQ_STACK_SIZE+0x39682>
     e7c:	01000d0e 	tsteq	r0, lr, lsl #26
     e80:	00010101 	andeq	r0, r1, r1, lsl #2
     e84:	00010000 	andeq	r0, r1, r0
     e88:	3a430100 	bcc	10c1290 <STACK_SIZE+0x8c1290>
     e8c:	646f435c 	strbtvs	r4, [pc], #-860	; e94 <ABORT_STACK_SIZE+0xa94>
     e90:	756f5365 	strbvc	r5, [pc, #-869]!	; b33 <ABORT_STACK_SIZE+0x733>
     e94:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     e98:	6f535c79 	svcvs	0x00535c79
     e9c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     ea0:	47207972 			; <UNDEFINED> instruction: 0x47207972
     ea4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     ea8:	2f657469 	svccs	0x00657469
     eac:	2f62696c 	svccs	0x0062696c
     eb0:	2f636367 	svccs	0x00636367
     eb4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     eb8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     ebc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     ec0:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
     ec4:	2f312e38 	svccs	0x00312e38
     ec8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     ecc:	00656475 	rsbeq	r6, r5, r5, ror r4
     ed0:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     ed4:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     ed8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     edc:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     ee0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     ee4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     ee8:	2b2b4720 	blcs	ad2b70 <STACK_SIZE+0x2d2b70>
     eec:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     ef0:	72612f65 	rsbvc	r2, r1, #404	; 0x194
     ef4:	6f6e2d6d 	svcvs	0x006e2d6d
     ef8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     efc:	2f696261 	svccs	0x00696261
     f00:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     f04:	00656475 	rsbeq	r6, r5, r5, ror r4
     f08:	6f727000 	svcvs	0x00727000
     f0c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     f10:	0000632e 	andeq	r6, r0, lr, lsr #6
     f14:	72700000 	rsbsvc	r0, r0, #0
     f18:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
     f1c:	00682e73 	rsbeq	r2, r8, r3, ror lr
     f20:	73000000 	movwvc	r0, #0
     f24:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
     f28:	00682e66 	rsbeq	r2, r8, r6, ror #28
     f2c:	70000001 	andvc	r0, r0, r1
     f30:	615f6263 	cmpvs	pc, r3, ror #4
     f34:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
     f38:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
     f3c:	0000682e 	andeq	r6, r0, lr, lsr #16
     f40:	616d0000 	cmnvs	sp, r0
     f44:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
     f48:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f4c:	65640000 	strbvs	r0, [r4, #-0]!
     f50:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     f54:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     f58:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     f5c:	00000068 	andeq	r0, r0, r8, rrx
     f60:	05000000 	streq	r0, [r0, #-0]
     f64:	0049e802 	subeq	lr, r9, r2, lsl #16
     f68:	2d2f1a40 	vstmdbcs	pc!, {s2-s65}
     f6c:	672f2d2f 	strvs	r2, [pc, -pc, lsr #26]!
     f70:	30484c86 	subcc	r4, r8, r6, lsl #25
     f74:	2e2c302c 	cdpcs	0, 2, cr3, cr12, cr12, {1}
     f78:	2f2d3030 	svccs	0x002d3030
     f7c:	7a03332f 	bvc	cdc40 <IRQ_STACK_SIZE+0xc5c40>
     f80:	2f29342e 	svccs	0x0029342e
     f84:	304f2c2f 	subcc	r2, pc, pc, lsr #24
     f88:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; edc <ABORT_STACK_SIZE+0xadc>
     f8c:	2c2f2f2f 	stccs	15, cr2, [pc], #-188	; ed8 <ABORT_STACK_SIZE+0xad8>
     f90:	2f494b6c 	svccs	0x00494b6c
     f94:	32492f4b 	subcc	r2, r9, #300	; 0x12c
     f98:	4b2f494b 	blmi	bd34cc <STACK_SIZE+0x3d34cc>
     f9c:	0202492f 	andeq	r4, r2, #770048	; 0xbc000
     fa0:	9d010100 	stflss	f0, [r1, #-0]
     fa4:	02000000 	andeq	r0, r0, #0
     fa8:	00006700 	andeq	r6, r0, r0, lsl #14
     fac:	fb010200 	blx	417b6 <IRQ_STACK_SIZE+0x397b6>
     fb0:	01000d0e 	tsteq	r0, lr, lsl #26
     fb4:	00010101 	andeq	r0, r1, r1, lsl #2
     fb8:	00010000 	andeq	r0, r1, r0
     fbc:	3a430100 	bcc	10c13c4 <STACK_SIZE+0x8c13c4>
     fc0:	646f435c 	strbtvs	r4, [pc], #-860	; fc8 <ABORT_STACK_SIZE+0xbc8>
     fc4:	756f5365 	strbvc	r5, [pc, #-869]!	; c67 <ABORT_STACK_SIZE+0x867>
     fc8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     fcc:	6f535c79 	svcvs	0x00535c79
     fd0:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     fd4:	47207972 			; <UNDEFINED> instruction: 0x47207972
     fd8:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     fdc:	2f657469 	svccs	0x00657469
     fe0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     fe4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     fe8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     fec:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     ff0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     ff4:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     ff8:	72000073 	andvc	r0, r0, #115	; 0x73
     ffc:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    1000:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
    1004:	00000000 	andeq	r0, r0, r0
    1008:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    100c:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1010:	00000001 	andeq	r0, r0, r1
    1014:	fc020500 	stc2	5, cr0, [r2], {-0}
    1018:	0340004a 	movteq	r0, #74	; 0x4a
    101c:	2a16010a 	bcs	58144c <IRQ_STACK_SIZE+0x57944c>
    1020:	872b3132 			; <UNDEFINED> instruction: 0x872b3132
    1024:	312b3145 	teqcc	fp, r5, asr #2
    1028:	322c3030 	eorcc	r3, ip, #48	; 0x30
    102c:	144d144d 	strbne	r1, [sp], #-1101	; 0xfffffbb3
    1030:	692f1369 	stmdbvs	pc!, {r0, r3, r5, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1034:	00316914 	eorseq	r6, r1, r4, lsl r9
    1038:	06020402 	streq	r0, [r2], -r2, lsl #8
    103c:	02bb069e 	adcseq	r0, fp, #165675008	; 0x9e00000
    1040:	01010004 	tsteq	r1, r4
    1044:	0000032e 	andeq	r0, r0, lr, lsr #6
    1048:	00300002 	eorseq	r0, r0, r2
    104c:	01020000 	mrseq	r0, (UNDEF: 2)
    1050:	000d0efb 	strdeq	r0, [sp], -fp
    1054:	01010101 	tsteq	r1, r1, lsl #2
    1058:	01000000 	mrseq	r0, (UNDEF: 0)
    105c:	00010000 	andeq	r0, r1, r0
    1060:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
    1064:	0000632e 	andeq	r6, r0, lr, lsr #6
    1068:	65640000 	strbvs	r0, [r4, #-0]!
    106c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    1070:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    1074:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    1078:	00000068 	andeq	r0, r0, r8, rrx
    107c:	05000000 	streq	r0, [r0, #-0]
    1080:	004bb002 	subeq	fp, fp, r2
    1084:	01260340 	teqeq	r6, r0, asr #6
    1088:	03011c03 	movweq	r1, #7171	; 0x1c03
    108c:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
    1090:	6666032e 	strbtvs	r0, [r6], -lr, lsr #6
    1094:	2e17034d 	cdpcs	3, 1, cr0, cr7, cr13, {2}
    1098:	032e6903 	teqeq	lr, #49152	; 0xc000
    109c:	6a032e17 	bvs	cc900 <IRQ_STACK_SIZE+0xc4900>
    10a0:	2e16032e 	cdpcs	3, 1, cr0, cr6, cr14, {1}
    10a4:	032e6a03 	teqeq	lr, #12288	; 0x3000
    10a8:	03832e17 	orreq	r2, r3, #368	; 0x170
    10ac:	83838264 	orrhi	r8, r3, #100, 4	; 0x40000006
    10b0:	2d2f8367 	stccs	3, cr8, [pc, #-412]!	; f1c <ABORT_STACK_SIZE+0xb1c>
    10b4:	1903314b 	stmdbne	r3, {r0, r1, r3, r6, r8, ip, sp}
    10b8:	66670301 	strbtvs	r0, [r7], -r1, lsl #6
    10bc:	302e1903 	eorcc	r1, lr, r3, lsl #18
    10c0:	039f672d 	orrseq	r6, pc, #11796480	; 0xb40000
    10c4:	5b032e0c 	blpl	cc8fc <IRQ_STACK_SIZE+0xc48fc>
    10c8:	1703302e 	strne	r3, [r3, -lr, lsr #32]
    10cc:	4a66032e 	bmi	1981d8c <STACK_SIZE+0x1181d8c>
    10d0:	23033067 	movwcs	r3, #12391	; 0x3067
    10d4:	2f4bbb2e 	svccs	0x004bbb2e
    10d8:	2d2f49a0 	stccs	9, cr4, [pc, #-640]!	; e60 <ABORT_STACK_SIZE+0xa60>
    10dc:	032e2403 	teqeq	lr, #50331648	; 0x3000000
    10e0:	16032e5d 			; <UNDEFINED> instruction: 0x16032e5d
    10e4:	660d032e 	strvs	r0, [sp], -lr, lsr #6
    10e8:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    10ec:	5c032e0c 	stcpl	14, cr2, [r3], {12}
    10f0:	4a16032e 	bmi	581db0 <IRQ_STACK_SIZE+0x579db0>
    10f4:	672f6767 	strvs	r6, [pc, -r7, ror #14]!
    10f8:	2f2f6736 	svccs	0x002f6736
    10fc:	b3033067 	movwlt	r3, #12391	; 0x3067
    1100:	d4032e7f 	strle	r2, [r3], #-3711	; 0xfffff181
    1104:	2cd94a00 	vldmiacs	r9, {s9-s8}
    1108:	a02f2f2f 	eorge	r2, pc, pc, lsr #30
    110c:	362d2f2d 	strtcc	r2, [sp], -sp, lsr #30
    1110:	6d2e7903 	stcvs	9, cr7, [lr, #-12]!
    1114:	2f2f2ca2 	svccs	0x002f2ca2
    1118:	2f2da02f 	svccs	0x002da02f
    111c:	2e0a032d 	cdpcs	3, 0, cr0, cr10, cr13, {1}
    1120:	682e7703 	stmdavs	lr!, {r0, r1, r8, r9, sl, ip, sp, lr}
    1124:	2e7f9803 	cdpcs	8, 7, cr9, cr15, cr3, {0}
    1128:	4a00ef03 	bmi	3cd3c <IRQ_STACK_SIZE+0x34d3c>
    112c:	672d339f 			; <UNDEFINED> instruction: 0x672d339f
    1130:	a02e0903 	eorge	r0, lr, r3, lsl #18
    1134:	032d2f2d 	teqeq	sp, #45, 30	; 0xb4
    1138:	032e7fba 	teqeq	lr, #744	; 0x2e8
    113c:	032e00c7 	teqeq	lr, #199	; 0xc7
    1140:	9f667fb9 	svcls	0x00667fb9
    1144:	2f4b2d2f 	svccs	0x004b2d2f
    1148:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
    114c:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1150:	2e00cb03 	vmlacs.f64	d12, d0, d3
    1154:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1158:	2e00cb03 	vmlacs.f64	d12, d0, d3
    115c:	2f2c2fa0 	svccs	0x002c2fa0
    1160:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
    1164:	03302c30 	teqeq	r0, #48, 24	; 0x3000
    1168:	be036637 	mcrlt	6, 0, r6, cr3, cr7, {1}
    116c:	134d667e 	movtne	r6, #54910	; 0xd67e
    1170:	13a283d7 			; <UNDEFINED> instruction: 0x13a283d7
    1174:	02002d84 	andeq	r2, r0, #132, 26	; 0x2100
    1178:	9f670104 	svcls	0x00670104
    117c:	15be1386 	ldrne	r1, [lr, #902]!	; 0x386
    1180:	01040200 	mrseq	r0, R12_usr
    1184:	bb064a06 	bllt	1939a4 <IRQ_STACK_SIZE+0x18b9a4>
    1188:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    118c:	2da02f01 	stccs	15, cr2, [r0, #4]!
    1190:	862f2d2f 	strthi	r2, [pc], -pc, lsr #26
    1194:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1198:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    119c:	002f49bd 	strhteq	r4, [pc], -sp
    11a0:	2f010402 	svccs	0x00010402
    11a4:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; f2c <ABORT_STACK_SIZE+0xb2c>
    11a8:	312f682f 	teqcc	pc, pc, lsr #16
    11ac:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    11b0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    11b4:	4b2d9f9f 	blmi	b69038 <STACK_SIZE+0x369038>
    11b8:	01040200 	mrseq	r0, R12_usr
    11bc:	036a9f2f 	cmneq	sl, #47, 30	; 0xbc
    11c0:	9fd70178 	svcls	0x00d70178
    11c4:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    11c8:	78039e09 	stmdavc	r3, {r0, r3, r9, sl, fp, ip, pc}
    11cc:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    11d0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    11d4:	2f9f3601 	svccs	0x009f3601
    11d8:	02004b2d 	andeq	r4, r0, #46080	; 0xb400
    11dc:	a12f0104 	teqge	pc, r4, lsl #2
    11e0:	302c302c 	eorcc	r3, ip, ip, lsr #32
    11e4:	00154d2f 	andseq	r4, r5, pc, lsr #26
    11e8:	06010402 	streq	r0, [r1], -r2, lsl #8
    11ec:	309f064a 	addscc	r0, pc, sl, asr #12
    11f0:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
    11f4:	2f010402 	svccs	0x00010402
    11f8:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; f80 <ABORT_STACK_SIZE+0xb80>
    11fc:	0015862f 	andseq	r8, r5, pc, lsr #12
    1200:	06010402 	streq	r0, [r1], -r2, lsl #8
    1204:	30a0064a 	adccc	r0, r0, sl, asr #12
    1208:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
    120c:	2f010402 	svccs	0x00010402
    1210:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; f98 <ABORT_STACK_SIZE+0xb98>
    1214:	312f682f 	teqcc	pc, pc, lsr #16
    1218:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    121c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1220:	332c309f 	teqcc	ip, #159	; 0x9f
    1224:	03513229 	cmpeq	r1, #-1879048190	; 0x90000002
    1228:	2f342e79 	svccs	0x00342e79
    122c:	4b2e7903 	blmi	b9f640 <STACK_SIZE+0x39f640>
    1230:	01040200 	mrseq	r0, R12_usr
    1234:	a02e0903 	eorge	r0, lr, r3, lsl #18
    1238:	2f2d2f2d 	svccs	0x002d2f2d
    123c:	7fb50386 	svcvc	0x00b50386
    1240:	2d9fd701 	ldccs	7, cr13, [pc, #4]	; 124c <ABORT_STACK_SIZE+0xe4c>
    1244:	cc032f4b 	stcgt	15, cr2, [r3], {75}	; 0x4b
    1248:	b5039e00 	strlt	r9, [r3, #-3584]	; 0xfffff200
    124c:	cb032e7f 	blgt	ccc50 <IRQ_STACK_SIZE+0xc4c50>
    1250:	b5032e00 	strlt	r2, [r3, #-3584]	; 0xfffff200
    1254:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
    1258:	cb030104 	blgt	c1670 <IRQ_STACK_SIZE+0xb9670>
    125c:	2fa02e00 	svccs	0x00a02e00
    1260:	002f2f2c 	eoreq	r2, pc, ip, lsr #30
    1264:	2f010402 	svccs	0x00010402
    1268:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    126c:	2d138630 	ldccs	6, cr8, [r3, #-192]	; 0xffffff40
    1270:	0d032c69 	stceq	12, cr2, [r3, #-420]	; 0xfffffe5c
    1274:	302f672e 	eorcc	r6, pc, lr, lsr #14
    1278:	674b2b2d 	strbvs	r2, [fp, -sp, lsr #22]
    127c:	03486967 	movteq	r6, #35175	; 0x8967
    1280:	4e2a2e75 	mcrmi	14, 1, r2, cr10, cr5, {3}
    1284:	67674b2a 	strbvs	r4, [r7, -sl, lsr #22]!
    1288:	67832f67 	strvs	r2, [r3, r7, ror #30]
    128c:	03660a03 	cmneq	r6, #12288	; 0x3000
    1290:	0d034a76 	vstreq	s8, [r3, #-472]	; 0xfffffe28
    1294:	0368152e 	cmneq	r8, #192937984	; 0xb800000
    1298:	03740811 	cmneq	r4, #1114112	; 0x110000
    129c:	3467ba75 	strbtcc	fp, [r7], #-2677	; 0xfffff58b
    12a0:	03832a83 	orreq	r2, r3, #536576	; 0x83000
    12a4:	f5032e0a 			; <UNDEFINED> instruction: 0xf5032e0a
    12a8:	9fd7017e 	svcls	0x00d7017e
    12ac:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    12b0:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
    12b4:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    12b8:	032e00cb 	teqeq	lr, #203	; 0xcb
    12bc:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    12c0:	a02e00cb 	eorge	r0, lr, fp, asr #1
    12c4:	2f2f2c2f 	svccs	0x002f2c2f
    12c8:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    12cc:	3703302c 	strcc	r3, [r3, -ip, lsr #32]
    12d0:	29178666 	ldmdbcs	r7, {r1, r2, r5, r6, r9, sl, pc}
    12d4:	2d342933 	ldccs	9, cr2, [r4, #-204]!	; 0xffffff34
    12d8:	01040200 	mrseq	r0, R12_usr
    12dc:	302f9f4b 	eorcc	r9, pc, fp, asr #30
    12e0:	332f2d2c 	teqcc	pc, #44, 26	; 0xb00
    12e4:	2d2f342d 	cfstrscs	mvf3, [pc, #-180]!	; 1238 <ABORT_STACK_SIZE+0xe38>
    12e8:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    12ec:	30a03101 	adccc	r3, r0, r1, lsl #2
    12f0:	4b2d2f2b 	blmi	b4cfa4 <STACK_SIZE+0x34cfa4>
    12f4:	4a7a0334 	bmi	1e81fcc <STACK_SIZE+0x1681fcc>
    12f8:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
    12fc:	009f3001 	addseq	r3, pc, r1
    1300:	2f010402 	svccs	0x00010402
    1304:	02040200 	andeq	r0, r4, #0, 4
    1308:	04020086 	streq	r0, [r2], #-134	; 0xffffff7a
    130c:	7a034802 	bvc	d331c <IRQ_STACK_SIZE+0xcb31c>
    1310:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    1314:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    1318:	174d4b9f 			; <UNDEFINED> instruction: 0x174d4b9f
    131c:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    1320:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    1324:	2f9f4b01 	svccs	0x009f4b01
    1328:	2f2d2c30 	svccs	0x002d2c30
    132c:	2f332d33 	svccs	0x00332d33
    1330:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    1334:	a0310104 	eorsge	r0, r1, r4, lsl #2
    1338:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    133c:	7a03344b 	bvc	ce470 <IRQ_STACK_SIZE+0xc6470>
    1340:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    1344:	9f300104 	svcls	0x00300104
    1348:	01040200 	mrseq	r0, R12_usr
    134c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1350:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    1354:	002c0204 	eoreq	r0, ip, r4, lsl #4
    1358:	30020402 	andcc	r0, r2, r2, lsl #8
    135c:	02040200 	andeq	r0, r4, #0, 4
    1360:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
    1364:	01040200 	mrseq	r0, R12_usr
    1368:	a0820c03 	addge	r0, r2, r3, lsl #24
    136c:	2f2d2f2d 	svccs	0x002d2f2d
    1370:	00040267 	andeq	r0, r4, r7, ror #4
    1374:	007a0101 	rsbseq	r0, sl, r1, lsl #2
    1378:	00020000 	andeq	r0, r2, r0
    137c:	00000031 	andeq	r0, r0, r1, lsr r0
    1380:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1384:	0101000d 	tsteq	r1, sp
    1388:	00000101 	andeq	r0, r0, r1, lsl #2
    138c:	00000100 	andeq	r0, r0, r0, lsl #2
    1390:	69740001 	ldmdbvs	r4!, {r0}^
    1394:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
    1398:	00000063 	andeq	r0, r0, r3, rrx
    139c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    13a0:	5f656369 	svcpl	0x00656369
    13a4:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    13a8:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	02050000 	andeq	r0, r5, #0
    13b4:	40005870 	andmi	r5, r0, r0, ror r8
    13b8:	2b311315 	blcs	c46014 <STACK_SIZE+0x446014>
    13bc:	03362b31 	teqeq	r6, #50176	; 0xc400
    13c0:	84672e78 	strbthi	r2, [r7], #-3704	; 0xfffff188
    13c4:	02008330 	andeq	r8, r0, #48, 6	; 0xc0000000
    13c8:	9f840104 	svcls	0x00840104
    13cc:	2d13864b 	ldccs	6, cr8, [r3, #-300]	; 0xfffffed4
    13d0:	2e130367 	cdpcs	3, 1, cr0, cr3, cr7, {3}
    13d4:	6f034830 	svcvs	0x00034830
    13d8:	312b312e 	teqcc	fp, lr, lsr #2
    13dc:	2e0a032b 	cdpcs	3, 0, cr0, cr10, cr11, {1}
    13e0:	67667603 	strbvs	r7, [r6, -r3, lsl #12]!
    13e4:	83683084 	cmnhi	r8, #132	; 0x84
    13e8:	6d672f84 	stclvs	15, cr2, [r7, #-528]!	; 0xfffffdf0
    13ec:	024a7903 	subeq	r7, sl, #49152	; 0xc000
    13f0:	01010002 	tsteq	r1, r2
    13f4:	00000284 	andeq	r0, r0, r4, lsl #5
    13f8:	01020002 	tsteq	r2, r2
    13fc:	01020000 	mrseq	r0, (UNDEF: 2)
    1400:	000d0efb 	strdeq	r0, [sp], -fp
    1404:	01010101 	tsteq	r1, r1, lsl #2
    1408:	01000000 	mrseq	r0, (UNDEF: 0)
    140c:	43010000 	movwmi	r0, #4096	; 0x1000
    1410:	6f435c3a 	svcvs	0x00435c3a
    1414:	6f536564 	svcvs	0x00536564
    1418:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    141c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    1420:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1424:	20797265 	rsbscs	r7, r9, r5, ror #4
    1428:	202b2b47 	eorcs	r2, fp, r7, asr #22
    142c:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    1430:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1434:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1438:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    143c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    1440:	61652d65 	cmnvs	r5, r5, ror #26
    1444:	342f6962 	strtcc	r6, [pc], #-2402	; 144c <ABORT_STACK_SIZE+0x104c>
    1448:	312e382e 	teqcc	lr, lr, lsr #16
    144c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1450:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1454:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    1458:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    145c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1460:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1464:	756f535c 	strbvc	r5, [pc, #-860]!	; 1110 <ABORT_STACK_SIZE+0xd10>
    1468:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    146c:	2b472079 	blcs	11c9658 <STACK_SIZE+0x9c9658>
    1470:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    1474:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    1478:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    147c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1480:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1484:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1488:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    148c:	61750000 	cmnvs	r5, r0
    1490:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    1494:	00000000 	andeq	r0, r0, r0
    1498:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    149c:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    14a0:	00000100 	andeq	r0, r0, r0, lsl #2
    14a4:	61647473 	smcvs	18243	; 0x4743
    14a8:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
    14ac:	00000100 	andeq	r0, r0, r0, lsl #2
    14b0:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    14b4:	645f6563 	ldrbvs	r6, [pc], #-1379	; 14bc <ABORT_STACK_SIZE+0x10bc>
    14b8:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    14bc:	00682e72 	rsbeq	r2, r8, r2, ror lr
    14c0:	73000000 	movwvc	r0, #0
    14c4:	6f696474 	svcvs	0x00696474
    14c8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14cc:	74730000 	ldrbtvc	r0, [r3], #-0
    14d0:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    14d4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14d8:	74730000 	ldrbtvc	r0, [r3], #-0
    14dc:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
    14e0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14e4:	623c0000 	eorsvs	r0, ip, #0
    14e8:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
    14ec:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	70797463 	rsbsvc	r7, r9, r3, ror #8
    14f8:	00682e65 	rsbeq	r2, r8, r5, ror #28
    14fc:	00000002 	andeq	r0, r0, r2
    1500:	b0020500 	andlt	r0, r2, r0, lsl #10
    1504:	15400059 	strbne	r0, [r0, #-89]	; 0xffffffa7
    1508:	03010a03 	movweq	r0, #6659	; 0x1a03
    150c:	03344a7a 	teqeq	r4, #499712	; 0x7a000
    1510:	032a2e7a 	teqeq	sl, #1952	; 0x7a0
    1514:	302c2e0a 	eorcc	r2, ip, sl, lsl #28
    1518:	032e7603 	teqeq	lr, #3145728	; 0x300000
    151c:	7a032e0a 	bvc	ccd4c <IRQ_STACK_SIZE+0xc4d4c>
    1520:	2e0b034a 	cdpcs	3, 0, cr0, cr11, cr10, {2}
    1524:	2a2f302a 	bcs	bcd5d4 <STACK_SIZE+0x3cd5d4>
    1528:	4b2e7a03 	blmi	b9fd3c <STACK_SIZE+0x39fd3c>
    152c:	83848483 	orrhi	r8, r4, #-2097152000	; 0x83000000
    1530:	2f2f2fd8 	svccs	0x002f2fd8
    1534:	0013a12f 	andseq	sl, r3, pc, lsr #2
    1538:	4f010402 	svcmi	0x00010402
    153c:	020046d7 	andeq	r4, r0, #225443840	; 0xd700000
    1540:	4a060104 	bmi	181958 <IRQ_STACK_SIZE+0x179958>
    1544:	136d9f06 	cmnne	sp, #6, 30
    1548:	77032f2d 	strvc	r2, [r3, -sp, lsr #30]
    154c:	002d2f4a 	eoreq	r2, sp, sl, asr #30
    1550:	2c020402 	cfstrscs	mvf0, [r2], {2}
    1554:	67339f4f 	ldrvs	r9, [r3, -pc, asr #30]!
    1558:	9f4a7603 	svcls	0x004a7603
    155c:	a24a0c03 	subge	r0, sl, #768	; 0x300
    1560:	2f65172a 	svccs	0x0065172a
    1564:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1568:	2b676677 	blcs	19daf4c <STACK_SIZE+0x11daf4c>
    156c:	03339f4f 	teqeq	r3, #316	; 0x13c
    1570:	6b03660c 	blvs	dada8 <IRQ_STACK_SIZE+0xd2da8>
    1574:	17039f4a 	strne	r9, [r3, -sl, asr #30]
    1578:	0200134a 	andeq	r1, r0, #671088641	; 0x28000001
    157c:	4a060104 	bmi	181994 <IRQ_STACK_SIZE+0x179994>
    1580:	4d2f9f06 	stcmi	15, cr9, [pc, #-24]!	; 1570 <ABORT_STACK_SIZE+0x1170>
    1584:	314b8313 	cmpcc	fp, r3, lsl r3
    1588:	492f2c30 	stmdbmi	pc!, {r4, r5, sl, fp, sp}	; <UNPREDICTABLE>
    158c:	46314b2e 	ldrtmi	r4, [r1], -lr, lsr #22
    1590:	2f2f4b2f 	svccs	0x002f4b2f
    1594:	d82ca02f 	stmdale	ip!, {r0, r1, r2, r3, r5, sp, pc}
    1598:	30364c2c 	eorscc	r4, r6, ip, lsr #24
    159c:	2e7a0348 	cdpcs	3, 7, cr0, cr10, cr8, {2}
    15a0:	036c6783 	cmneq	ip, #34340864	; 0x20c0000
    15a4:	09034a7a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r9, fp, lr}
    15a8:	4a61032e 	bmi	1842268 <STACK_SIZE+0x1042268>
    15ac:	2e2e1f03 	cdpcs	15, 2, cr1, cr14, cr3, {0}
    15b0:	2e5e0331 	mrccs	3, 2, r0, cr14, cr1, {1}
    15b4:	032e6803 	teqeq	lr, #196608	; 0x30000
    15b8:	039f2e18 	orrseq	r2, pc, #24, 28	; 0x180
    15bc:	034c4a21 	movteq	r4, #51745	; 0xca21
    15c0:	c9034a41 	stmdbgt	r3, {r0, r6, r9, fp, lr}
    15c4:	b7032e00 	strlt	r2, [r3, -r0, lsl #28]
    15c8:	9f334a7f 	svcls	0x00334a7f
    15cc:	3e039f46 	cdpcc	15, 0, cr9, cr3, cr6, {2}
    15d0:	2d2f4c4a 	stccs	12, cr4, [pc, #-296]!	; 14b0 <ABORT_STACK_SIZE+0x10b0>
    15d4:	03660a03 	cmneq	r6, #12288	; 0x3000
    15d8:	a14a7fb5 	strhge	r7, [sl, #-245]	; 0xffffff0b
    15dc:	039f4c2c 	orrseq	r4, pc, #44, 24	; 0x2c00
    15e0:	036600cc 	cmneq	r6, #204	; 0xcc
    15e4:	52038277 	andpl	r8, r3, #1879048199	; 0x70000007
    15e8:	2e37032e 	cdpcs	3, 3, cr0, cr7, cr14, {1}
    15ec:	03017703 	movweq	r7, #5891	; 0x1703
    15f0:	68032e52 	stmdavs	r3, {r1, r4, r6, r9, sl, fp, sp}
    15f4:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
    15f8:	4a21039f 	bmi	84247c <STACK_SIZE+0x4247c>
    15fc:	4a41034c 	bmi	1042334 <STACK_SIZE+0x842334>
    1600:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    1604:	4a7fb703 	bmi	1fef218 <STACK_SIZE+0x17ef218>
    1608:	9f469f33 	svcls	0x00469f33
    160c:	4c4a3e03 	mcrrmi	14, 0, r3, sl, cr3
    1610:	0a032d2f 	beq	ccad4 <IRQ_STACK_SIZE+0xc4ad4>
    1614:	7fb50366 	svcvc	0x00b50366
    1618:	4c2ca14a 	stfmid	f2, [ip], #-296	; 0xfffffed8
    161c:	00d7039f 	smullseq	r0, r7, pc, r3	; <UNPREDICTABLE>
    1620:	2f2d4d4a 	svccs	0x002d4d4a
    1624:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1628:	72032e0d 	andvc	r2, r3, #13, 28	; 0xd0
    162c:	2e14034a 	cdpcs	3, 1, cr0, cr4, cr10, {2}
    1630:	31302c68 	teqcc	r0, r8, ror #24
    1634:	0b032d86 	bleq	ccc54 <IRQ_STACK_SIZE+0xc4c54>
    1638:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    163c:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1640:	19034a69 	stmdbne	r3, {r0, r3, r5, r6, r9, fp, lr}
    1644:	78036e82 	stmdavc	r3, {r1, r7, r9, sl, fp, sp, lr}
    1648:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    164c:	302f302e 	eorcc	r3, pc, lr, lsr #32
    1650:	0c03292c 	stceq	9, cr2, [r3], {44}	; 0x2c
    1654:	6a036966 	bvs	dbbf4 <IRQ_STACK_SIZE+0xd3bf4>
    1658:	034b4c4a 	movteq	r4, #48202	; 0xbc4a
    165c:	02004a13 	andeq	r4, r0, #77824	; 0x13000
    1660:	58030104 	stmdapl	r3, {r2, r8}
    1664:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    1668:	02006901 	andeq	r6, r0, #16384	; 0x4000
    166c:	002d0104 	eoreq	r0, sp, r4, lsl #2
    1670:	2c010402 	cfstrscs	mvf0, [r1], {2}
    1674:	024a0903 	subeq	r0, sl, #49152	; 0xc000
    1678:	01010004 	tsteq	r1, r4
    167c:	00000098 	muleq	r0, r8, r0
    1680:	00250002 	eoreq	r0, r5, r2
    1684:	01020000 	mrseq	r0, (UNDEF: 2)
    1688:	000d0efb 	strdeq	r0, [sp], -fp
    168c:	01010101 	tsteq	r1, r1, lsl #2
    1690:	01000000 	mrseq	r0, (UNDEF: 0)
    1694:	00010000 	andeq	r0, r1, r0
    1698:	5f6d7361 	svcpl	0x006d7361
    169c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    16a0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    16a4:	0000732e 	andeq	r7, r0, lr, lsr #6
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	5fe00205 	svcpl	0x00e00205
    16b0:	0d034000 	stceq	0, cr4, [r3, #-0]
    16b4:	2f2f2f01 	svccs	0x002f2f01
    16b8:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    16bc:	2f2f2f2f 	svccs	0x002f2f2f
    16c0:	2f332f33 	svccs	0x00332f33
    16c4:	2f2e0a03 	svccs	0x002e0a03
    16c8:	2f2e0a03 	svccs	0x002e0a03
    16cc:	2f2e0a03 	svccs	0x002e0a03
    16d0:	2f2e0a03 	svccs	0x002e0a03
    16d4:	2f2e0a03 	svccs	0x002e0a03
    16d8:	2f2e0a03 	svccs	0x002e0a03
    16dc:	2f2e0a03 	svccs	0x002e0a03
    16e0:	0c032f36 	stceq	15, cr2, [r3], {54}	; 0x36
    16e4:	2f2f312e 	svccs	0x002f312e
    16e8:	302f2f31 	eorcc	r2, pc, r1, lsr pc	; <UNPREDICTABLE>
    16ec:	312f3131 	teqcc	pc, r1, lsr r1	; <UNPREDICTABLE>
    16f0:	0b03312f 	bleq	cdbb4 <IRQ_STACK_SIZE+0xc5bb4>
    16f4:	312f2f2e 	teqcc	pc, lr, lsr #30
    16f8:	31312f2f 	teqcc	r1, pc, lsr #30
    16fc:	31312f2f 	teqcc	r1, pc, lsr #30
    1700:	2f362f2f 	svccs	0x00362f2f
    1704:	2f2f362f 	svccs	0x002f362f
    1708:	c5032f2f 	strgt	r2, [r3, #-3887]	; 0xfffff0d1
    170c:	03342e7e 	teqeq	r4, #2016	; 0x7e0
    1710:	022e00e6 	eoreq	r0, lr, #230	; 0xe6
    1714:	01010002 	tsteq	r1, r2
    1718:	00000186 	andeq	r0, r0, r6, lsl #3
    171c:	001e0002 	andseq	r0, lr, r2
    1720:	01020000 	mrseq	r0, (UNDEF: 2)
    1724:	000d0efb 	strdeq	r0, [sp], -fp
    1728:	01010101 	tsteq	r1, r1, lsl #2
    172c:	01000000 	mrseq	r0, (UNDEF: 0)
    1730:	00010000 	andeq	r0, r1, r0
    1734:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
    1738:	00732e61 	rsbseq	r2, r3, r1, ror #28
    173c:	00000000 	andeq	r0, r0, r0
    1740:	fc020500 	stc2	5, cr0, [r2], {-0}
    1744:	1a400060 	bne	10018cc <STACK_SIZE+0x8018cc>
    1748:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    174c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1750:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1754:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1758:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    175c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1760:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1764:	2f2f2f2f 	svccs	0x002f2f2f
    1768:	2f322f2f 	svccs	0x00322f2f
    176c:	2f2f2f2f 	svccs	0x002f2f2f
    1770:	2f2f322f 	svccs	0x002f322f
    1774:	2f2f322f 	svccs	0x002f322f
    1778:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    177c:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1780:	2f2f342f 	svccs	0x002f342f
    1784:	2f2f322f 	svccs	0x002f322f
    1788:	2f2f322f 	svccs	0x002f322f
    178c:	2f2f322f 	svccs	0x002f322f
    1790:	2f2f352f 	svccs	0x002f352f
    1794:	2f332f2f 	svccs	0x00332f2f
    1798:	2f2f2f32 	svccs	0x002f2f32
    179c:	2f2f2f32 	svccs	0x002f2f32
    17a0:	2f2f2f32 	svccs	0x002f2f32
    17a4:	2f2f2f32 	svccs	0x002f2f32
    17a8:	2f2f2f32 	svccs	0x002f2f32
    17ac:	2f2f2f32 	svccs	0x002f2f32
    17b0:	2f2f2f32 	svccs	0x002f2f32
    17b4:	2f2f2f32 	svccs	0x002f2f32
    17b8:	2f2f2f32 	svccs	0x002f2f32
    17bc:	2f2f2f32 	svccs	0x002f2f32
    17c0:	2f2f2f32 	svccs	0x002f2f32
    17c4:	2f2f2f32 	svccs	0x002f2f32
    17c8:	2f2f2f32 	svccs	0x002f2f32
    17cc:	2f2f2f32 	svccs	0x002f2f32
    17d0:	2f2f2f32 	svccs	0x002f2f32
    17d4:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    17d8:	2f332f2f 	svccs	0x00332f2f
    17dc:	2f322f33 	svccs	0x00322f33
    17e0:	2f2f322f 	svccs	0x002f322f
    17e4:	2f2f322f 	svccs	0x002f322f
    17e8:	2f2f332f 	svccs	0x002f332f
    17ec:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    17f0:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    17f4:	2f332f2f 	svccs	0x00332f2f
    17f8:	332f322f 	teqcc	pc, #-268435454	; 0xf0000002
    17fc:	2f2f332f 	svccs	0x002f332f
    1800:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    1804:	2f332f2f 	svccs	0x00332f2f
    1808:	2f322f33 	svccs	0x00322f33
    180c:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1810:	2f2f322f 	svccs	0x002f322f
    1814:	2f322f33 	svccs	0x00322f33
    1818:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    181c:	2f2f332f 	svccs	0x002f332f
    1820:	2f2f332f 	svccs	0x002f332f
    1824:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1828:	342f332f 	strtcc	r3, [pc], #-815	; 1830 <ABORT_STACK_SIZE+0x1430>
    182c:	15032f2f 	strne	r2, [r3, #-3887]	; 0xfffff0d1
    1830:	2f2f2f2e 	svccs	0x002f2f2e
    1834:	2f2f2f2f 	svccs	0x002f2f2f
    1838:	2f2f2f2f 	svccs	0x002f2f2f
    183c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1840:	2f2f2f2f 	svccs	0x002f2f2f
    1844:	2f2f3430 	svccs	0x002f3430
    1848:	2f2f2f2f 	svccs	0x002f2f2f
    184c:	2f2f2f2f 	svccs	0x002f2f2f
    1850:	2f302f2f 	svccs	0x00302f2f
    1854:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1858:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    185c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1860:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    1864:	2f34302f 	svccs	0x0034302f
    1868:	2f2f3330 	svccs	0x002f3330
    186c:	2f302f2f 	svccs	0x00302f2f
    1870:	2f2f2f2f 	svccs	0x002f2f2f
    1874:	2f2f2f30 	svccs	0x002f2f30
    1878:	2f2f2f2f 	svccs	0x002f2f2f
    187c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1880:	2f2f2f2f 	svccs	0x002f2f2f
    1884:	2f2f2f2f 	svccs	0x002f2f2f
    1888:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
    188c:	03312e6e 	teqeq	r1, #1760	; 0x6e0
    1890:	332f2e15 	teqcc	pc, #336	; 0x150
    1894:	2f2f332f 	svccs	0x002f332f
    1898:	2f2f302f 	svccs	0x002f302f
    189c:	0002022f 	andeq	r0, r2, pc, lsr #4
    18a0:	00b50101 	adcseq	r0, r5, r1, lsl #2
    18a4:	00020000 	andeq	r0, r2, r0
    18a8:	0000001d 	andeq	r0, r0, sp, lsl r0
    18ac:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    18b0:	0101000d 	tsteq	r1, sp
    18b4:	00000101 	andeq	r0, r0, r1, lsl #2
    18b8:	00000100 	andeq	r0, r0, r0, lsl #2
    18bc:	72630001 	rsbvc	r0, r3, #1
    18c0:	732e3074 	teqvc	lr, #116	; 0x74
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	02050000 	andeq	r0, r5, #0
    18cc:	40000000 	andmi	r0, r0, r0
    18d0:	2f010d03 	svccs	0x00010d03
    18d4:	2f2f2f2f 	svccs	0x002f2f2f
    18d8:	09032f2f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
    18dc:	2f2f2f2e 	svccs	0x002f2f2e
    18e0:	2f2f2f2f 	svccs	0x002f2f2f
    18e4:	0c032f2f 	stceq	15, cr2, [r3], {47}	; 0x2f
    18e8:	2f2f2f2e 	svccs	0x002f2f2e
    18ec:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    18f0:	2f2f2f2f 	svccs	0x002f2f2f
    18f4:	2f31302f 	svccs	0x0031302f
    18f8:	2f2f2f2f 	svccs	0x002f2f2f
    18fc:	2f2f322f 	svccs	0x002f322f
    1900:	2f2f2f2f 	svccs	0x002f2f2f
    1904:	2f2f2f2f 	svccs	0x002f2f2f
    1908:	2f2e0c03 	svccs	0x002e0c03
    190c:	2f2f362f 	svccs	0x002f362f
    1910:	312f312f 	teqcc	pc, pc, lsr #2
    1914:	032f322f 	teqeq	pc, #-268435454	; 0xf0000002
    1918:	2f2f2e10 	svccs	0x002f2e10
    191c:	2f322f2f 	svccs	0x00322f2f
    1920:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    1924:	2f2f2e0b 	svccs	0x002f2e0b
    1928:	322f2f30 	eorcc	r2, pc, #48, 30	; 0xc0
    192c:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1930:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1934:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    1938:	7ed30332 	mrcvc	3, 6, r0, cr3, cr2, {1}
    193c:	0330302e 	teqeq	r0, #46	; 0x2e
    1940:	14032e30 	strne	r2, [r3], #-3632	; 0xfffff1d0
    1944:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    1948:	362e2003 	strtcc	r2, [lr], -r3
    194c:	2f2e0f03 	svccs	0x002e0f03
    1950:	312e0d03 	teqcc	lr, r3, lsl #26
    1954:	02023131 	andeq	r3, r2, #1073741836	; 0x4000000c
    1958:	Address 0x00001958 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
   4:	53495f31 	movtpl	r5, #40753	; 0x9f31
   8:	69540052 	ldmdbvs	r4, {r1, r4, r6}^
   c:	3072656d 	rsbscc	r6, r2, sp, ror #10
  10:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
  14:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  18:	74786574 	ldrbtvc	r6, [r8], #-1396	; 0xfffffa8c
  1c:	6977735f 	ldmdbvs	r7!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
  20:	00686374 	rsbeq	r6, r8, r4, ror r3
  24:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
  28:	6c61465f 	stclvs	6, cr4, [r1], #-380	; 0xfffffe84
  2c:	535f7475 	cmppl	pc, #1962934272	; 0x75000000
  30:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
  34:	61760073 	cmnvs	r6, r3, ror r0
  38:	0065756c 	rsbeq	r7, r5, ip, ror #10
  3c:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
  40:	6263705f 	rsbvs	r7, r3, #95	; 0x5f
  44:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
  48:	49470072 	stmdbmi	r7, {r1, r4, r5, r6}^
  4c:	72575f43 	subsvc	r5, r7, #268	; 0x10c
  50:	5f657469 	svcpl	0x00657469
  54:	00494f45 	subeq	r4, r9, r5, asr #30
  58:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
  5c:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
  60:	6f687300 	svcvs	0x00687300
  64:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	5f746547 	svcpl	0x00746547
  78:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
  7c:	5f747865 	svcpl	0x00747865
  80:	5f646e41 	svcpl	0x00646e41
  84:	74697753 	strbtvc	r7, [r9], #-1875	; 0xfffff8ad
  88:	53006863 	movwpl	r6, #2147	; 0x863
  8c:	415f7465 	cmpmi	pc, r5, ror #8
  90:	00444953 	subeq	r4, r4, r3, asr r9
  94:	6f626144 	svcvs	0x00626144
  98:	485f7472 	ldmdami	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  9c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  a0:	53007265 	movwpl	r7, #613	; 0x265
  a4:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
  a8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  ac:	565f7265 	ldrbpl	r7, [pc], -r5, ror #4
  b0:	6f746365 	svcvs	0x00746365
  b4:	64730072 	ldrbtvs	r0, [r3], #-114	; 0xffffff8e
  b8:	5f64725f 	svcpl	0x0064725f
  bc:	66667562 	strbtvs	r7, [r6], -r2, ror #10
  c0:	665f7265 	ldrbvs	r7, [pc], -r5, ror #4
  c4:	0067616c 	rsbeq	r6, r7, ip, ror #2
  c8:	695f6473 	ldmdbvs	pc, {r0, r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
  cc:	7265736e 	rsbvc	r7, r5, #-1207959551	; 0xb8000001
  d0:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
  d4:	55006761 	strpl	r6, [r0, #-1889]	; 0xfffff89f
  d8:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
  dc:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  e0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  e4:	736e7500 	cmnvc	lr, #0, 10
  e8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ec:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  f0:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
  f4:	5f544241 	svcpl	0x00544241
  f8:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
  fc:	64415f74 	strbvs	r5, [r1], #-3956	; 0xfffff08c
 100:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
 104:	454c0073 	strbmi	r0, [ip, #-115]	; 0xffffff8d
 108:	69445f44 	stmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
 10c:	616c7073 	smcvs	50947	; 0xc703
 110:	78450079 	stmdavc	r5, {r0, r3, r4, r5, r6}^
 114:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d
 118:	2e6e6f69 	cdpcs	15, 6, cr6, cr14, cr9, {3}
 11c:	69540063 	ldmdbvs	r4, {r0, r1, r5, r6}^
 120:	3072656d 	rsbscc	r6, r2, sp, ror #10
 124:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 128:	5f647300 	svcpl	0x00647300
 12c:	625f7277 	subsvs	r7, pc, #1879048199	; 0x70000007
 130:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 134:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
 138:	53006761 	movwpl	r6, #1889	; 0x761
 13c:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 140:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 144:	50007265 	andpl	r7, r0, r5, ror #4
 148:	5f544241 	svcpl	0x00544241
 14c:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
 150:	64415f74 	strbvs	r5, [r1], #-3956	; 0xfffff08c
 154:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
 158:	49470073 	stmdbmi	r7, {r0, r1, r4, r5, r6}^
 15c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 160:	5f726165 	svcpl	0x00726165
 164:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 168:	5f676e69 	svcpl	0x00676e69
 16c:	61656c43 	cmnvs	r5, r3, asr #24
 170:	65670072 	strbvs	r0, [r7, #-114]!	; 0xffffff8e
 174:	656e5f74 	strbvs	r5, [lr, #-3956]!	; 0xfffff08c
 178:	705f7478 	subsvc	r7, pc, r8, ror r4	; <UNPREDICTABLE>
 17c:	615f6263 	cmpvs	pc, r3, ror #4
 180:	6c007264 	sfmvs	f7, 4, [r0], {100}	; 0x64
 184:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 188:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 18c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 190:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 194:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 198:	6f430074 	svcvs	0x00430074
 19c:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
 1a0:	73614254 	cmnvc	r1, #84, 4	; 0x40000005
 1a4:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
 1a8:	20432055 	subcs	r2, r3, r5, asr r0
 1ac:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 1b0:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
 1b4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1b8:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
 1bc:	612d7865 	teqvs	sp, r5, ror #16
 1c0:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	; 0xffffff1c
 1c4:	616f6c66 	cmnvs	pc, r6, ror #24
 1c8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 1cc:	6f733d69 	svcvs	0x00733d69
 1d0:	70667466 	rsbvc	r7, r6, r6, ror #8
 1d4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1d8:	6e3d7570 	mrcvs	5, 1, r7, cr13, cr0, {3}
 1dc:	2d6e6f65 	stclcs	15, cr6, [lr, #-404]!	; 0xfffffe6c
 1e0:	76706676 			; <UNDEFINED> instruction: 0x76706676
 1e4:	6d2d2034 	stcvs	0, cr2, [sp, #-208]!	; 0xffffff30
 1e8:	73637061 	cmnvc	r3, #97	; 0x61
 1ec:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 1f0:	20334f2d 	eorscs	r4, r3, sp, lsr #30
 1f4:	6f6e662d 	svcvs	0x006e662d
 1f8:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 1fc:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 200:	75662d20 	strbvc	r2, [r6, #-3360]!	; 0xfffff2e0
 204:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 208:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
 20c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 210:	74662d20 	strbtvc	r2, [r6], #-3360	; 0xfffff2e0
 214:	2d656572 	cfstr64cs	mvdx6, [r5, #-456]!	; 0xfffffe38
 218:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 21c:	7a69726f 	bvc	1a5cbe0 <STACK_SIZE+0x125cbe0>
 220:	662d2065 	strtvs	r2, [sp], -r5, rrx
 224:	65657274 	strbvs	r7, [r5, #-628]!	; 0xfffffd8c
 228:	6365762d 	cmnvs	r5, #47185920	; 0x2d00000
 22c:	69726f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 230:	2d72657a 	cfldr64cs	mvdx6, [r2, #-488]!	; 0xfffffe18
 234:	62726576 	rsbsvs	r6, r2, #494927872	; 0x1d800000
 238:	3d65736f 	stclcc	3, cr7, [r5, #-444]!	; 0xfffffe44
 23c:	662d2030 			; <UNDEFINED> instruction: 0x662d2030
 240:	732d6f6e 	teqvc	sp, #440	; 0x1b8
 244:	63697274 	cmnvs	r9, #116, 4	; 0x40000007
 248:	6c612d74 	stclvs	13, cr2, [r1], #-464	; 0xfffffe30
 24c:	69736169 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, sp, lr}^
 250:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
 254:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; c4 <NOINT+0x4>
 258:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 25c:	73006e6f 	movwvc	r6, #3695	; 0xe6f
 260:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xfffff597
 264:	00657079 	rsbeq	r7, r5, r9, ror r0
 268:	745f6473 	ldrbvc	r6, [pc], #-1139	; 270 <NOINT+0x1b0>
 26c:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
 270:	6c006761 	stcvs	7, cr6, [r0], {97}	; 0x61
 274:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 278:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 27c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 280:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
 284:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 288:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 28c:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
 290:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 294:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
 298:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
 29c:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
 2a0:	6b736544 	blvs	1cd97b8 <STACK_SIZE+0x14d97b8>
 2a4:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
 2a8:	746f6f62 	strbtvc	r6, [pc], #-3938	; 2b0 <NOINT+0x1f0>
 2ac:	706d6163 	rsbvc	r6, sp, r3, ror #2
 2b0:	5c736f20 	ldclpl	15, cr6, [r3], #-128	; 0xffffff80
 2b4:	535f474c 	cmppl	pc, #76, 14	; 0x1300000
 2b8:	6f425f57 	svcvs	0x00425f57
 2bc:	6163746f 	cmnvs	r3, pc, ror #8
 2c0:	4f5f706d 	svcmi	0x005f706d
 2c4:	30305c53 	eorscc	r5, r0, r3, asr ip
 2c8:	534f2e32 	movtpl	r2, #65074	; 0xfe32
 2cc:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
 2d0:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
 2d4:	41500065 	cmpmi	r0, r5, rrx
 2d8:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
 2dc:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
 2e0:	6174535f 	cmnvs	r4, pc, asr r3
 2e4:	00737574 	rsbseq	r7, r3, r4, ror r5
 2e8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 2ec:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 2f0:	43500074 	cmpmi	r0, #116	; 0x74
 2f4:	44415f42 	strbmi	r5, [r1], #-3906	; 0xfffff0be
 2f8:	65720052 	ldrbvs	r0, [r2, #-82]!	; 0xffffffae
 2fc:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0xfffff699
 300:	00737265 	rsbseq	r7, r3, r5, ror #4
 304:	5f525349 	svcpl	0x00525349
 308:	74636556 	strbtvc	r6, [r3], #-1366	; 0xfffffaaa
 30c:	4b00726f 	blmi	1ccd0 <IRQ_STACK_SIZE+0x14cd0>
 310:	5f337965 	svcpl	0x00337965
 314:	00525349 	subseq	r5, r2, r9, asr #6
 318:	6f626150 	svcvs	0x00626150
 31c:	485f7472 	ldmdami	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 320:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 324:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
 328:	31747261 	cmncc	r4, r1, ror #4
 32c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 330:	0066746e 	rsbeq	r7, r6, lr, ror #8
 334:	43484453 	movtmi	r4, #33875	; 0x8453
 338:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 33c:	5f647300 	svcpl	0x00647300
 340:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 344:	5f646e61 	svcpl	0x00646e61
 348:	706d6f63 	rsbvc	r6, sp, r3, ror #30
 34c:	6574656c 	ldrbvs	r6, [r4, #-1388]!	; 0xfffffa94
 350:	616c665f 	cmnvs	ip, pc, asr r6
 354:	6f430067 	svcvs	0x00430067
 358:	61766e49 	cmnvs	r6, r9, asr #28
 35c:	6164696c 	cmnvs	r4, ip, ror #18
 360:	43446574 	movtmi	r6, #17780	; 0x4574
 364:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 368:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 36c:	324c0078 	subcc	r0, ip, #120	; 0x78
 370:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 374:	416e6165 	cmnmi	lr, r5, ror #2
 378:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 37c:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 380:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 384:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 388:	00796157 	rsbseq	r6, r9, r7, asr r1
 38c:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
 390:	6d4d7469 	cfstrdvs	mvd7, [sp, #-420]	; 0xfffffe5c
 394:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 398:	324c314c 	subcc	r3, ip, #76, 2
 39c:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 3a0:	6f430065 	svcvs	0x00430065
 3a4:	50746547 	rsbspl	r6, r4, r7, asr #10
 3a8:	6f726641 	svcvs	0x00726641
 3ac:	0041566d 	subeq	r5, r1, sp, ror #12
 3b0:	5f43324c 	svcpl	0x0043324c
 3b4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 3b8:	6500656c 	strvs	r6, [r0, #-1388]	; 0xfffffa94
 3bc:	6f6e7978 	svcvs	0x006e7978
 3c0:	6d735f73 	ldclvs	15, cr5, [r3, #-460]!	; 0xfffffe34
 3c4:	6f430063 	svcvs	0x00430063
 3c8:	61736944 	cmnvs	r3, r4, asr #18
 3cc:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
 3d0:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 3d4:	65725068 	ldrbvs	r5, [r2, #-104]!	; 0xffffff98
 3d8:	74636964 	strbtvc	r6, [r3], #-2404	; 0xfffff69c
 3dc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 3e0:	6d754e6e 	ldclvs	14, cr4, [r5, #-440]!	; 0xfffffe48
 3e4:	6553664f 	ldrbvs	r6, [r3, #-1615]	; 0xfffff9b1
 3e8:	324c0063 	subcc	r0, ip, #99	; 0x63
 3ec:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 3f0:	416e6165 	cmnmi	lr, r5, ror #2
 3f4:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 3f8:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 3fc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 400:	0041505f 	subeq	r5, r1, pc, asr r0
 404:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 408:	52534f74 	subspl	r4, r3, #116, 30	; 0x1d0
 40c:	50646165 	rsbpl	r6, r4, r5, ror #2
 410:	6f430041 	svcvs	0x00430041
 414:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0xfffffab9
 418:	57726573 			; <UNDEFINED> instruction: 0x57726573
 41c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 420:	43004150 	movwmi	r4, #336	; 0x150
 424:	616e456f 	cmnvs	lr, pc, ror #10
 428:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
 42c:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 430:	6f430065 	svcvs	0x00430065
 434:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
 438:	314c5f74 	hvccc	50676	; 0xc5f4
 43c:	7500324c 	strvc	r3, [r0, #-588]	; 0xfffffdb4
 440:	74536156 	ldrbvc	r6, [r3], #-342	; 0xfffffeaa
 444:	00747261 	rsbseq	r7, r4, r1, ror #4
 448:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 44c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 450:	50324c65 	eorspl	r4, r2, r5, ror #24
 454:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 458:	48686374 	stmdami	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}^
 45c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 460:	5f43324c 	svcpl	0x0043324c
 464:	61656c43 	cmnvs	r5, r3, asr #24
 468:	41505f6e 	cmpmi	r0, lr, ror #30
 46c:	43324c00 	teqmi	r2, #0, 24
 470:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
 474:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 478:	5f657461 	svcpl	0x00657461
 47c:	006c6c41 	rsbeq	r6, ip, r1, asr #24
 480:	72747461 	rsbsvc	r7, r4, #1627389952	; 0x61000000
 484:	61567500 	cmpvs	r6, r0, lsl #10
 488:	00646e45 	rsbeq	r6, r4, r5, asr #28
 48c:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 490:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 494:	7250324c 	subsvc	r3, r0, #76, 4	; 0xc0000004
 498:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
 49c:	69486863 	stmdbvs	r8, {r0, r1, r5, r6, fp, sp, lr}^
 4a0:	4c00746e 	cfstrsmi	mvf7, [r0], {110}	; 0x6e
 4a4:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 4a8:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 4ac:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 4b0:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 4b4:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 4b8:	41565f65 	cmpmi	r6, r5, ror #30
 4bc:	536f4300 	cmnpl	pc, #0, 6
 4c0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 4c4:	41756d4d 	cmnmi	r5, sp, asr #26
 4c8:	314c646e 	cmpcc	ip, lr, ror #8
 4cc:	6143324c 	cmpvs	r3, ip, asr #4
 4d0:	00656863 	rsbeq	r6, r5, r3, ror #16
 4d4:	6c436f43 	mcrrvs	15, 4, r6, r3, cr3
 4d8:	416e6165 	cmnmi	lr, r5, ror #2
 4dc:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 4e0:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 4e4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 4e8:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 4ec:	6e496568 	cdpvs	5, 4, cr6, cr9, cr8, {3}
 4f0:	00786564 	rsbseq	r6, r8, r4, ror #10
 4f4:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 4f8:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 4fc:	61434965 	cmpvs	r3, r5, ror #18
 500:	00656863 	rsbeq	r6, r5, r3, ror #16
 504:	5f43324c 	svcpl	0x0043324c
 508:	61736944 	cmnvs	r3, r4, asr #18
 50c:	00656c62 	rsbeq	r6, r5, r2, ror #24
 510:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
 514:	4300632e 	movwmi	r6, #814	; 0x32e
 518:	616e456f 	cmnvs	lr, pc, ror #10
 51c:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
 520:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 524:	65725068 	ldrbvs	r5, [r2, #-104]!	; 0xffffff98
 528:	74636964 	strbtvc	r6, [r3], #-2404	; 0xfffff69c
 52c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 530:	54546f43 	ldrbpl	r6, [r4], #-3907	; 0xfffff0bd
 534:	5f746553 	svcpl	0x00746553
 538:	4300314c 	movwmi	r3, #332	; 0x14c
 53c:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
 540:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 544:	00756d4d 	rsbseq	r6, r5, sp, asr #26
 548:	5f43324c 	svcpl	0x0043324c
 54c:	61656c43 	cmnvs	r5, r3, asr #24
 550:	61575f6e 	cmpvs	r7, lr, ror #30
 554:	6f430079 	svcvs	0x00430079
 558:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0xfffffab9
 55c:	52726573 	rsbspl	r6, r2, #482344960	; 0x1cc00000
 560:	50646165 	rsbpl	r6, r4, r5, ror #2
 564:	6f430041 	svcvs	0x00430041
 568:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 56c:	6d4d656c 	cfstr64vs	mvdx6, [sp, #-432]	; 0xfffffe50
 570:	6f430075 	svcvs	0x00430075
 574:	61766e49 	cmnvs	r6, r9, asr #28
 578:	6164696c 	cmnvs	r4, ip, ror #18
 57c:	614d6574 	hvcvs	54868	; 0xd654
 580:	6c546e69 	mrrcvs	14, 6, r6, r4, cr9
 584:	324c0062 	subcc	r0, ip, #98	; 0x62
 588:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 58c:	416e6165 	cmnmi	lr, r5, ror #2
 590:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 594:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 598:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 59c:	7961575f 	stmdbvc	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 5a0:	61507500 	cmpvs	r0, r0, lsl #10
 5a4:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 5a8:	324c0074 	subcc	r0, ip, #116	; 0x74
 5ac:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 5b0:	5f6e6165 	svcpl	0x006e6165
 5b4:	57746553 			; <UNDEFINED> instruction: 0x57746553
 5b8:	43007961 	movwmi	r7, #2401	; 0x961
 5bc:	6f74536f 	svcvs	0x0074536f
 5c0:	756d4d70 	strbvc	r4, [sp, #-3440]!	; 0xfffff290
 5c4:	4c646e41 	stclmi	14, cr6, [r4], #-260	; 0xfffffefc
 5c8:	43324c31 	teqmi	r2, #12544	; 0x3100
 5cc:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 5d0:	43324c00 	teqmi	r2, #0, 24
 5d4:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
 5d8:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 5dc:	5f657461 	svcpl	0x00657461
 5e0:	4c004150 	stfmis	f4, [r0], {80}	; 0x50
 5e4:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 5e8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 5ec:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 5f0:	61575f65 	cmpvs	r7, r5, ror #30
 5f4:	324c0079 	subcc	r0, ip, #121	; 0x79
 5f8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 5fc:	416e6165 	cmnmi	lr, r5, ror #2
 600:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 604:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 608:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 60c:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 610:	546f4300 	strbtpl	r4, [pc], #-768	; 618 <ABORT_STACK_SIZE+0x218>
 614:	74655354 	strbtvc	r5, [r5], #-852	; 0xfffffcac
 618:	4c314c5f 	ldcmi	12, cr4, [r1], #-380	; 0xfffffe84
 61c:	70615f32 	rsbvc	r5, r1, r2, lsr pc
 620:	53003170 	movwpl	r3, #368	; 0x170
 624:	72547465 	subsvc	r7, r4, #1694498816	; 0x65000000
 628:	54736e61 	ldrbtpl	r6, [r3], #-3681	; 0xfffff19f
 62c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 630:	536f4300 	cmnpl	pc, #0, 6
 634:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 638:	41756d4d 	cmnmi	r5, sp, asr #26
 63c:	4344646e 	movtmi	r6, #17518	; 0x446e
 640:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 644:	43324c00 	teqmi	r2, #0, 24
 648:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 64c:	415f6e61 	cmpmi	pc, r1, ror #28
 650:	4c006c6c 	stcmi	12, cr6, [r0], {108}	; 0x6c
 654:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 658:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 65c:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 660:	41565f65 	cmpmi	r6, r5, ror #30
 664:	536f4300 	cmnpl	pc, #0, 6
 668:	6f447465 	svcvs	0x00447465
 66c:	6e69616d 	powvsez	f6, f1, #5.0
 670:	456f4300 	strbmi	r4, [pc, #-768]!	; 378 <NOINT+0x2b8>
 674:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 678:	61434965 	cmpvs	r3, r5, ror #18
 67c:	00656863 	rsbeq	r6, r5, r3, ror #16
 680:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
 684:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
 688:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
 68c:	70615f65 	rsbvc	r5, r1, r5, ror #30
 690:	43003170 	movwmi	r3, #368	; 0x170
 694:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 698:	7257534f 	subsvc	r5, r7, #1006632961	; 0x3c000001
 69c:	50657469 	rsbpl	r7, r5, r9, ror #8
 6a0:	6f430041 	svcvs	0x00430041
 6a4:	61736944 	cmnvs	r3, r4, asr #18
 6a8:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
 6ac:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 6b0:	6f430065 	svcvs	0x00430065
 6b4:	61766e49 	cmnvs	r6, r9, asr #28
 6b8:	6164696c 	cmnvs	r4, ip, ror #18
 6bc:	43496574 	movtmi	r6, #38260	; 0x9574
 6c0:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 6c4:	43324c00 	teqmi	r2, #0, 24
 6c8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 6cc:	565f6e61 	ldrbpl	r6, [pc], -r1, ror #28
 6d0:	72700041 	rsbsvc	r0, r0, #65	; 0x41
 6d4:	49006f69 	stmdbmi	r0, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 6d8:	41494343 	cmpmi	r9, r3, asr #6
 6dc:	49470052 	stmdbmi	r7, {r1, r4, r6}^
 6e0:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 6e4:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 6e8:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 6ec:	4d5f7974 	ldclmi	9, cr7, [pc, #-464]	; 524 <ABORT_STACK_SIZE+0x124>
 6f0:	006b7361 	rsbeq	r7, fp, r1, ror #6
 6f4:	5f757063 	svcpl	0x00757063
 6f8:	5f746e69 	svcpl	0x00746e69
 6fc:	49006469 	stmdbmi	r0, {r0, r3, r5, r6, sl, sp, lr}
 700:	43494343 	movtmi	r4, #37699	; 0x9343
 704:	43490052 	movtmi	r0, #36946	; 0x9052
 708:	45534944 	ldrbmi	r4, [r3, #-2372]	; 0xfffff6bc
 70c:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 710:	43494443 	movtmi	r4, #37955	; 0x9443
 714:	006e5245 	rsbeq	r5, lr, r5, asr #4
 718:	5f434947 	svcpl	0x00434947
 71c:	5f746553 	svcpl	0x00746553
 720:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 724:	70757272 	rsbsvc	r7, r5, r2, ror r2
 728:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 72c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 730:	49007974 	stmdbmi	r0, {r2, r4, r5, r6, r8, fp, ip, sp, lr}
 734:	43494443 	movtmi	r4, #37955	; 0x9443
 738:	00305250 	eorseq	r5, r0, r0, asr r2
 73c:	5f434947 	svcpl	0x00434947
 740:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 744:	70757272 	rsbsvc	r7, r5, r2, ror r2
 748:	69445f74 	stmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 74c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 750:	49470065 	stmdbmi	r7, {r0, r2, r5, r6}^
 754:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 758:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 75c:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
 760:	5f726f73 	svcpl	0x00726f73
 764:	67726154 			; <UNDEFINED> instruction: 0x67726154
 768:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 76c:	50494443 	subpl	r4, r9, r3, asr #8
 770:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 774:	50494443 	subpl	r4, r9, r3, asr #8
 778:	00305254 	eorseq	r5, r0, r4, asr r2
 77c:	45434349 	strbmi	r4, [r3, #-841]	; 0xfffffcb7
 780:	0052494f 	subseq	r4, r2, pc, asr #18
 784:	69757063 	ldmdbvs	r5!, {r0, r1, r5, r6, ip, sp, lr}^
 788:	49470064 	stmdbmi	r7, {r2, r5, r6}^
 78c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 790:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 794:	5f747075 	svcpl	0x00747075
 798:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 79c:	4700656c 	strmi	r6, [r0, -ip, ror #10]
 7a0:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
 7a4:	5f646165 	svcpl	0x00646165
 7a8:	41544e49 	cmpmi	r4, r9, asr #28
 7ac:	49004b43 	stmdbmi	r0, {r0, r1, r6, r8, r9, fp, lr}
 7b0:	53494443 	movtpl	r4, #37955	; 0x9443
 7b4:	006e5245 	rsbeq	r5, lr, r5, asr #4
 7b8:	2e636967 	cdpcs	9, 6, cr6, cr3, cr7, {3}
 7bc:	43490063 	movtmi	r0, #36963	; 0x9063
 7c0:	45434944 	strbmi	r4, [r3, #-2372]	; 0xfffff6bc
 7c4:	47003052 	smlsdmi	r0, r2, r0, r3
 7c8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
 7cc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
 7d0:	5f657461 	svcpl	0x00657461
 7d4:	00494753 	subeq	r4, r9, r3, asr r7
 7d8:	50434349 	subpl	r4, r3, r9, asr #6
 7dc:	4700524d 	strmi	r5, [r0, -sp, asr #4]
 7e0:	445f4349 	ldrbmi	r4, [pc], #-841	; 7e8 <ABORT_STACK_SIZE+0x3e8>
 7e4:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
 7e8:	74756269 	ldrbtvc	r6, [r5], #-617	; 0xfffffd97
 7ec:	455f726f 	ldrbmi	r7, [pc, #-623]	; 585 <ABORT_STACK_SIZE+0x185>
 7f0:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 7f4:	70630065 	rsbvc	r0, r3, r5, rrx
 7f8:	74696275 	strbtvc	r6, [r9], #-629	; 0xfffffd8b
 7fc:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 800:	74006469 	strvc	r6, [r0], #-1129	; 0xfffffb97
 804:	67657261 	strbvs	r7, [r5, -r1, ror #4]!
 808:	6c696674 	stclvs	6, cr6, [r9], #-464	; 0xfffffe30
 80c:	00726574 	rsbseq	r6, r2, r4, ror r5
 810:	5f434947 	svcpl	0x00434947
 814:	5f555043 	svcpl	0x00555043
 818:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 81c:	63616672 	cmnvs	r1, #119537664	; 0x7200000
 820:	6e455f65 	cdpvs	15, 4, cr5, cr5, cr5, {3}
 824:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 828:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 82c:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 830:	61480073 	hvcvs	32771	; 0x8003
 834:	6261546e 	rsbvs	r5, r1, #1845493760	; 0x6e000000
 838:	4100656c 	tstmi	r0, ip, ror #10
 83c:	69577272 	ldmdbvs	r7, {r1, r4, r5, r6, r9, ip, sp, lr}^
 840:	666e496e 	strbtvs	r4, [lr], -lr, ror #18
 844:	634c006f 	movtvs	r0, #49263	; 0xc06f
 848:	6c435f64 	mcrrvs	15, 6, r5, r3, cr4
 84c:	63535f72 	cmpvs	r3, #456	; 0x1c8
 850:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
 854:	73626100 	cmnvc	r2, #0, 2
 858:	5f700066 	svcpl	0x00700066
 85c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 860:	5f700078 	svcpl	0x00700078
 864:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 868:	6f6a0079 	svcvs	0x006a0079
 86c:	4c00676e 	stcmi	7, cr6, [r0], {110}	; 0x6e
 870:	575f6463 	ldrbpl	r6, [pc, -r3, ror #8]
 874:	495f6e69 	ldmdbmi	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 878:	0074696e 	rsbseq	r6, r4, lr, ror #18
 87c:	5f64634c 	svcpl	0x0064634c
 880:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 884:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
 888:	6f435f6b 	svcvs	0x00435f6b
 88c:	00726f6c 	rsbseq	r6, r2, ip, ror #30
 890:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
 894:	634c006c 	movtvs	r0, #49260	; 0xc06c
 898:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 89c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 8a0:	6172445f 	cmnvs	r2, pc, asr r4
 8a4:	72465f77 	subvc	r5, r6, #476	; 0x1dc
 8a8:	5f656d61 	svcpl	0x00656d61
 8ac:	66667542 	strbtvs	r7, [r6], -r2, asr #10
 8b0:	76007265 	strvc	r7, [r0], -r5, ror #4
 8b4:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
 8b8:	0066746e 	rsbeq	r7, r6, lr, ror #8
 8bc:	5f64634c 	svcpl	0x0064634c
 8c0:	5f746547 	svcpl	0x00746547
 8c4:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 8c8:	634c006c 	movtvs	r0, #49260	; 0xc06c
 8cc:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 8d0:	495f7761 	ldmdbmi	pc, {r0, r5, r6, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 8d4:	6567616d 	strbvs	r6, [r7, #-365]!	; 0xfffffe93
 8d8:	74796200 	ldrbtvc	r6, [r9], #-512	; 0xfffffe00
 8dc:	705f7365 	subsvc	r7, pc, r5, ror #6
 8e0:	705f7265 	subsvc	r7, pc, r5, ror #4
 8e4:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 8e8:	61726700 	cmnvs	r2, r0, lsl #14
 8ec:	63696870 	cmnvs	r9, #112, 16	; 0x700000
 8f0:	00632e73 	rsbeq	r2, r3, r3, ror lr
 8f4:	5f64634c 	svcpl	0x0064634c
 8f8:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 8fc:	4154535f 	cmpmi	r4, pc, asr r3
 900:	4c004b43 	stcmi	11, cr4, [r0], {67}	; 0x43
 904:	425f6463 	subsmi	r6, pc, #1660944384	; 0x63000000
 908:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 90c:	73656e74 	cmnvc	r5, #116, 28	; 0x740
 910:	6f435f73 	svcvs	0x00435f73
 914:	6f72746e 	svcvs	0x0072746e
 918:	634c006c 	movtvs	r0, #49260	; 0xc06c
 91c:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 920:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 924:	6300504d 	movwvs	r5, #77	; 0x4d
 928:	00326f68 	eorseq	r6, r2, r8, ror #30
 92c:	6d746962 	ldclvs	9, cr6, [r4, #-392]!	; 0xfffffe78
 930:	006b7361 	rsbeq	r7, fp, r1, ror #6
 934:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
 938:	6f6c0074 	svcvs	0x006c0074
 93c:	7000706f 	andvc	r7, r0, pc, rrx
 940:	4664634c 	strbtmi	r6, [r4], -ip, asr #6
 944:	73750062 	cmnvc	r5, #98	; 0x62
 948:	5f006365 	svcpl	0x00006365
 94c:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 950:	61765f63 	cmnvs	r6, r3, ror #30
 954:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 958:	666f0074 			; <UNDEFINED> instruction: 0x666f0074
 95c:	74657366 	strbtvc	r7, [r5], #-870	; 0xfffffc9a
 960:	4e495700 	cdpmi	7, 4, cr5, cr9, cr0, {0}
 964:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
 968:	54535f4f 	ldrbpl	r5, [r3], #-3919	; 0xfffff0b1
 96c:	67617000 	strbvs	r7, [r1, -r0]!
 970:	69775f65 	ldmdbvs	r7!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 974:	00687464 	rsbeq	r7, r8, r4, ror #8
 978:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
 97c:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
 980:	6e69775f 	mcrvs	7, 3, r7, cr9, cr15, {2}
 984:	44434c00 	strbmi	r4, [r3], #-3072	; 0xfffff400
 988:	6f6c435f 	svcvs	0x006c435f
 98c:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 990:	0074696e 	rsbseq	r6, r4, lr, ror #18
 994:	5f66666f 	svcpl	0x0066666f
 998:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 99c:	696d5f00 	stmdbvs	sp!, {r8, r9, sl, fp, ip, lr}^
 9a0:	656c6464 	strbvs	r6, [ip, #-1124]!	; 0xfffffb9c
 9a4:	72747300 	rsbsvc	r7, r4, #0, 6
 9a8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 9ac:	5f6e6977 	svcpl	0x006e6977
 9b0:	76006469 	strvc	r6, [r0], -r9, ror #8
 9b4:	7a69735f 	bvc	1a5d738 <STACK_SIZE+0x125d738>
 9b8:	76007865 	strvc	r7, [r0], -r5, ror #16
 9bc:	7a69735f 	bvc	1a5d740 <STACK_SIZE+0x125d740>
 9c0:	64007965 	strvs	r7, [r0], #-2405	; 0xfffff69b
 9c4:	00617461 	rsbeq	r7, r1, r1, ror #8
 9c8:	5f64634c 	svcpl	0x0064634c
 9cc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 9d0:	72724100 	rsbsvc	r4, r2, #0, 2
 9d4:	65536246 	ldrbvs	r6, [r3, #-582]	; 0xfffffdba
 9d8:	5f5f006c 	svcpl	0x005f006c
 9dc:	4c007061 	stcmi	0, cr7, [r0], {97}	; 0x61
 9e0:	505f6463 	subspl	r6, pc, r3, ror #8
 9e4:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
 9e8:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 9ec:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 9f0:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 9f4:	0066746e 	rsbeq	r7, r6, lr, ror #8
 9f8:	5f64634c 	svcpl	0x0064634c
 9fc:	5f746547 	svcpl	0x00746547
 a00:	6f666e49 	svcvs	0x00666e49
 a04:	504d425f 	subpl	r4, sp, pc, asr r2
 a08:	69656800 	stmdbvs	r5!, {fp, sp, lr}^
 a0c:	00746867 	rsbseq	r6, r4, r7, ror #16
 a10:	70736944 	rsbsvc	r6, r3, r4, asr #18
 a14:	5f79616c 	svcpl	0x0079616c
 a18:	6d617266 	sfmvs	f7, 2, [r1, #-408]!	; 0xfffffe68
 a1c:	634c0065 	movtvs	r0, #49253	; 0xc065
 a20:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 a24:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 a28:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
 a2c:	6e5f6675 	mrcvs	6, 2, r6, cr15, cr5, {3}
 a30:	4c006d75 	stcmi	13, cr6, [r0], {117}	; 0x75
 a34:	445f6463 	ldrbmi	r6, [pc], #-1123	; a3c <ABORT_STACK_SIZE+0x63c>
 a38:	5f776172 	svcpl	0x00776172
 a3c:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0xfffff6b4
 a40:	636b6200 	cmnvs	fp, #0, 4
 a44:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
 a48:	676e6500 	strbvs	r6, [lr, -r0, lsl #10]!
 a4c:	36317838 			; <UNDEFINED> instruction: 0x36317838
 a50:	5f626600 	svcpl	0x00626600
 a54:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 a58:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
 a5c:	656e0070 	strbvs	r0, [lr, #-112]!	; 0xffffff90
 a60:	6c6f4377 	stclvs	3, cr4, [pc], #-476	; 88c <ABORT_STACK_SIZE+0x48c>
 a64:	5f00726f 	svcpl	0x0000726f
 a68:	5f61765f 	svcpl	0x0061765f
 a6c:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 a70:	6c655300 	stclvs	3, cr5, [r5], #-0
 a74:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 a78:	72665f64 	rsbvc	r5, r6, #100, 30	; 0x190
 a7c:	00656d61 	rsbeq	r6, r5, r1, ror #26
 a80:	5f707062 	svcpl	0x00707062
 a84:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
 a88:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a8c:	6172445f 	cmnvs	r2, pc, asr r4
 a90:	4d425f77 	stclmi	15, cr5, [r2, #-476]	; 0xfffffe24
 a94:	69465f50 	stmdbvs	r6, {r4, r6, r8, r9, sl, fp, ip, lr}^
 a98:	325f656c 	subscc	r6, pc, #108, 10	; 0x1b000000
 a9c:	70706234 	rsbsvc	r6, r0, r4, lsr r2
 aa0:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 aa4:	676e455f 			; <UNDEFINED> instruction: 0x676e455f
 aa8:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 aac:	6c006863 	stcvs	8, cr6, [r0], {99}	; 0x63
 ab0:	73706f6f 	cmnvc	r0, #444	; 0x1bc
 ab4:	65647500 	strbvs	r7, [r4, #-1280]!	; 0xfffffb00
 ab8:	5f79616c 	svcpl	0x0079616c
 abc:	634c0066 	movtvs	r0, #49254	; 0xc066
 ac0:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
 ac4:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 ac8:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 acc:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
 ad0:	6172465f 	cmnvs	r2, pc, asr r6
 ad4:	425f656d 	subsmi	r6, pc, #457179136	; 0x1b400000
 ad8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 adc:	6f700072 	svcvs	0x00700072
 ae0:	70007873 	andvc	r7, r0, r3, ror r8
 ae4:	0079736f 	rsbseq	r7, r9, pc, ror #6
 ae8:	7269665f 	rsbvc	r6, r9, #99614720	; 0x5f00000
 aec:	68007473 	stmdavs	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
 af0:	36316e61 	ldrtcc	r6, [r1], -r1, ror #28
 af4:	00363178 	eorseq	r3, r6, r8, ror r1
 af8:	5f64634c 	svcpl	0x0064634c
 afc:	5f746547 	svcpl	0x00746547
 b00:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 b04:	64415f6c 	strbvs	r5, [r1], #-3948	; 0xfffff094
 b08:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
 b0c:	6f640073 	svcvs	0x00640073
 b10:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 b14:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 b18:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 b1c:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 b20:	4b006863 	blmi	1acb4 <IRQ_STACK_SIZE+0x12cb4>
 b24:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 b28:	5f746961 	svcpl	0x00746961
 b2c:	5f79654b 	svcpl	0x0079654b
 b30:	73657250 	cmnvc	r5, #80, 4
 b34:	00646573 	rsbeq	r6, r4, r3, ror r5
 b38:	5f79654b 	svcpl	0x0079654b
 b3c:	5f746547 	svcpl	0x00746547
 b40:	5f79654b 	svcpl	0x0079654b
 b44:	73657250 	cmnvc	r5, #80, 4
 b48:	00646573 	rsbeq	r6, r4, r3, ror r5
 b4c:	5f79654b 	svcpl	0x0079654b
 b50:	5f525349 	svcpl	0x00525349
 b54:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 b58:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
 b5c:	4b00632e 	blmi	1981c <IRQ_STACK_SIZE+0x1181c>
 b60:	505f7965 	subspl	r7, pc, r5, ror #18
 b64:	5f6c6c6f 	svcpl	0x006c6c6f
 b68:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 b6c:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 b70:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 b74:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 b78:	65525f79 	ldrbvs	r5, [r2, #-3961]	; 0xfffff087
 b7c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 b80:	4b006465 	blmi	19d1c <IRQ_STACK_SIZE+0x11d1c>
 b84:	495f7965 	ldmdbmi	pc, {r0, r2, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 b88:	455f5253 	ldrbmi	r5, [pc, #-595]	; 93d <ABORT_STACK_SIZE+0x53d>
 b8c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 b90:	454c0065 	strbmi	r0, [ip, #-101]	; 0xffffff9b
 b94:	6e495f44 	cdpvs	15, 4, cr5, cr9, cr4, {2}
 b98:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
 b9c:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
 ba0:	62637000 	rsbvs	r7, r3, #0
 ba4:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 ba8:	614d0074 	hvcvs	53252	; 0xd004
 bac:	55006e69 	strpl	r6, [r0, #-3689]	; 0xfffff197
 bb0:	31747261 	cmncc	r4, r1, ror #4
 bb4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 bb8:	616d0074 	smcvs	53252	; 0xd004
 bbc:	632e6e69 	teqvs	lr, #1680	; 0x690
 bc0:	70704100 	rsbsvc	r4, r0, r0, lsl #2
 bc4:	6165525f 	cmnvs	r5, pc, asr r2
 bc8:	65730064 	ldrbvs	r0, [r3, #-100]!	; 0xffffff9c
 bcc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 bd0:	5f445300 	svcpl	0x00445300
 bd4:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 bd8:	6365535f 	cmnvs	r5, #2080374785	; 0x7c000001
 bdc:	00726f74 	rsbseq	r6, r2, r4, ror pc
 be0:	5f6e7552 	svcpl	0x006e7552
 be4:	00707041 	rsbseq	r7, r0, r1, asr #32
 be8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 bec:	495f3072 	ldmdbmi	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
 bf0:	445f746e 	ldrbmi	r7, [pc], #-1134	; bf8 <ABORT_STACK_SIZE+0x7f8>
 bf4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 bf8:	62637000 	rsbvs	r7, r3, #0
 bfc:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
 c00:	5f6f745f 	svcpl	0x006f745f
 c04:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 c08:	62637000 	rsbvs	r7, r3, #0
 c0c:	6c616d5f 	stclvs	13, cr6, [r1], #-380	; 0xfffffe84
 c10:	00636f6c 	rsbeq	r6, r3, ip, ror #30
 c14:	6f6c6c61 	svcvs	0x006c6c61
 c18:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
 c1c:	6263705f 	rsbvs	r7, r3, #95	; 0x5f
 c20:	7a697300 	bvc	1a5d828 <STACK_SIZE+0x125d828>
 c24:	00745f65 	rsbseq	r5, r4, r5, ror #30
 c28:	5f727470 	svcpl	0x00727470
 c2c:	5f424350 	svcpl	0x00424350
 c30:	61657243 	cmnvs	r5, r3, asr #4
 c34:	00726f74 	rsbseq	r6, r2, r4, ror pc
 c38:	5f727470 	svcpl	0x00727470
 c3c:	5f424350 	svcpl	0x00424350
 c40:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
 c44:	00746e65 	rsbseq	r6, r4, r5, ror #28
 c48:	5f746567 	svcpl	0x00746567
 c4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
 c50:	5f746e65 	svcpl	0x00746e65
 c54:	5f626370 	svcpl	0x00626370
 c58:	00726461 	rsbseq	r6, r2, r1, ror #8
 c5c:	5f746573 	svcpl	0x00746573
 c60:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
 c64:	5f746e65 	svcpl	0x00746e65
 c68:	5f626370 	svcpl	0x00626370
 c6c:	00726461 	rsbseq	r6, r2, r1, ror #8
 c70:	5f727470 	svcpl	0x00727470
 c74:	5f424350 	svcpl	0x00424350
 c78:	64616548 	strbtvs	r6, [r1], #-1352	; 0xfffffab8
 c7c:	42435000 	submi	r5, r3, #0
 c80:	444f4e5f 	strbmi	r4, [pc], #-3679	; c88 <ABORT_STACK_SIZE+0x888>
 c84:	65620045 	strbvs	r0, [r2, #-69]!	; 0xffffffbb
 c88:	65726f66 	ldrbvs	r6, [r2, #-3942]!	; 0xfffff09a
 c8c:	74666100 	strbtvc	r6, [r6], #-256	; 0xffffff00
 c90:	61007265 	tstvs	r0, r5, ror #4
 c94:	705f6464 	subsvc	r6, pc, r4, ror #8
 c98:	6e006263 	cdpvs	2, 0, cr6, cr0, cr3, {3}
 c9c:	0065646f 	rsbeq	r6, r5, pc, ror #8
 ca0:	5f626370 	svcpl	0x00626370
 ca4:	6f6c6c61 	svcvs	0x006c6c61
 ca8:	6f746163 	svcvs	0x00746163
 cac:	00632e72 	rsbeq	r2, r3, r2, ror lr
 cb0:	43415453 	movtmi	r5, #5203	; 0x1453
 cb4:	41425f4b 	cmpmi	r2, fp, asr #30
 cb8:	415f4553 	cmpmi	pc, r3, asr r5	; <UNPREDICTABLE>
 cbc:	00305050 	eorseq	r5, r0, r0, asr r0
 cc0:	43415453 	movtmi	r5, #5203	; 0x1453
 cc4:	41425f4b 	cmpmi	r2, fp, asr #30
 cc8:	415f4553 	cmpmi	pc, r3, asr r5	; <UNPREDICTABLE>
 ccc:	00315050 	eorseq	r5, r1, r0, asr r0
 cd0:	5f746547 	svcpl	0x00746547
 cd4:	52535043 	subspl	r5, r3, #67	; 0x43
 cd8:	62637000 	rsbvs	r7, r3, #0
 cdc:	6572665f 	ldrbvs	r6, [r2, #-1631]!	; 0xfffff9a1
 ce0:	41520065 	cmpmi	r2, r5, rrx
 ce4:	50415f4d 	subpl	r5, r1, sp, asr #30
 ce8:	70003050 	andvc	r3, r0, r0, asr r0
 cec:	615f6263 	cmpvs	pc, r3, ror #4
 cf0:	5f307070 	svcpl	0x00307070
 cf4:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
 cf8:	6f727000 	svcvs	0x00727000
 cfc:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
 d00:	7000632e 	andvc	r6, r0, lr, lsr #6
 d04:	615f6263 	cmpvs	pc, r3, ror #4
 d08:	5f317070 	svcpl	0x00317070
 d0c:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
 d10:	62735f00 	rsbsvs	r5, r3, #0, 30
 d14:	47006b72 	smlsdxmi	r0, r2, fp, r6
 d18:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 d1c:	5f706165 	svcpl	0x00706165
 d20:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 d24:	65470074 	strbvs	r0, [r7, #-116]	; 0xffffff8c
 d28:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 d2c:	5f6b6361 	svcpl	0x006b6361
 d30:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 d34:	75720074 	ldrbvc	r0, [r2, #-116]!	; 0xffffff8c
 d38:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
 d3c:	00632e65 	rsbeq	r2, r3, r5, ror #28
 d40:	70616568 	rsbvc	r6, r1, r8, ror #10
 d44:	64616300 	strbtvs	r6, [r1], #-768	; 0xfffffd00
 d48:	745f7264 	ldrbvc	r7, [pc], #-612	; d50 <ABORT_STACK_SIZE+0x950>
 d4c:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
 d50:	6174535f 	cmnvs	r4, pc, asr r3
 d54:	425f6b63 	subsmi	r6, pc, #101376	; 0x18c00
 d58:	00657361 	rsbeq	r7, r5, r1, ror #6
 d5c:	76657270 			; <UNDEFINED> instruction: 0x76657270
 d60:	70616548 	rsbvc	r6, r1, r8, asr #10
 d64:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
 d68:	61654874 	smcvs	21636	; 0x5484
 d6c:	65470070 	strbvs	r0, [r7, #-112]	; 0xffffff90
 d70:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
 d74:	425f7061 	subsmi	r7, pc, #97	; 0x61
 d78:	00657361 	rsbeq	r7, r5, r1, ror #6
 d7c:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 d80:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 d84:	5f5f5449 	svcpl	0x005f5449
 d88:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d8c:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 d90:	53003044 	movwpl	r3, #68	; 0x44
 d94:	5f434844 	svcpl	0x00434844
 d98:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 d9c:	74535f6b 	ldrbvc	r5, [r3], #-3947	; 0xfffff095
 da0:	5300706f 	movwpl	r7, #111	; 0x6f
 da4:	5f434844 	svcpl	0x00434844
 da8:	32444d43 	subcc	r4, r4, #4288	; 0x10c0
 dac:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 db0:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 db4:	53003344 	movwpl	r3, #836	; 0x344
 db8:	5f434844 	svcpl	0x00434844
 dbc:	37444d43 	strbcc	r4, [r4, -r3, asr #26]
 dc0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 dc4:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 dc8:	53003844 	movwpl	r3, #2116	; 0x844
 dcc:	5f434844 	svcpl	0x00434844
 dd0:	5f525349 	svcpl	0x00525349
 dd4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 dd8:	5300656c 	movwpl	r6, #1388	; 0x56c
 ddc:	5f434844 	svcpl	0x00434844
 de0:	50737542 	rsbspl	r7, r3, r2, asr #10
 de4:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 de8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 dec:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; c24 <ABORT_STACK_SIZE+0x824>
 df0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 df4:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 df8:	00353544 	eorseq	r3, r5, r4, asr #10
 dfc:	5f706d74 	svcpl	0x00706d74
 e00:	61706163 	cmnvs	r0, r3, ror #2
 e04:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
 e08:	00632e63 	rsbeq	r2, r3, r3, ror #28
 e0c:	43484453 	movtmi	r4, #33875	; 0x8453
 e10:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
 e14:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 e18:	53007469 	movwpl	r7, #1129	; 0x469
 e1c:	72575f44 	subsvc	r5, r7, #68, 30	; 0x110
 e20:	5f657469 	svcpl	0x00657469
 e24:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
 e28:	5300726f 	movwpl	r7, #623	; 0x26f
 e2c:	5f434844 	svcpl	0x00434844
 e30:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 e34:	62345f36 	eorsvs	r5, r4, #54, 30	; 0xd8
 e38:	73007469 	movwvc	r7, #1129	; 0x469
 e3c:	63725f64 	cmnvs	r2, #100, 30	; 0x190
 e40:	44530061 	ldrbmi	r0, [r3], #-97	; 0xffffff9f
 e44:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 e48:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 e4c:	61445f65 	cmpvs	r4, r5, ror #30
 e50:	69575f74 	ldmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 e54:	5f687464 	svcpl	0x00687464
 e58:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
 e5c:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 e60:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 e64:	5f6b636f 	svcpl	0x006b636f
 e68:	70707553 	rsbsvc	r7, r0, r3, asr r5
 e6c:	5300796c 	movwpl	r7, #2412	; 0x96c
 e70:	5f434844 	svcpl	0x00434844
 e74:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 e78:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
 e7c:	0072775f 	rsbseq	r7, r2, pc, asr r7
 e80:	5f667562 	svcpl	0x00667562
 e84:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 e88:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 e8c:	61435f43 	cmpvs	r3, r3, asr #30
 e90:	495f6472 	ldmdbmi	pc, {r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 e94:	0074696e 	rsbseq	r6, r4, lr, ror #18
 e98:	43484453 	movtmi	r4, #33875	; 0x8453
 e9c:	4d43415f 	stfmie	f4, [r3, #-380]	; 0xfffffe84
 ea0:	00313444 	eorseq	r3, r1, r4, asr #8
 ea4:	6d69746d 	cfstrdvs	mvd7, [r9, #-436]!	; 0xfffffe4c
 ea8:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
 eac:	3072656d 	rsbscc	r6, r2, sp, ror #10
 eb0:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
 eb4:	74007961 	strvc	r7, [r0], #-2401	; 0xfffff69f
 eb8:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 ebc:	6400632e 	strvs	r6, [r0], #-814	; 0xfffffcd2
 ec0:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 ec4:	72615500 	rsbvc	r5, r1, #0, 10
 ec8:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 ecc:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
 ed0:	6d754e74 	ldclvs	14, cr4, [r5, #-464]!	; 0xfffffe30
 ed4:	72615500 	rsbvc	r5, r1, #0, 10
 ed8:	535f3174 	cmppl	pc, #116, 2
 edc:	5f646e65 	svcpl	0x00646e65
 ee0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
 ee4:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 ee8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 eec:	61550063 	cmpvs	r5, r3, rrx
 ef0:	5f317472 	svcpl	0x00317472
 ef4:	5f746547 	svcpl	0x00746547
 ef8:	73657250 	cmnvc	r5, #80, 4
 efc:	00646573 	rsbeq	r6, r4, r3, ror r5
 f00:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 f04:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 f08:	425f646e 	subsmi	r6, pc, #1845493760	; 0x6e000000
 f0c:	00657479 	rsbeq	r7, r5, r9, ror r4
 f10:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
 f14:	5f006e65 	svcpl	0x00006e65
 f18:	7974635f 	ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^
 f1c:	705f6570 	subsvc	r6, pc, r0, ror r5	; <UNPREDICTABLE>
 f20:	5f5f7274 	svcpl	0x005f7274
 f24:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
 f28:	5f750064 	svcpl	0x00750064
 f2c:	00766964 	rsbseq	r6, r6, r4, ror #18
 f30:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 f34:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 f38:	696d0078 	stmdbvs	sp!, {r3, r4, r5, r6}^
 f3c:	0073756e 	rsbseq	r7, r3, lr, ror #10
 f40:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 f44:	6f746100 	svcvs	0x00746100
 f48:	61550069 	cmpvs	r5, r9, rrx
 f4c:	5f317472 	svcpl	0x00317472
 f50:	5f746547 	svcpl	0x00746547
 f54:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
 f58:	72747300 	rsbsvc	r7, r4, #0, 6
 f5c:	32676e69 	rsbcc	r6, r7, #1680	; 0x690
 f60:	72615500 	rsbvc	r5, r1, #0, 10
 f64:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 f68:	455f5253 	ldrbmi	r5, [pc, #-595]	; d1d <ABORT_STACK_SIZE+0x91d>
 f6c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 f70:	61550065 	cmpvs	r5, r5, rrx
 f74:	5f317472 	svcpl	0x00317472
 f78:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
 f7c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 f80:	65720067 	ldrbvs	r0, [r2, #-103]!	; 0xffffff99
 f84:	746c7573 	strbtvc	r7, [ip], #-1395	; 0xfffffa8d
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	400001ac 	andmi	r0, r0, ip, lsr #3
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	00000024 	andeq	r0, r0, r4, lsr #32
      3c:	00000000 	andeq	r0, r0, r0
      40:	400001d8 	ldrdmi	r0, [r0], -r8
      44:	000000f8 	strdeq	r0, [r0], -r8
      48:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      4c:	07810880 	streq	r0, [r1, r0, lsl #17]
      50:	05830682 	streq	r0, [r3, #1666]	; 0x682
      54:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      58:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      5c:	0000040b 	andeq	r0, r0, fp, lsl #8
      60:	00000028 	andeq	r0, r0, r8, lsr #32
      64:	00000000 	andeq	r0, r0, r0
      68:	400002d0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
      6c:	0000005c 	andeq	r0, r0, ip, asr r0
      70:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      74:	09810a80 	stmibeq	r1, {r7, r9, fp}
      78:	07830882 	streq	r0, [r3, r2, lsl #17]
      7c:	05850684 	streq	r0, [r5, #1668]	; 0x684
      80:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      84:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      88:	0000040b 	andeq	r0, r0, fp, lsl #8
      8c:	00000024 	andeq	r0, r0, r4, lsr #32
      90:	00000000 	andeq	r0, r0, r0
      94:	4000032c 	andmi	r0, r0, ip, lsr #6
      98:	00000050 	andeq	r0, r0, r0, asr r0
      9c:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      a0:	07810880 	streq	r0, [r1, r0, lsl #17]
      a4:	05830682 	streq	r0, [r3, #1666]	; 0x682
      a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      ac:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      b0:	0000040b 	andeq	r0, r0, fp, lsl #8
      b4:	00000024 	andeq	r0, r0, r4, lsr #32
      b8:	00000000 	andeq	r0, r0, r0
      bc:	4000037c 	andmi	r0, r0, ip, ror r3
      c0:	00000050 	andeq	r0, r0, r0, asr r0
      c4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      c8:	07810880 	streq	r0, [r1, r0, lsl #17]
      cc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      d4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      d8:	0000040b 	andeq	r0, r0, fp, lsl #8
      dc:	00000020 	andeq	r0, r0, r0, lsr #32
      e0:	00000000 	andeq	r0, r0, r0
      e4:	400003cc 	andmi	r0, r0, ip, asr #7
      e8:	00000038 	andeq	r0, r0, r8, lsr r0
      ec:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      f0:	05840683 	streq	r0, [r4, #1667]	; 0x683
      f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      f8:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
      fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     100:	0000001c 	andeq	r0, r0, ip, lsl r0
     104:	00000000 	andeq	r0, r0, r0
     108:	40000404 	andmi	r0, r0, r4, lsl #8
     10c:	00000074 	andeq	r0, r0, r4, ror r0
     110:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     114:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     118:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     11c:	0000040b 	andeq	r0, r0, fp, lsl #8
     120:	0000001c 	andeq	r0, r0, ip, lsl r0
     124:	00000000 	andeq	r0, r0, r0
     128:	40000478 	andmi	r0, r0, r8, ror r4
     12c:	00000060 	andeq	r0, r0, r0, rrx
     130:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     134:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     138:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     13c:	0000040b 	andeq	r0, r0, fp, lsl #8
     140:	00000020 	andeq	r0, r0, r0, lsr #32
     144:	00000000 	andeq	r0, r0, r0
     148:	400004d8 	ldrdmi	r0, [r0], -r8
     14c:	00000040 	andeq	r0, r0, r0, asr #32
     150:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     154:	05840683 	streq	r0, [r4, #1667]	; 0x683
     158:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     15c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     160:	0000040b 	andeq	r0, r0, fp, lsl #8
     164:	00000028 	andeq	r0, r0, r8, lsr #32
     168:	00000000 	andeq	r0, r0, r0
     16c:	40000518 	andmi	r0, r0, r8, lsl r5
     170:	0000007c 	andeq	r0, r0, ip, ror r0
     174:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     178:	09810a80 	stmibeq	r1, {r7, r9, fp}
     17c:	07830882 	streq	r0, [r3, r2, lsl #17]
     180:	05850684 	streq	r0, [r5, #1668]	; 0x684
     184:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     188:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     18c:	0000040b 	andeq	r0, r0, fp, lsl #8
     190:	00000028 	andeq	r0, r0, r8, lsr #32
     194:	00000000 	andeq	r0, r0, r0
     198:	40000594 	mulmi	r0, r4, r5
     19c:	00000084 	andeq	r0, r0, r4, lsl #1
     1a0:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     1a4:	09810a80 	stmibeq	r1, {r7, r9, fp}
     1a8:	07830882 	streq	r0, [r3, r2, lsl #17]
     1ac:	05850684 	streq	r0, [r5, #1668]	; 0x684
     1b0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1b4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     1b8:	0000040b 	andeq	r0, r0, fp, lsl #8
     1bc:	0000000c 	andeq	r0, r0, ip
     1c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     1c4:	7c020001 	stcvc	0, cr0, [r2], {1}
     1c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1cc:	00000028 	andeq	r0, r0, r8, lsr #32
     1d0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     1d4:	40000618 	andmi	r0, r0, r8, lsl r6
     1d8:	00000844 	andeq	r0, r0, r4, asr #16
     1dc:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     1e0:	0a850b84 	beq	fe142ff8 <IRQ_STACK_BASE+0xba142ff8>
     1e4:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     1e8:	06890788 	streq	r0, [r9], r8, lsl #15
     1ec:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     1f0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     1f4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     1f8:	00000020 	andeq	r0, r0, r0, lsr #32
     1fc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     200:	40000e5c 	andmi	r0, r0, ip, asr lr
     204:	00000080 	andeq	r0, r0, r0, lsl #1
     208:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     20c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     210:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     214:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     218:	0000040b 	andeq	r0, r0, fp, lsl #8
     21c:	00000020 	andeq	r0, r0, r0, lsr #32
     220:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     224:	40000edc 	ldrdmi	r0, [r0], -ip
     228:	00000088 	andeq	r0, r0, r8, lsl #1
     22c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     230:	05840683 	streq	r0, [r4, #1667]	; 0x683
     234:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     238:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     23c:	0000040b 	andeq	r0, r0, fp, lsl #8
     240:	00000020 	andeq	r0, r0, r0, lsr #32
     244:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     248:	40000f64 	andmi	r0, r0, r4, ror #30
     24c:	00000088 	andeq	r0, r0, r8, lsl #1
     250:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     254:	05840683 	streq	r0, [r4, #1667]	; 0x683
     258:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     25c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     260:	0000040b 	andeq	r0, r0, fp, lsl #8
     264:	00000020 	andeq	r0, r0, r0, lsr #32
     268:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     26c:	40000fec 	andmi	r0, r0, ip, ror #31
     270:	00000088 	andeq	r0, r0, r8, lsl #1
     274:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     278:	05840683 	streq	r0, [r4, #1667]	; 0x683
     27c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     280:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     284:	0000040b 	andeq	r0, r0, fp, lsl #8
     288:	0000001c 	andeq	r0, r0, ip, lsl r0
     28c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     290:	40001074 	andmi	r1, r0, r4, ror r0
     294:	0000005c 	andeq	r0, r0, ip, asr r0
     298:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     29c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2a0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2a4:	0000040b 	andeq	r0, r0, fp, lsl #8
     2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2ac:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     2b0:	400010d0 	ldrdmi	r1, [r0], -r0
     2b4:	0000002c 	andeq	r0, r0, ip, lsr #32
     2b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2bc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2c0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2c4:	0000040b 	andeq	r0, r0, fp, lsl #8
     2c8:	0000000c 	andeq	r0, r0, ip
     2cc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     2d0:	400010fc 	strdmi	r1, [r0], -ip
     2d4:	00000030 	andeq	r0, r0, r0, lsr r0
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     2e0:	4000112c 	andmi	r1, r0, ip, lsr #2
     2e4:	0000001c 	andeq	r0, r0, ip, lsl r0
     2e8:	0000000c 	andeq	r0, r0, ip
     2ec:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     2f0:	40001148 	andmi	r1, r0, r8, asr #2
     2f4:	00000034 	andeq	r0, r0, r4, lsr r0
     2f8:	0000000c 	andeq	r0, r0, ip
     2fc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     300:	4000117c 	andmi	r1, r0, ip, ror r1
     304:	00000030 	andeq	r0, r0, r0, lsr r0
     308:	0000000c 	andeq	r0, r0, ip
     30c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     310:	400011ac 	andmi	r1, r0, ip, lsr #3
     314:	0000001c 	andeq	r0, r0, ip, lsl r0
     318:	0000000c 	andeq	r0, r0, ip
     31c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     320:	400011c8 	andmi	r1, r0, r8, asr #3
     324:	00000020 	andeq	r0, r0, r0, lsr #32
     328:	0000000c 	andeq	r0, r0, ip
     32c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     330:	400011e8 	andmi	r1, r0, r8, ror #3
     334:	00000034 	andeq	r0, r0, r4, lsr r0
     338:	0000000c 	andeq	r0, r0, ip
     33c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     340:	4000121c 	andmi	r1, r0, ip, lsl r2
     344:	00000030 	andeq	r0, r0, r0, lsr r0
     348:	0000000c 	andeq	r0, r0, ip
     34c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     350:	4000124c 	andmi	r1, r0, ip, asr #4
     354:	0000001c 	andeq	r0, r0, ip, lsl r0
     358:	0000000c 	andeq	r0, r0, ip
     35c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     360:	40001268 	andmi	r1, r0, r8, ror #4
     364:	00000020 	andeq	r0, r0, r0, lsr #32
     368:	0000000c 	andeq	r0, r0, ip
     36c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     370:	40001288 	andmi	r1, r0, r8, lsl #5
     374:	00000034 	andeq	r0, r0, r4, lsr r0
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     380:	400012bc 			; <UNDEFINED> instruction: 0x400012bc
     384:	00000044 	andeq	r0, r0, r4, asr #32
     388:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     38c:	00000001 	andeq	r0, r0, r1
     390:	00000014 	andeq	r0, r0, r4, lsl r0
     394:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     398:	40001300 	andmi	r1, r0, r0, lsl #6
     39c:	00000048 	andeq	r0, r0, r8, asr #32
     3a0:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     3a4:	00018502 	andeq	r8, r1, r2, lsl #10
     3a8:	00000024 	andeq	r0, r0, r4, lsr #32
     3ac:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     3b0:	40001348 	andmi	r1, r0, r8, asr #6
     3b4:	000000a8 	andeq	r0, r0, r8, lsr #1
     3b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3bc:	07840883 	streq	r0, [r4, r3, lsl #17]
     3c0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     3c4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3c8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3cc:	0000040b 	andeq	r0, r0, fp, lsl #8
     3d0:	00000028 	andeq	r0, r0, r8, lsr #32
     3d4:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     3d8:	400013f0 	strdmi	r1, [r0], -r0
     3dc:	000008dc 	ldrdeq	r0, [r0], -ip
     3e0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3e4:	0a850b84 	beq	fe1431fc <IRQ_STACK_BASE+0xba1431fc>
     3e8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     3ec:	06890788 	streq	r0, [r9], r8, lsl #15
     3f0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     3f4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     3f8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     3fc:	00000024 	andeq	r0, r0, r4, lsr #32
     400:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     404:	40001ccc 	andmi	r1, r0, ip, asr #25
     408:	000000e0 	andeq	r0, r0, r0, ror #1
     40c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     410:	07840883 	streq	r0, [r4, r3, lsl #17]
     414:	05860685 	streq	r0, [r6, #1669]	; 0x685
     418:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     41c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     420:	0000040b 	andeq	r0, r0, fp, lsl #8
     424:	00000024 	andeq	r0, r0, r4, lsr #32
     428:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     42c:	40001dac 	andmi	r1, r0, ip, lsr #27
     430:	000000f8 	strdeq	r0, [r0], -r8
     434:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     438:	07840883 	streq	r0, [r4, r3, lsl #17]
     43c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     440:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     444:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     448:	0000040b 	andeq	r0, r0, fp, lsl #8
     44c:	00000028 	andeq	r0, r0, r8, lsr #32
     450:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     454:	40001ea4 	andmi	r1, r0, r4, lsr #29
     458:	00000844 	andeq	r0, r0, r4, asr #16
     45c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     460:	0a850b84 	beq	fe143278 <IRQ_STACK_BASE+0xba143278>
     464:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     468:	06890788 	streq	r0, [r9], r8, lsl #15
     46c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     470:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     474:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     478:	0000000c 	andeq	r0, r0, ip
     47c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     480:	7c020001 	stcvc	0, cr0, [r2], {1}
     484:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     488:	0000000c 	andeq	r0, r0, ip
     48c:	00000478 	andeq	r0, r0, r8, ror r4
     490:	400026e8 	andmi	r2, r0, r8, ror #13
     494:	00000018 	andeq	r0, r0, r8, lsl r0
     498:	0000000c 	andeq	r0, r0, ip
     49c:	00000478 	andeq	r0, r0, r8, ror r4
     4a0:	40002700 	andmi	r2, r0, r0, lsl #14
     4a4:	00000014 	andeq	r0, r0, r4, lsl r0
     4a8:	0000000c 	andeq	r0, r0, ip
     4ac:	00000478 	andeq	r0, r0, r8, ror r4
     4b0:	40002714 	andmi	r2, r0, r4, lsl r7
     4b4:	00000018 	andeq	r0, r0, r8, lsl r0
     4b8:	0000000c 	andeq	r0, r0, ip
     4bc:	00000478 	andeq	r0, r0, r8, ror r4
     4c0:	4000272c 	andmi	r2, r0, ip, lsr #14
     4c4:	0000004c 	andeq	r0, r0, ip, asr #32
     4c8:	0000000c 	andeq	r0, r0, ip
     4cc:	00000478 	andeq	r0, r0, r8, ror r4
     4d0:	40002778 	andmi	r2, r0, r8, ror r7
     4d4:	0000004c 	andeq	r0, r0, ip, asr #32
     4d8:	00000014 	andeq	r0, r0, r4, lsl r0
     4dc:	00000478 	andeq	r0, r0, r8, ror r4
     4e0:	400027c4 	andmi	r2, r0, r4, asr #15
     4e4:	00000084 	andeq	r0, r0, r4, lsl #1
     4e8:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     4ec:	00018502 	andeq	r8, r1, r2, lsl #10
     4f0:	00000014 	andeq	r0, r0, r4, lsl r0
     4f4:	00000478 	andeq	r0, r0, r8, ror r4
     4f8:	40002848 	andmi	r2, r0, r8, asr #16
     4fc:	0000008c 	andeq	r0, r0, ip, lsl #1
     500:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     504:	00018502 	andeq	r8, r1, r2, lsl #10
     508:	0000000c 	andeq	r0, r0, ip
     50c:	00000478 	andeq	r0, r0, r8, ror r4
     510:	400028d4 	ldrdmi	r2, [r0], -r4
     514:	00000048 	andeq	r0, r0, r8, asr #32
     518:	0000000c 	andeq	r0, r0, ip
     51c:	00000478 	andeq	r0, r0, r8, ror r4
     520:	4000291c 	andmi	r2, r0, ip, lsl r9
     524:	0000001c 	andeq	r0, r0, ip, lsl r0
     528:	0000000c 	andeq	r0, r0, ip
     52c:	00000478 	andeq	r0, r0, r8, ror r4
     530:	40002938 	andmi	r2, r0, r8, lsr r9
     534:	00000018 	andeq	r0, r0, r8, lsl r0
     538:	0000000c 	andeq	r0, r0, ip
     53c:	00000478 	andeq	r0, r0, r8, ror r4
     540:	40002950 	andmi	r2, r0, r0, asr r9
     544:	00000018 	andeq	r0, r0, r8, lsl r0
     548:	0000000c 	andeq	r0, r0, ip
     54c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     550:	7c020001 	stcvc	0, cr0, [r2], {1}
     554:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     558:	00000028 	andeq	r0, r0, r8, lsr #32
     55c:	00000548 	andeq	r0, r0, r8, asr #10
     560:	40002968 	andmi	r2, r0, r8, ror #18
     564:	000007c4 	andeq	r0, r0, r4, asr #15
     568:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     56c:	0a850b84 	beq	fe143384 <IRQ_STACK_BASE+0xba143384>
     570:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     574:	06890788 	streq	r0, [r9], r8, lsl #15
     578:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     57c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     580:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     584:	0000000c 	andeq	r0, r0, ip
     588:	00000548 	andeq	r0, r0, r8, asr #10
     58c:	4000312c 	andmi	r3, r0, ip, lsr #2
     590:	00000004 	andeq	r0, r0, r4
     594:	0000000c 	andeq	r0, r0, ip
     598:	00000548 	andeq	r0, r0, r8, asr #10
     59c:	40003130 	andmi	r3, r0, r0, lsr r1
     5a0:	00000068 	andeq	r0, r0, r8, rrx
     5a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     5a8:	00000548 	andeq	r0, r0, r8, asr #10
     5ac:	40003198 	mulmi	r0, r8, r1
     5b0:	000001c8 	andeq	r0, r0, r8, asr #3
     5b4:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     5b8:	86058506 	strhi	r8, [r5], -r6, lsl #10
     5bc:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     5c0:	00018902 	andeq	r8, r1, r2, lsl #18
     5c4:	00000020 	andeq	r0, r0, r0, lsr #32
     5c8:	00000548 	andeq	r0, r0, r8, asr #10
     5cc:	40003360 	andmi	r3, r0, r0, ror #6
     5d0:	0000017c 	andeq	r0, r0, ip, ror r1
     5d4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     5d8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     5dc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     5e0:	8a028903 	bhi	a29f4 <IRQ_STACK_SIZE+0x9a9f4>
     5e4:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     5e8:	00000014 	andeq	r0, r0, r4, lsl r0
     5ec:	00000548 	andeq	r0, r0, r8, asr #10
     5f0:	400034dc 	ldrdmi	r3, [r0], -ip
     5f4:	00000030 	andeq	r0, r0, r0, lsr r0
     5f8:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     5fc:	00000001 	andeq	r0, r0, r1
     600:	0000000c 	andeq	r0, r0, ip
     604:	00000548 	andeq	r0, r0, r8, asr #10
     608:	4000350c 	andmi	r3, r0, ip, lsl #10
     60c:	00000028 	andeq	r0, r0, r8, lsr #32
     610:	0000000c 	andeq	r0, r0, ip
     614:	00000548 	andeq	r0, r0, r8, asr #10
     618:	40003534 	andmi	r3, r0, r4, lsr r5
     61c:	00000024 	andeq	r0, r0, r4, lsr #32
     620:	00000018 	andeq	r0, r0, r8, lsl r0
     624:	00000548 	andeq	r0, r0, r8, asr #10
     628:	40003558 	andmi	r3, r0, r8, asr r5
     62c:	00000088 	andeq	r0, r0, r8, lsl #1
     630:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     634:	86028503 	strhi	r8, [r2], -r3, lsl #10
     638:	00000001 	andeq	r0, r0, r1
     63c:	00000018 	andeq	r0, r0, r8, lsl r0
     640:	00000548 	andeq	r0, r0, r8, asr #10
     644:	400035e0 	andmi	r3, r0, r0, ror #11
     648:	00000088 	andeq	r0, r0, r8, lsl #1
     64c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     650:	86028503 	strhi	r8, [r2], -r3, lsl #10
     654:	00000001 	andeq	r0, r0, r1
     658:	0000000c 	andeq	r0, r0, ip
     65c:	00000548 	andeq	r0, r0, r8, asr #10
     660:	40003668 	andmi	r3, r0, r8, ror #12
     664:	00000014 	andeq	r0, r0, r4, lsl r0
     668:	00000020 	andeq	r0, r0, r0, lsr #32
     66c:	00000548 	andeq	r0, r0, r8, asr #10
     670:	4000367c 	andmi	r3, r0, ip, ror r6
     674:	000000a4 	andeq	r0, r0, r4, lsr #1
     678:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     67c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     680:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     684:	8a028903 	bhi	a2a98 <IRQ_STACK_SIZE+0x9aa98>
     688:	300e4201 	andcc	r4, lr, r1, lsl #4
     68c:	00000020 	andeq	r0, r0, r0, lsr #32
     690:	00000548 	andeq	r0, r0, r8, asr #10
     694:	40003720 	andmi	r3, r0, r0, lsr #14
     698:	0000008c 	andeq	r0, r0, ip, lsl #1
     69c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6a0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6a4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6a8:	8a028903 	bhi	a2abc <IRQ_STACK_SIZE+0x9aabc>
     6ac:	280e4201 	stmdacs	lr, {r0, r9, lr}
     6b0:	0000000c 	andeq	r0, r0, ip
     6b4:	00000548 	andeq	r0, r0, r8, asr #10
     6b8:	400037ac 	andmi	r3, r0, ip, lsr #15
     6bc:	00000028 	andeq	r0, r0, r8, lsr #32
     6c0:	0000000c 	andeq	r0, r0, ip
     6c4:	00000548 	andeq	r0, r0, r8, asr #10
     6c8:	400037d4 	ldrdmi	r3, [r0], -r4
     6cc:	00000034 	andeq	r0, r0, r4, lsr r0
     6d0:	0000000c 	andeq	r0, r0, ip
     6d4:	00000548 	andeq	r0, r0, r8, asr #10
     6d8:	40003808 	andmi	r3, r0, r8, lsl #16
     6dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     6e0:	0000000c 	andeq	r0, r0, ip
     6e4:	00000548 	andeq	r0, r0, r8, asr #10
     6e8:	40003824 	andmi	r3, r0, r4, lsr #16
     6ec:	00000024 	andeq	r0, r0, r4, lsr #32
     6f0:	00000028 	andeq	r0, r0, r8, lsr #32
     6f4:	00000548 	andeq	r0, r0, r8, asr #10
     6f8:	40003848 	andmi	r3, r0, r8, asr #16
     6fc:	00000144 	andeq	r0, r0, r4, asr #2
     700:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     704:	0a850b84 	beq	fe14351c <IRQ_STACK_BASE+0xba14351c>
     708:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     70c:	06890788 	streq	r0, [r9], r8, lsl #15
     710:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     714:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     718:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     71c:	00000020 	andeq	r0, r0, r0, lsr #32
     720:	00000548 	andeq	r0, r0, r8, asr #10
     724:	4000398c 	andmi	r3, r0, ip, lsl #19
     728:	000003c8 	andeq	r0, r0, r8, asr #7
     72c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     730:	86068507 	strhi	r8, [r6], -r7, lsl #10
     734:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     738:	8a028903 	bhi	a2b4c <IRQ_STACK_SIZE+0x9ab4c>
     73c:	780e4201 	stmdavc	lr, {r0, r9, lr}
     740:	00000020 	andeq	r0, r0, r0, lsr #32
     744:	00000548 	andeq	r0, r0, r8, asr #10
     748:	40003d54 	andmi	r3, r0, r4, asr sp
     74c:	00000174 	andeq	r0, r0, r4, ror r1
     750:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     754:	86068507 	strhi	r8, [r6], -r7, lsl #10
     758:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     75c:	8a028903 	bhi	a2b70 <IRQ_STACK_SIZE+0x9ab70>
     760:	680e4201 	stmdavs	lr, {r0, r9, lr}
     764:	00000028 	andeq	r0, r0, r8, lsr #32
     768:	00000548 	andeq	r0, r0, r8, asr #10
     76c:	40003ec8 	andmi	r3, r0, r8, asr #29
     770:	0000021c 	andeq	r0, r0, ip, lsl r2
     774:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     778:	0a850b84 	beq	fe143590 <IRQ_STACK_BASE+0xba143590>
     77c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     780:	06890788 	streq	r0, [r9], r8, lsl #15
     784:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     788:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     78c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     790:	0000001c 	andeq	r0, r0, ip, lsl r0
     794:	00000548 	andeq	r0, r0, r8, asr #10
     798:	400040e4 	andmi	r4, r0, r4, ror #1
     79c:	00000080 	andeq	r0, r0, r0, lsl #1
     7a0:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     7a4:	86048505 	strhi	r8, [r4], -r5, lsl #10
     7a8:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     7ac:	00000001 	andeq	r0, r0, r1
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	00000548 	andeq	r0, r0, r8, asr #10
     7b8:	40004164 	andmi	r4, r0, r4, ror #2
     7bc:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     7c0:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     7c4:	00000001 	andeq	r0, r0, r1
     7c8:	00000028 	andeq	r0, r0, r8, lsr #32
     7cc:	00000548 	andeq	r0, r0, r8, asr #10
     7d0:	40004318 	andmi	r4, r0, r8, lsl r3
     7d4:	00000238 	andeq	r0, r0, r8, lsr r2
     7d8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     7dc:	0a850b84 	beq	fe1435f4 <IRQ_STACK_BASE+0xba1435f4>
     7e0:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     7e4:	06890788 	streq	r0, [r9], r8, lsl #15
     7e8:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     7ec:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     7f0:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     7f4:	0000001c 	andeq	r0, r0, ip, lsl r0
     7f8:	00000548 	andeq	r0, r0, r8, asr #10
     7fc:	40004550 	andmi	r4, r0, r0, asr r5
     800:	0000004c 	andeq	r0, r0, ip, asr #32
     804:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     808:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     80c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     810:	0000040b 	andeq	r0, r0, fp, lsl #8
     814:	0000000c 	andeq	r0, r0, ip
     818:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     81c:	7c020001 	stcvc	0, cr0, [r2], {1}
     820:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     824:	0000000c 	andeq	r0, r0, ip
     828:	00000814 	andeq	r0, r0, r4, lsl r8
     82c:	4000459c 	mulmi	r0, ip, r5
     830:	00000014 	andeq	r0, r0, r4, lsl r0
     834:	0000000c 	andeq	r0, r0, ip
     838:	00000814 	andeq	r0, r0, r4, lsl r8
     83c:	400045b0 			; <UNDEFINED> instruction: 0x400045b0
     840:	00000014 	andeq	r0, r0, r4, lsl r0
     844:	0000000c 	andeq	r0, r0, ip
     848:	00000814 	andeq	r0, r0, r4, lsl r8
     84c:	400045c4 	andmi	r4, r0, r4, asr #11
     850:	00000018 	andeq	r0, r0, r8, lsl r0
     854:	0000000c 	andeq	r0, r0, ip
     858:	00000814 	andeq	r0, r0, r4, lsl r8
     85c:	400045dc 	ldrdmi	r4, [r0], -ip
     860:	0000001c 	andeq	r0, r0, ip, lsl r0
     864:	0000000c 	andeq	r0, r0, ip
     868:	00000814 	andeq	r0, r0, r4, lsl r8
     86c:	400045f8 	strdmi	r4, [r0], -r8
     870:	00000030 	andeq	r0, r0, r0, lsr r0
     874:	00000020 	andeq	r0, r0, r0, lsr #32
     878:	00000814 	andeq	r0, r0, r4, lsl r8
     87c:	40004628 	andmi	r4, r0, r8, lsr #12
     880:	000000a8 	andeq	r0, r0, r8, lsr #1
     884:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     888:	05840683 	streq	r0, [r4, #1667]	; 0x683
     88c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     890:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     894:	0000040b 	andeq	r0, r0, fp, lsl #8
     898:	0000000c 	andeq	r0, r0, ip
     89c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8a0:	7c020001 	stcvc	0, cr0, [r2], {1}
     8a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8a8:	0000000c 	andeq	r0, r0, ip
     8ac:	00000898 	muleq	r0, r8, r8
     8b0:	400046d0 	ldrdmi	r4, [r0], -r0
     8b4:	00000024 	andeq	r0, r0, r4, lsr #32
     8b8:	0000000c 	andeq	r0, r0, ip
     8bc:	00000898 	muleq	r0, r8, r8
     8c0:	400046f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     8c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8c8:	0000000c 	andeq	r0, r0, ip
     8cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8d0:	7c020001 	stcvc	0, cr0, [r2], {1}
     8d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8d8:	00000024 	andeq	r0, r0, r4, lsr #32
     8dc:	000008c8 	andeq	r0, r0, r8, asr #17
     8e0:	40004710 	andmi	r4, r0, r0, lsl r7
     8e4:	0000004c 	andeq	r0, r0, ip, asr #32
     8e8:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     8ec:	07840883 	streq	r0, [r4, r3, lsl #17]
     8f0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     8f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8f8:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     8fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     900:	0000001c 	andeq	r0, r0, ip, lsl r0
     904:	000008c8 	andeq	r0, r0, r8, asr #17
     908:	4000475c 	andmi	r4, r0, ip, asr r7
     90c:	000001a4 	andeq	r0, r0, r4, lsr #3
     910:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     914:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     918:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     91c:	0000040b 	andeq	r0, r0, fp, lsl #8
     920:	0000000c 	andeq	r0, r0, ip
     924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     928:	7c020001 	stcvc	0, cr0, [r2], {1}
     92c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     930:	00000020 	andeq	r0, r0, r0, lsr #32
     934:	00000920 	andeq	r0, r0, r0, lsr #18
     938:	40004900 	andmi	r4, r0, r0, lsl #18
     93c:	0000002c 	andeq	r0, r0, ip, lsr #32
     940:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     944:	05840683 	streq	r0, [r4, #1667]	; 0x683
     948:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     94c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     950:	0000040b 	andeq	r0, r0, fp, lsl #8
     954:	00000020 	andeq	r0, r0, r0, lsr #32
     958:	00000920 	andeq	r0, r0, r0, lsr #18
     95c:	4000492c 	andmi	r4, r0, ip, lsr #18
     960:	00000078 	andeq	r0, r0, r8, ror r0
     964:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     968:	05840683 	streq	r0, [r4, #1667]	; 0x683
     96c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     970:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     974:	0000040b 	andeq	r0, r0, fp, lsl #8
     978:	0000000c 	andeq	r0, r0, ip
     97c:	00000920 	andeq	r0, r0, r0, lsr #18
     980:	400049a4 	andmi	r4, r0, r4, lsr #19
     984:	00000014 	andeq	r0, r0, r4, lsl r0
     988:	0000000c 	andeq	r0, r0, ip
     98c:	00000920 	andeq	r0, r0, r0, lsr #18
     990:	400049b8 			; <UNDEFINED> instruction: 0x400049b8
     994:	00000014 	andeq	r0, r0, r4, lsl r0
     998:	0000000c 	andeq	r0, r0, ip
     99c:	00000920 	andeq	r0, r0, r0, lsr #18
     9a0:	400049cc 	andmi	r4, r0, ip, asr #19
     9a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     9a8:	0000000c 	andeq	r0, r0, ip
     9ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     9b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9b8:	00000020 	andeq	r0, r0, r0, lsr #32
     9bc:	000009a8 	andeq	r0, r0, r8, lsr #19
     9c0:	400049e8 	andmi	r4, r0, r8, ror #19
     9c4:	00000030 	andeq	r0, r0, r0, lsr r0
     9c8:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     9cc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     9d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     9d4:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     9d8:	0000040b 	andeq	r0, r0, fp, lsl #8
     9dc:	00000028 	andeq	r0, r0, r8, lsr #32
     9e0:	000009a8 	andeq	r0, r0, r8, lsr #19
     9e4:	40004a18 	andmi	r4, r0, r8, lsl sl
     9e8:	0000008c 	andeq	r0, r0, ip, lsl #1
     9ec:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     9f0:	09840a83 	stmibeq	r4, {r0, r1, r7, r9, fp}
     9f4:	07860885 	streq	r0, [r6, r5, lsl #17]
     9f8:	05880687 	streq	r0, [r8, #1671]	; 0x687
     9fc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a00:	0c4e028e 	sfmeq	f0, 2, [lr], {142}	; 0x8e
     a04:	0000040b 	andeq	r0, r0, fp, lsl #8
     a08:	00000020 	andeq	r0, r0, r0, lsr #32
     a0c:	000009a8 	andeq	r0, r0, r8, lsr #19
     a10:	40004aa4 	andmi	r4, r0, r4, lsr #21
     a14:	0000002c 	andeq	r0, r0, ip, lsr #32
     a18:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a1c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a20:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a24:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     a28:	0000040b 	andeq	r0, r0, fp, lsl #8
     a2c:	00000020 	andeq	r0, r0, r0, lsr #32
     a30:	000009a8 	andeq	r0, r0, r8, lsr #19
     a34:	40004ad0 	ldrdmi	r4, [r0], -r0
     a38:	0000002c 	andeq	r0, r0, ip, lsr #32
     a3c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a40:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a44:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a48:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     a4c:	0000040b 	andeq	r0, r0, fp, lsl #8
     a50:	0000000c 	andeq	r0, r0, ip
     a54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a58:	7c020001 	stcvc	0, cr0, [r2], {1}
     a5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a60:	0000000c 	andeq	r0, r0, ip
     a64:	00000a50 	andeq	r0, r0, r0, asr sl
     a68:	40004afc 	strdmi	r4, [r0], -ip
     a6c:	0000004c 	andeq	r0, r0, ip, asr #32
     a70:	0000000c 	andeq	r0, r0, ip
     a74:	00000a50 	andeq	r0, r0, r0, asr sl
     a78:	40004b48 	andmi	r4, r0, r8, asr #22
     a7c:	00000008 	andeq	r0, r0, r8
     a80:	0000000c 	andeq	r0, r0, ip
     a84:	00000a50 	andeq	r0, r0, r0, asr sl
     a88:	40004b50 	andmi	r4, r0, r0, asr fp
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	0000000c 	andeq	r0, r0, ip
     a94:	00000a50 	andeq	r0, r0, r0, asr sl
     a98:	40004b5c 	andmi	r4, r0, ip, asr fp
     a9c:	00000010 	andeq	r0, r0, r0, lsl r0
     aa0:	0000000c 	andeq	r0, r0, ip
     aa4:	00000a50 	andeq	r0, r0, r0, asr sl
     aa8:	40004b6c 	andmi	r4, r0, ip, ror #22
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000010 	andeq	r0, r0, r0, lsl r0
     ab4:	00000a50 	andeq	r0, r0, r0, asr sl
     ab8:	40004b78 	andmi	r4, r0, r8, ror fp
     abc:	00000038 	andeq	r0, r0, r8, lsr r0
     ac0:	00080e42 	andeq	r0, r8, r2, asr #28
     ac4:	0000000c 	andeq	r0, r0, ip
     ac8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     acc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ad0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ad4:	00000014 	andeq	r0, r0, r4, lsl r0
     ad8:	00000ac4 	andeq	r0, r0, r4, asr #21
     adc:	40004bb0 			; <UNDEFINED> instruction: 0x40004bb0
     ae0:	000000a8 	andeq	r0, r0, r8, lsr #1
     ae4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     ae8:	00000001 	andeq	r0, r0, r1
     aec:	0000001c 	andeq	r0, r0, ip, lsl r0
     af0:	00000ac4 	andeq	r0, r0, r4, asr #21
     af4:	40004c58 	andmi	r4, r0, r8, asr ip
     af8:	00000310 	andeq	r0, r0, r0, lsl r3
     afc:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     b00:	86058506 	strhi	r8, [r5], -r6, lsl #10
     b04:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     b08:	00018902 	andeq	r8, r1, r2, lsl #18
     b0c:	0000000c 	andeq	r0, r0, ip
     b10:	00000ac4 	andeq	r0, r0, r4, asr #21
     b14:	40004f68 	andmi	r4, r0, r8, ror #30
     b18:	00000040 	andeq	r0, r0, r0, asr #32
     b1c:	0000000c 	andeq	r0, r0, ip
     b20:	00000ac4 	andeq	r0, r0, r4, asr #21
     b24:	40004fa8 	andmi	r4, r0, r8, lsr #31
     b28:	00000044 	andeq	r0, r0, r4, asr #32
     b2c:	0000000c 	andeq	r0, r0, ip
     b30:	00000ac4 	andeq	r0, r0, r4, asr #21
     b34:	40004fec 	andmi	r4, r0, ip, ror #31
     b38:	00000018 	andeq	r0, r0, r8, lsl r0
     b3c:	0000000c 	andeq	r0, r0, ip
     b40:	00000ac4 	andeq	r0, r0, r4, asr #21
     b44:	40005004 	andmi	r5, r0, r4
     b48:	00000060 	andeq	r0, r0, r0, rrx
     b4c:	0000000c 	andeq	r0, r0, ip
     b50:	00000ac4 	andeq	r0, r0, r4, asr #21
     b54:	40005064 	andmi	r5, r0, r4, rrx
     b58:	00000068 	andeq	r0, r0, r8, rrx
     b5c:	0000000c 	andeq	r0, r0, ip
     b60:	00000ac4 	andeq	r0, r0, r4, asr #21
     b64:	400050cc 	andmi	r5, r0, ip, asr #1
     b68:	00000060 	andeq	r0, r0, r0, rrx
     b6c:	0000000c 	andeq	r0, r0, ip
     b70:	00000ac4 	andeq	r0, r0, r4, asr #21
     b74:	4000512c 	andmi	r5, r0, ip, lsr #2
     b78:	000000bc 	strheq	r0, [r0], -ip
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	00000ac4 	andeq	r0, r0, r4, asr #21
     b84:	400051e8 	andmi	r5, r0, r8, ror #3
     b88:	00000068 	andeq	r0, r0, r8, rrx
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000ac4 	andeq	r0, r0, r4, asr #21
     b94:	40005250 	andmi	r5, r0, r0, asr r2
     b98:	0000006c 	andeq	r0, r0, ip, rrx
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000ac4 	andeq	r0, r0, r4, asr #21
     ba4:	400052bc 			; <UNDEFINED> instruction: 0x400052bc
     ba8:	00000088 	andeq	r0, r0, r8, lsl #1
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000ac4 	andeq	r0, r0, r4, asr #21
     bb4:	40005344 	andmi	r5, r0, r4, asr #6
     bb8:	000000c0 	andeq	r0, r0, r0, asr #1
     bbc:	00000024 	andeq	r0, r0, r4, lsr #32
     bc0:	00000ac4 	andeq	r0, r0, r4, asr #21
     bc4:	40005404 	andmi	r5, r0, r4, lsl #8
     bc8:	000000e0 	andeq	r0, r0, r0, ror #1
     bcc:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     bd0:	07840883 	streq	r0, [r4, r3, lsl #17]
     bd4:	05860685 	streq	r0, [r6, #1669]	; 0x685
     bd8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     bdc:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     be0:	0000040b 	andeq	r0, r0, fp, lsl #8
     be4:	0000000c 	andeq	r0, r0, ip
     be8:	00000ac4 	andeq	r0, r0, r4, asr #21
     bec:	400054e4 	andmi	r5, r0, r4, ror #9
     bf0:	0000008c 	andeq	r0, r0, ip, lsl #1
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	00000ac4 	andeq	r0, r0, r4, asr #21
     bfc:	40005570 	andmi	r5, r0, r0, ror r5
     c00:	000000cc 	andeq	r0, r0, ip, asr #1
     c04:	00000018 	andeq	r0, r0, r8, lsl r0
     c08:	00000ac4 	andeq	r0, r0, r4, asr #21
     c0c:	4000563c 	andmi	r5, r0, ip, lsr r6
     c10:	00000110 	andeq	r0, r0, r0, lsl r1
     c14:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     c18:	86028503 	strhi	r8, [r2], -r3, lsl #10
     c1c:	00000001 	andeq	r0, r0, r1
     c20:	00000018 	andeq	r0, r0, r8, lsl r0
     c24:	00000ac4 	andeq	r0, r0, r4, asr #21
     c28:	4000574c 	andmi	r5, r0, ip, asr #14
     c2c:	00000124 	andeq	r0, r0, r4, lsr #2
     c30:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     c34:	86028503 	strhi	r8, [r2], -r3, lsl #10
     c38:	00000001 	andeq	r0, r0, r1
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c44:	7c020001 	stcvc	0, cr0, [r2], {1}
     c48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c4c:	0000000c 	andeq	r0, r0, ip
     c50:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c54:	40005870 	andmi	r5, r0, r0, ror r8
     c58:	00000084 	andeq	r0, r0, r4, lsl #1
     c5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c60:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c64:	400058f4 	strdmi	r5, [r0], -r4
     c68:	000000b8 	strheq	r0, [r0], -r8
     c6c:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     c70:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c74:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     c78:	0000040b 	andeq	r0, r0, fp, lsl #8
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c84:	7c020001 	stcvc	0, cr0, [r2], {1}
     c88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c8c:	00000018 	andeq	r0, r0, r8, lsl r0
     c90:	00000c7c 	andeq	r0, r0, ip, ror ip
     c94:	400059b0 			; <UNDEFINED> instruction: 0x400059b0
     c98:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c9c:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     ca0:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     ca4:	0000100e 	andeq	r1, r0, lr
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c7c 	andeq	r0, r0, ip, ror ip
     cb0:	40005a80 	andmi	r5, r0, r0, lsl #21
     cb4:	00000054 	andeq	r0, r0, r4, asr r0
     cb8:	00000014 	andeq	r0, r0, r4, lsl r0
     cbc:	00000c7c 	andeq	r0, r0, ip, ror ip
     cc0:	40005ad4 	ldrdmi	r5, [r0], -r4
     cc4:	0000006c 	andeq	r0, r0, ip, rrx
     cc8:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     ccc:	00000001 	andeq	r0, r0, r1
     cd0:	00000024 	andeq	r0, r0, r4, lsr #32
     cd4:	00000c7c 	andeq	r0, r0, ip, ror ip
     cd8:	40005b40 	andmi	r5, r0, r0, asr #22
     cdc:	00000098 	muleq	r0, r8, r0
     ce0:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     ce4:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     ce8:	01830282 	orreq	r0, r3, r2, lsl #5
     cec:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     cf0:	068e078d 	streq	r0, [lr], sp, lsl #15
     cf4:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c7c 	andeq	r0, r0, ip, ror ip
     d00:	40005bd8 	ldrdmi	r5, [r0], -r8
     d04:	00000028 	andeq	r0, r0, r8, lsr #32
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c7c 	andeq	r0, r0, ip, ror ip
     d10:	40005c00 	andmi	r5, r0, r0, lsl #24
     d14:	0000001c 	andeq	r0, r0, ip, lsl r0
     d18:	00000024 	andeq	r0, r0, r4, lsr #32
     d1c:	00000c7c 	andeq	r0, r0, ip, ror ip
     d20:	40005c1c 	andmi	r5, r0, ip, lsl ip
     d24:	000000cc 	andeq	r0, r0, ip, asr #1
     d28:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     d2c:	07850884 	streq	r0, [r5, r4, lsl #17]
     d30:	05870686 	streq	r0, [r7, #1670]	; 0x686
     d34:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d38:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     d3c:	0000040b 	andeq	r0, r0, fp, lsl #8
     d40:	00000024 	andeq	r0, r0, r4, lsr #32
     d44:	00000c7c 	andeq	r0, r0, ip, ror ip
     d48:	40005ce8 	andmi	r5, r0, r8, ror #25
     d4c:	000000f8 	strdeq	r0, [r0], -r8
     d50:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     d54:	07850884 	streq	r0, [r5, r4, lsl #17]
     d58:	05870686 	streq	r0, [r7, #1670]	; 0x686
     d5c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d60:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     d64:	0000040b 	andeq	r0, r0, fp, lsl #8
     d68:	00000024 	andeq	r0, r0, r4, lsr #32
     d6c:	00000c7c 	andeq	r0, r0, ip, ror ip
     d70:	40005de0 	andmi	r5, r0, r0, ror #27
     d74:	000001fc 	strdeq	r0, [r0], -ip
     d78:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     d7c:	07850884 	streq	r0, [r5, r4, lsl #17]
     d80:	05870686 	streq	r0, [r7, #1670]	; 0x686
     d84:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d88:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     d8c:	0000040b 	andeq	r0, r0, fp, lsl #8
     d90:	0000000c 	andeq	r0, r0, ip
     d94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d98:	7c020001 	stcvc	0, cr0, [r2], {1}
     d9c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     da0:	00000014 	andeq	r0, r0, r4, lsl r0
     da4:	00000d90 	muleq	r0, r0, sp
     da8:	4000663c 	andmi	r6, r0, ip, lsr r6
     dac:	00000018 	andeq	r0, r0, r8, lsl r0
     db0:	83080e42 	movwhi	r0, #36418	; 0x8e42
     db4:	00018e02 	andeq	r8, r1, r2, lsl #28
     db8:	00000014 	andeq	r0, r0, r4, lsl r0
     dbc:	00000d90 	muleq	r0, r0, sp
     dc0:	40006654 	andmi	r6, r0, r4, asr r6
     dc4:	00000018 	andeq	r0, r0, r8, lsl r0
     dc8:	83080e42 	movwhi	r0, #36418	; 0x8e42
     dcc:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd0:	0000000c 	andeq	r0, r0, ip
     dd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dd8:	7c020001 	stcvc	0, cr0, [r2], {1}
     ddc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     de0:	00000014 	andeq	r0, r0, r4, lsl r0
     de4:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     de8:	4000666c 	andmi	r6, r0, ip, ror #12
     dec:	00000020 	andeq	r0, r0, r0, lsr #32
     df0:	83080e42 	movwhi	r0, #36418	; 0x8e42
     df4:	00018e02 	andeq	r8, r1, r2, lsl #28
     df8:	00000014 	andeq	r0, r0, r4, lsl r0
     dfc:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e00:	4000668c 	andmi	r6, r0, ip, lsl #13
     e04:	00000020 	andeq	r0, r0, r0, lsr #32
     e08:	83080e42 	movwhi	r0, #36418	; 0x8e42
     e0c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e18:	7c020001 	stcvc	0, cr0, [r2], {1}
     e1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e20:	00000024 	andeq	r0, r0, r4, lsr #32
     e24:	00000e10 	andeq	r0, r0, r0, lsl lr
     e28:	400066ac 	andmi	r6, r0, ip, lsr #13
     e2c:	0000072c 	andeq	r0, r0, ip, lsr #14
     e30:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e34:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e38:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e3c:	8a048905 	bhi	123258 <IRQ_STACK_SIZE+0x11b258>
     e40:	8e028b03 	vmlahi.f64	d8, d2, d3
     e44:	300e5801 	andcc	r5, lr, r1, lsl #16
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e50:	7c020001 	stcvc	0, cr0, [r2], {1}
     e54:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000e48 	andeq	r0, r0, r8, asr #28
     e60:	40006dd8 	ldrdmi	r6, [r0], -r8
     e64:	00000004 	andeq	r0, r0, r4
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000e48 	andeq	r0, r0, r8, asr #28
     e70:	40006ddc 	ldrdmi	r6, [r0], -ip
     e74:	00000004 	andeq	r0, r0, r4
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e80:	7c020001 	stcvc	0, cr0, [r2], {1}
     e84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e88:	00000018 	andeq	r0, r0, r8, lsl r0
     e8c:	00000e78 	andeq	r0, r0, r8, ror lr
     e90:	40006de0 	andmi	r6, r0, r0, ror #27
     e94:	00000044 	andeq	r0, r0, r4, asr #32
     e98:	83100e42 	tsthi	r0, #1056	; 0x420
     e9c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     ea0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     eac:	7c020001 	stcvc	0, cr0, [r2], {1}
     eb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	00000ea4 	andeq	r0, r0, r4, lsr #29
     ebc:	40006e24 	andmi	r6, r0, r4, lsr #28
     ec0:	00000060 	andeq	r0, r0, r0, rrx
     ec4:	0000000c 	andeq	r0, r0, ip
     ec8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ecc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ed0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ed4:	00000024 	andeq	r0, r0, r4, lsr #32
     ed8:	00000ec4 	andeq	r0, r0, r4, asr #29
     edc:	40006e84 	andmi	r6, r0, r4, lsl #29
     ee0:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ee4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ee8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     eec:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ef0:	8a048905 	bhi	12330c <IRQ_STACK_SIZE+0x11b30c>
     ef4:	8e028b03 	vmlahi.f64	d8, d2, d3
     ef8:	380e4401 	stmdacc	lr, {r0, sl, lr}
     efc:	00000014 	andeq	r0, r0, r4, lsl r0
     f00:	00000ec4 	andeq	r0, r0, r4, asr #29
     f04:	40007054 	andmi	r7, r0, r4, asr r0
     f08:	00000028 	andeq	r0, r0, r8, lsr #32
     f0c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     f10:	00000001 	andeq	r0, r0, r1
     f14:	0000000c 	andeq	r0, r0, ip
     f18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f1c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f20:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f24:	00000018 	andeq	r0, r0, r8, lsl r0
     f28:	00000f14 	andeq	r0, r0, r4, lsl pc
     f2c:	4000707c 	andmi	r7, r0, ip, ror r0
     f30:	00000050 	andeq	r0, r0, r0, asr r0
     f34:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     f38:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     f3c:	780e4201 	stmdavc	lr, {r0, r9, lr}
     f40:	00000014 	andeq	r0, r0, r4, lsl r0
     f44:	00000f14 	andeq	r0, r0, r4, lsl pc
     f48:	400070cc 	andmi	r7, r0, ip, asr #1
     f4c:	00000028 	andeq	r0, r0, r8, lsr #32
     f50:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     f54:	00000001 	andeq	r0, r0, r1
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f60:	7c020001 	stcvc	0, cr0, [r2], {1}
     f64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f68:	0000001c 	andeq	r0, r0, ip, lsl r0
     f6c:	00000f58 	andeq	r0, r0, r8, asr pc
     f70:	400070f4 	strdmi	r7, [r0], -r4
     f74:	00000100 	andeq	r0, r0, r0, lsl #2
     f78:	83180e42 	tsthi	r8, #1056	; 0x420
     f7c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     f80:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     f84:	00018e02 	andeq	r8, r1, r2, lsl #28
     f88:	0000001c 	andeq	r0, r0, ip, lsl r0
     f8c:	00000f58 	andeq	r0, r0, r8, asr pc
     f90:	400071f4 	strdmi	r7, [r0], -r4
     f94:	0000026c 	andeq	r0, r0, ip, ror #4
     f98:	83180e42 	tsthi	r8, #1056	; 0x420
     f9c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     fa0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     fa4:	00018e02 	andeq	r8, r1, r2, lsl #28
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb8:	00000018 	andeq	r0, r0, r8, lsl r0
     fbc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fc0:	40007460 	andmi	r7, r0, r0, ror #8
     fc4:	0000002c 	andeq	r0, r0, ip, lsr #32
     fc8:	83100e42 	tsthi	r0, #1056	; 0x420
     fcc:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     fd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     fd4:	00000018 	andeq	r0, r0, r8, lsl r0
     fd8:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fdc:	4000748c 	andmi	r7, r0, ip, lsl #9
     fe0:	00000108 	andeq	r0, r0, r8, lsl #2
     fe4:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
     fe8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fec:	00018e02 	andeq	r8, r1, r2, lsl #28
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ff8:	7c020001 	stcvc	0, cr0, [r2], {1}
     ffc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1000:	00000028 	andeq	r0, r0, r8, lsr #32
    1004:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1008:	40007594 	mulmi	r0, r4, r5
    100c:	00001f0c 	andeq	r1, r0, ip, lsl #30
    1010:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1014:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1018:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    101c:	8a048905 	bhi	123438 <IRQ_STACK_SIZE+0x11b438>
    1020:	8e028b03 	vmlahi.f64	d8, d2, d3
    1024:	b00e4201 	andlt	r4, lr, r1, lsl #4
    1028:	00000002 	andeq	r0, r0, r2
    102c:	0000000c 	andeq	r0, r0, ip
    1030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1034:	7c020001 	stcvc	0, cr0, [r2], {1}
    1038:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    103c:	00000024 	andeq	r0, r0, r4, lsr #32
    1040:	0000102c 	andeq	r1, r0, ip, lsr #32
    1044:	400094a0 	andmi	r9, r0, r0, lsr #9
    1048:	000001e0 	andeq	r0, r0, r0, ror #3
    104c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1050:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1054:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1058:	8a048905 	bhi	123474 <IRQ_STACK_SIZE+0x11b474>
    105c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1060:	300e4a01 	andcc	r4, lr, r1, lsl #20
    1064:	00000028 	andeq	r0, r0, r8, lsr #32
    1068:	0000102c 	andeq	r1, r0, ip, lsr #32
    106c:	40009680 	andmi	r9, r0, r0, lsl #13
    1070:	000016f4 	strdeq	r1, [r0], -r4
    1074:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1078:	86088509 	strhi	r8, [r8], -r9, lsl #10
    107c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1080:	8a048905 	bhi	12349c <IRQ_STACK_SIZE+0x11b49c>
    1084:	8e028b03 	vmlahi.f64	d8, d2, d3
    1088:	980e4401 	stmdals	lr, {r0, sl, lr}
    108c:	00000001 	andeq	r0, r0, r1
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1098:	7c020001 	stcvc	0, cr0, [r2], {1}
    109c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10a0:	00000014 	andeq	r0, r0, r4, lsl r0
    10a4:	00001090 	muleq	r0, r0, r0
    10a8:	4000ad78 	andmi	sl, r0, r8, ror sp
    10ac:	00000070 	andeq	r0, r0, r0, ror r0
    10b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    10b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	00001090 	muleq	r0, r0, r0
    10c0:	4000ade8 	andmi	sl, r0, r8, ror #27
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	00001090 	muleq	r0, r0, r0
    10d0:	4000adf4 	strdmi	sl, [r0], -r4
    10d4:	00000010 	andeq	r0, r0, r0, lsl r0
    10d8:	0000000c 	andeq	r0, r0, ip
    10dc:	00001090 	muleq	r0, r0, r0
    10e0:	4000ae04 	andmi	sl, r0, r4, lsl #28
    10e4:	0000000c 	andeq	r0, r0, ip
    10e8:	0000000c 	andeq	r0, r0, ip
    10ec:	00001090 	muleq	r0, r0, r0
    10f0:	4000ae10 	andmi	sl, r0, r0, lsl lr
    10f4:	00000008 	andeq	r0, r0, r8
    10f8:	0000000c 	andeq	r0, r0, ip
    10fc:	00001090 	muleq	r0, r0, r0
    1100:	4000ae18 	andmi	sl, r0, r8, lsl lr
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	0000000c 	andeq	r0, r0, ip
    110c:	00001090 	muleq	r0, r0, r0
    1110:	4000ae24 	andmi	sl, r0, r4, lsr #28
    1114:	00000018 	andeq	r0, r0, r8, lsl r0
    1118:	0000000c 	andeq	r0, r0, ip
    111c:	00001090 	muleq	r0, r0, r0
    1120:	4000ae3c 	andmi	sl, r0, ip, lsr lr
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	0000000c 	andeq	r0, r0, ip
    112c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1130:	7c020001 	stcvc	0, cr0, [r2], {1}
    1134:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1138:	00000018 	andeq	r0, r0, r8, lsl r0
    113c:	00001128 	andeq	r1, r0, r8, lsr #2
    1140:	4000ae48 	andmi	sl, r0, r8, asr #28
    1144:	00000114 	andeq	r0, r0, r4, lsl r1
    1148:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    114c:	86028503 	strhi	r8, [r2], -r3, lsl #10
    1150:	00000001 	andeq	r0, r0, r1
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    115c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1160:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1164:	00000018 	andeq	r0, r0, r8, lsl r0
    1168:	00001154 	andeq	r1, r0, r4, asr r1
    116c:	4000af5c 	andmi	sl, r0, ip, asr pc
    1170:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1174:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    1178:	86038504 	strhi	r8, [r3], -r4, lsl #10
    117c:	00018702 	andeq	r8, r1, r2, lsl #14
    1180:	0000000c 	andeq	r0, r0, ip
    1184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1188:	7c020001 	stcvc	0, cr0, [r2], {1}
    118c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1190:	00000018 	andeq	r0, r0, r8, lsl r0
    1194:	00001180 	andeq	r1, r0, r0, lsl #3
    1198:	4000b04c 	andmi	fp, r0, ip, asr #32
    119c:	0000008c 	andeq	r0, r0, ip, lsl #1
    11a0:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
    11a4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    11a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    11ac:	0000000c 	andeq	r0, r0, ip
    11b0:	00001180 	andeq	r1, r0, r0, lsl #3
    11b4:	4000b0d8 	ldrdmi	fp, [r0], -r8
    11b8:	0000001c 	andeq	r0, r0, ip, lsl r0
    11bc:	00000020 	andeq	r0, r0, r0, lsr #32
    11c0:	00001180 	andeq	r1, r0, r0, lsl #3
    11c4:	4000b0f4 	strdmi	fp, [r0], -r4
    11c8:	000000dc 	ldrdeq	r0, [r0], -ip
    11cc:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    11d0:	86068507 	strhi	r8, [r6], -r7, lsl #10
    11d4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    11d8:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    11dc:	280e4401 	stmdacs	lr, {r0, sl, lr}
    11e0:	00000020 	andeq	r0, r0, r0, lsr #32
    11e4:	00001180 	andeq	r1, r0, r0, lsl #3
    11e8:	4000b1d0 	ldrdmi	fp, [r0], -r0
    11ec:	000000e8 	andeq	r0, r0, r8, ror #1
    11f0:	83200e42 	teqhi	r0, #1056	; 0x420
    11f4:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    11f8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    11fc:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1200:	00018e02 	andeq	r8, r1, r2, lsl #28
    1204:	0000000c 	andeq	r0, r0, ip
    1208:	00001180 	andeq	r1, r0, r0, lsl #3
    120c:	4000b2b8 			; <UNDEFINED> instruction: 0x4000b2b8
    1210:	0000005c 	andeq	r0, r0, ip, asr r0
    1214:	0000000c 	andeq	r0, r0, ip
    1218:	00001180 	andeq	r1, r0, r0, lsl #3
    121c:	4000b314 	andmi	fp, r0, r4, lsl r3
    1220:	00000094 	muleq	r0, r4, r0
    1224:	00000014 	andeq	r0, r0, r4, lsl r0
    1228:	00001180 	andeq	r1, r0, r0, lsl #3
    122c:	4000b3a8 	andmi	fp, r0, r8, lsr #7
    1230:	00000024 	andeq	r0, r0, r4, lsr #32
    1234:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1238:	00018e02 	andeq	r8, r1, r2, lsl #28
    123c:	00000024 	andeq	r0, r0, r4, lsr #32
    1240:	00001180 	andeq	r1, r0, r0, lsl #3
    1244:	4000b3cc 	andmi	fp, r0, ip, asr #7
    1248:	000001e8 	andeq	r0, r0, r8, ror #3
    124c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1250:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1254:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1258:	8a048905 	bhi	123674 <IRQ_STACK_SIZE+0x11b674>
    125c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1260:	380e4801 	stmdacc	lr, {r0, fp, lr}
    1264:	0000001c 	andeq	r0, r0, ip, lsl r0
    1268:	00001180 	andeq	r1, r0, r0, lsl #3
    126c:	4000b5b4 			; <UNDEFINED> instruction: 0x4000b5b4
    1270:	00000104 	andeq	r0, r0, r4, lsl #2
    1274:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    1278:	86058506 	strhi	r8, [r5], -r6, lsl #10
    127c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1280:	00018e02 	andeq	r8, r1, r2, lsl #28
    1284:	00000020 	andeq	r0, r0, r0, lsr #32
    1288:	00001180 	andeq	r1, r0, r0, lsl #3
    128c:	4000b6b8 			; <UNDEFINED> instruction: 0x4000b6b8
    1290:	0000010c 	andeq	r0, r0, ip, lsl #2
    1294:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1298:	86078508 	strhi	r8, [r7], -r8, lsl #10
    129c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    12a0:	8a038904 	bhi	e36b8 <IRQ_STACK_SIZE+0xdb6b8>
    12a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12a8:	0000000c 	andeq	r0, r0, ip
    12ac:	00001180 	andeq	r1, r0, r0, lsl #3
    12b0:	4000b7c4 	andmi	fp, r0, r4, asr #15
    12b4:	00000060 	andeq	r0, r0, r0, rrx
    12b8:	00000020 	andeq	r0, r0, r0, lsr #32
    12bc:	00001180 	andeq	r1, r0, r0, lsl #3
    12c0:	4000b824 	andmi	fp, r0, r4, lsr #16
    12c4:	00000144 	andeq	r0, r0, r4, asr #2
    12c8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    12cc:	86078508 	strhi	r8, [r7], -r8, lsl #10
    12d0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    12d4:	8a038904 	bhi	e36ec <IRQ_STACK_SIZE+0xdb6ec>
    12d8:	00018e02 	andeq	r8, r1, r2, lsl #28
    12dc:	0000000c 	andeq	r0, r0, ip
    12e0:	00001180 	andeq	r1, r0, r0, lsl #3
    12e4:	4000b968 	andmi	fp, r0, r8, ror #18
    12e8:	00000064 	andeq	r0, r0, r4, rrx
    12ec:	00000018 	andeq	r0, r0, r8, lsl r0
    12f0:	00001180 	andeq	r1, r0, r0, lsl #3
    12f4:	4000b9cc 	andmi	fp, r0, ip, asr #19
    12f8:	000000d4 	ldrdeq	r0, [r0], -r4
    12fc:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1300:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1304:	00018e02 	andeq	r8, r1, r2, lsl #28
    1308:	00000020 	andeq	r0, r0, r0, lsr #32
    130c:	00001180 	andeq	r1, r0, r0, lsl #3
    1310:	4000baa0 	andmi	fp, r0, r0, lsr #21
    1314:	0000010c 	andeq	r0, r0, ip, lsl #2
    1318:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    131c:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1320:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1324:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    1328:	0000200e 	andeq	r2, r0, lr
    132c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1330:	00001180 	andeq	r1, r0, r0, lsl #3
    1334:	4000bbac 	andmi	fp, r0, ip, lsr #23
    1338:	00000088 	andeq	r0, r0, r8, lsl #1
    133c:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    1340:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1344:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1348:	200e4201 	andcs	r4, lr, r1, lsl #4
    134c:	00000014 	andeq	r0, r0, r4, lsl r0
    1350:	00001180 	andeq	r1, r0, r0, lsl #3
    1354:	4000bc34 	andmi	fp, r0, r4, lsr ip
    1358:	00000058 	andeq	r0, r0, r8, asr r0
    135c:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    1360:	00018e02 	andeq	r8, r1, r2, lsl #28
    1364:	00000014 	andeq	r0, r0, r4, lsl r0
    1368:	00001180 	andeq	r1, r0, r0, lsl #3
    136c:	4000bc8c 	andmi	fp, r0, ip, lsl #25
    1370:	00000070 	andeq	r0, r0, r0, ror r0
    1374:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1378:	00018502 	andeq	r8, r1, r2, lsl #10
    137c:	0000000c 	andeq	r0, r0, ip
    1380:	00001180 	andeq	r1, r0, r0, lsl #3
    1384:	4000bcfc 	strdmi	fp, [r0], -ip
    1388:	0000007c 	andeq	r0, r0, ip, ror r0
    138c:	0000000c 	andeq	r0, r0, ip
    1390:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1394:	7c020001 	stcvc	0, cr0, [r2], {1}
    1398:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    139c:	0000000c 	andeq	r0, r0, ip
    13a0:	0000138c 	andeq	r1, r0, ip, lsl #7
    13a4:	4000bd78 	andmi	fp, r0, r8, ror sp
    13a8:	0000006c 	andeq	r0, r0, ip, rrx
    13ac:	0000000c 	andeq	r0, r0, ip
    13b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13b4:	7c020001 	stcvc	0, cr0, [r2], {1}
    13b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13bc:	00000024 	andeq	r0, r0, r4, lsr #32
    13c0:	000013ac 	andeq	r1, r0, ip, lsr #7
    13c4:	4000c014 	andmi	ip, r0, r4, lsl r0
    13c8:	000001ac 	andeq	r0, r0, ip, lsr #3
    13cc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    13d0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    13d4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    13d8:	8a048905 	bhi	1237f4 <IRQ_STACK_SIZE+0x11b7f4>
    13dc:	8e028b03 	vmlahi.f64	d8, d2, d3
    13e0:	300e4601 	andcc	r4, lr, r1, lsl #12
    13e4:	00000028 	andeq	r0, r0, r8, lsr #32
    13e8:	000013ac 	andeq	r1, r0, ip, lsr #7
    13ec:	4000c1c0 	andmi	ip, r0, r0, asr #3
    13f0:	000010e0 	andeq	r1, r0, r0, ror #1
    13f4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    13f8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    13fc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1400:	8a048905 	bhi	12381c <IRQ_STACK_SIZE+0x11b81c>
    1404:	8e028b03 	vmlahi.f64	d8, d2, d3
    1408:	e80e4201 	stmda	lr, {r0, r9, lr}
    140c:	00000001 	andeq	r0, r0, r1
    1410:	0000000c 	andeq	r0, r0, ip
    1414:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1418:	7c020001 	stcvc	0, cr0, [r2], {1}
    141c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1420:	00000014 	andeq	r0, r0, r4, lsl r0
    1424:	00001410 	andeq	r1, r0, r0, lsl r4
    1428:	4000d2a0 	andmi	sp, r0, r0, lsr #5
    142c:	0000009c 	muleq	r0, ip, r0
    1430:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1434:	00018e02 	andeq	r8, r1, r2, lsl #28
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1440:	7c020001 	stcvc	0, cr0, [r2], {1}
    1444:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1448:	00000018 	andeq	r0, r0, r8, lsl r0
    144c:	00001438 	andeq	r1, r0, r8, lsr r4
    1450:	4000d33c 	andmi	sp, r0, ip, lsr r3
    1454:	00000134 	andeq	r0, r0, r4, lsr r1
    1458:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    145c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1460:	00018702 	andeq	r8, r1, r2, lsl #14
    1464:	0000000c 	andeq	r0, r0, ip
    1468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    146c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1470:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1474:	00000018 	andeq	r0, r0, r8, lsl r0
    1478:	00001464 	andeq	r1, r0, r4, ror #8
    147c:	4000d470 	andmi	sp, r0, r0, ror r4
    1480:	000000f4 	strdeq	r0, [r0], -r4
    1484:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    1488:	86028503 	strhi	r8, [r2], -r3, lsl #10
    148c:	00000001 	andeq	r0, r0, r1
    1490:	0000000c 	andeq	r0, r0, ip
    1494:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1498:	7c020001 	stcvc	0, cr0, [r2], {1}
    149c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14a0:	00000024 	andeq	r0, r0, r4, lsr #32
    14a4:	00001490 	muleq	r0, r0, r4
    14a8:	4000d564 	andmi	sp, r0, r4, ror #10
    14ac:	0000056c 	andeq	r0, r0, ip, ror #10
    14b0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    14b4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    14b8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    14bc:	8a048905 	bhi	1238d8 <IRQ_STACK_SIZE+0x11b8d8>
    14c0:	8e028b03 	vmlahi.f64	d8, d2, d3
    14c4:	300e4401 	andcc	r4, lr, r1, lsl #8
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14d0:	7c010001 	stcvc	0, cr0, [r1], {1}
    14d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	000014c8 	andeq	r1, r0, r8, asr #9
    14e0:	4000dad0 	ldrdmi	sp, [r0], -r0
    14e4:	000000f4 	strdeq	r0, [r0], -r4
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14f0:	7c010001 	stcvc	0, cr0, [r1], {1}
    14f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14f8:	00000014 	andeq	r0, r0, r4, lsl r0
    14fc:	000014e8 	andeq	r1, r0, r8, ror #9
    1500:	4000e640 	andmi	lr, r0, r0, asr #12
    1504:	0000003c 	andeq	r0, r0, ip, lsr r0
    1508:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    150c:	00000010 	andeq	r0, r0, r0, lsl r0
    1510:	0000000c 	andeq	r0, r0, ip
    1514:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1518:	7c020001 	stcvc	0, cr0, [r2], {1}
    151c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1520:	00000020 	andeq	r0, r0, r0, lsr #32
    1524:	00001510 	andeq	r1, r0, r0, lsl r5
    1528:	4000e67c 	andmi	lr, r0, ip, ror r6
    152c:	00000044 	andeq	r0, r0, r4, asr #32
    1530:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1534:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1538:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    153c:	8a038904 	bhi	e3954 <IRQ_STACK_SIZE+0xdb954>
    1540:	00018e02 	andeq	r8, r1, r2, lsl #28
    1544:	00000020 	andeq	r0, r0, r0, lsr #32
    1548:	00001510 	andeq	r1, r0, r0, lsl r5
    154c:	4000e6c0 	andmi	lr, r0, r0, asr #13
    1550:	00000040 	andeq	r0, r0, r0, asr #32
    1554:	83200e42 	teqhi	r0, #1056	; 0x420
    1558:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    155c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1560:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1564:	00018e02 	andeq	r8, r1, r2, lsl #28
    1568:	0000000c 	andeq	r0, r0, ip
    156c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1570:	7c020001 	stcvc	0, cr0, [r2], {1}
    1574:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1578:	00000024 	andeq	r0, r0, r4, lsr #32
    157c:	00001568 	andeq	r1, r0, r8, ror #10
    1580:	4000e700 	andmi	lr, r0, r0, lsl #14
    1584:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1588:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    158c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1590:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1594:	8a048905 	bhi	1239b0 <IRQ_STACK_SIZE+0x11b9b0>
    1598:	8e028b03 	vmlahi.f64	d8, d2, d3
    159c:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    15a0:	0000000c 	andeq	r0, r0, ip
    15a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15a8:	7c020001 	stcvc	0, cr0, [r2], {1}
    15ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15b0:	00000024 	andeq	r0, r0, r4, lsr #32
    15b4:	000015a0 	andeq	r1, r0, r0, lsr #11
    15b8:	4000ebd0 	ldrdmi	lr, [r0], -r0
    15bc:	00000470 	andeq	r0, r0, r0, ror r4
    15c0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    15c4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    15c8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    15cc:	8a048905 	bhi	1239e8 <IRQ_STACK_SIZE+0x11b9e8>
    15d0:	8e028b03 	vmlahi.f64	d8, d2, d3
    15d4:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000018 	andeq	r0, r0, r8, lsl r0
       8:	00000038 	andeq	r0, r0, r8, lsr r0
       c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
      18:	000001ec 	andeq	r0, r0, ip, ror #3
      1c:	000002e8 	andeq	r0, r0, r8, ror #5
      20:	000002ec 	andeq	r0, r0, ip, ror #5
      24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      28:	000002f4 	strdeq	r0, [r0], -r4
      2c:	000002f8 	strdeq	r0, [r0], -r8
	...
      38:	000002e8 	andeq	r0, r0, r8, ror #5
      3c:	000002ec 	andeq	r0, r0, ip, ror #5
      40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      44:	000002f4 	strdeq	r0, [r0], -r4
      48:	000002f8 	strdeq	r0, [r0], -r8
      4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
      58:	00000420 	andeq	r0, r0, r0, lsr #8
      5c:	00000424 	andeq	r0, r0, r4, lsr #8
      60:	00000428 	andeq	r0, r0, r8, lsr #8
      64:	0000042c 	andeq	r0, r0, ip, lsr #8
      68:	00000434 	andeq	r0, r0, r4, lsr r4
      6c:	00000438 	andeq	r0, r0, r8, lsr r4
      70:	000005a4 	andeq	r0, r0, r4, lsr #11
      74:	000005a8 	andeq	r0, r0, r8, lsr #11
      78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
      7c:	000005c0 	andeq	r0, r0, r0, asr #11
      80:	000005c4 	andeq	r0, r0, r4, asr #11
      84:	000005c8 	andeq	r0, r0, r8, asr #11
      88:	000005cc 	andeq	r0, r0, ip, asr #11
      8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      90:	000005e8 	andeq	r0, r0, r8, ror #11
      94:	000005f8 	strdeq	r0, [r0], -r8
      98:	000005fc 	strdeq	r0, [r0], -ip
      9c:	00000600 	andeq	r0, r0, r0, lsl #12
      a0:	00000618 	andeq	r0, r0, r8, lsl r6
      a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
      b0:	00000424 	andeq	r0, r0, r4, lsr #8
      b4:	00000428 	andeq	r0, r0, r8, lsr #8
      b8:	0000042c 	andeq	r0, r0, ip, lsr #8
      bc:	00000434 	andeq	r0, r0, r4, lsr r4
      c0:	00000438 	andeq	r0, r0, r8, lsr r4
      c4:	00000444 	andeq	r0, r0, r4, asr #8
      c8:	00000464 	andeq	r0, r0, r4, ror #8
      cc:	0000046c 	andeq	r0, r0, ip, ror #8
      d0:	0000047c 	andeq	r0, r0, ip, ror r4
      d4:	00000480 	andeq	r0, r0, r0, lsl #9
      d8:	00000484 	andeq	r0, r0, r4, lsl #9
      dc:	00000488 	andeq	r0, r0, r8, lsl #9
      e0:	000004a0 	andeq	r0, r0, r0, lsr #9
      e4:	000004ac 	andeq	r0, r0, ip, lsr #9
      e8:	000004e4 	andeq	r0, r0, r4, ror #9
      ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
      f8:	00000444 	andeq	r0, r0, r4, asr #8
      fc:	00000454 	andeq	r0, r0, r4, asr r4
     100:	0000046c 	andeq	r0, r0, ip, ror #8
     104:	00000470 	andeq	r0, r0, r0, ror r4
     108:	00000478 	andeq	r0, r0, r8, ror r4
     10c:	0000047c 	andeq	r0, r0, ip, ror r4
     110:	00000488 	andeq	r0, r0, r8, lsl #9
     114:	00000490 	muleq	r0, r0, r4
     118:	000004ac 	andeq	r0, r0, ip, lsr #9
     11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     128:	000004e8 	andeq	r0, r0, r8, ror #9
     12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
     138:	00000454 	andeq	r0, r0, r4, asr r4
     13c:	00000464 	andeq	r0, r0, r4, ror #8
     140:	00000470 	andeq	r0, r0, r0, ror r4
     144:	00000474 	andeq	r0, r0, r4, ror r4
     148:	00000480 	andeq	r0, r0, r0, lsl #9
     14c:	00000484 	andeq	r0, r0, r4, lsl #9
     150:	00000490 	muleq	r0, r0, r4
     154:	00000494 	muleq	r0, r4, r4
     158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     164:	000004c4 	andeq	r0, r0, r4, asr #9
     168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     16c:	000004f4 	strdeq	r0, [r0], -r4
     170:	000004f8 	strdeq	r0, [r0], -r8
     174:	000004fc 	strdeq	r0, [r0], -ip
	...
     180:	00000474 	andeq	r0, r0, r4, ror r4
     184:	00000478 	andeq	r0, r0, r8, ror r4
     188:	00000494 	muleq	r0, r4, r4
     18c:	00000498 	muleq	r0, r8, r4
     190:	000004c4 	andeq	r0, r0, r4, asr #9
     194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     198:	000004ec 	andeq	r0, r0, ip, ror #9
     19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1a0:	00000514 	andeq	r0, r0, r4, lsl r5
     1a4:	00000520 	andeq	r0, r0, r0, lsr #10
     1a8:	00000540 	andeq	r0, r0, r0, asr #10
     1ac:	00000544 	andeq	r0, r0, r4, asr #10
     1b0:	00000548 	andeq	r0, r0, r8, asr #10
     1b4:	0000054c 	andeq	r0, r0, ip, asr #10
     1b8:	00000550 	andeq	r0, r0, r0, asr r5
     1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
     1c8:	00000498 	muleq	r0, r8, r4
     1cc:	0000049c 	muleq	r0, ip, r4
     1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1d4:	000004d8 	ldrdeq	r0, [r0], -r8
     1d8:	000004f4 	strdeq	r0, [r0], -r4
     1dc:	000004f8 	strdeq	r0, [r0], -r8
     1e0:	000004fc 	strdeq	r0, [r0], -ip
     1e4:	00000500 	andeq	r0, r0, r0, lsl #10
     1e8:	00000510 	andeq	r0, r0, r0, lsl r5
     1ec:	00000514 	andeq	r0, r0, r4, lsl r5
     1f0:	00000520 	andeq	r0, r0, r0, lsr #10
     1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
     1f8:	00000558 	andeq	r0, r0, r8, asr r5
     1fc:	0000055c 	andeq	r0, r0, ip, asr r5
     200:	00000560 	andeq	r0, r0, r0, ror #10
     204:	00000564 	andeq	r0, r0, r4, ror #10
     208:	00000570 	andeq	r0, r0, r0, ror r5
     20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
     218:	0000049c 	muleq	r0, ip, r4
     21c:	000004a0 	andeq	r0, r0, r0, lsr #9
     220:	000004d8 	ldrdeq	r0, [r0], -r8
     224:	000004dc 	ldrdeq	r0, [r0], -ip
     228:	000004e0 	andeq	r0, r0, r0, ror #9
     22c:	000004e4 	andeq	r0, r0, r4, ror #9
     230:	00000500 	andeq	r0, r0, r0, lsl #10
     234:	0000050c 	andeq	r0, r0, ip, lsl #10
     238:	0000052c 	andeq	r0, r0, ip, lsr #10
     23c:	00000538 	andeq	r0, r0, r8, lsr r5
     240:	00000578 	andeq	r0, r0, r8, ror r5
     244:	0000057c 	andeq	r0, r0, ip, ror r5
     248:	00000580 	andeq	r0, r0, r0, lsl #11
     24c:	00000584 	andeq	r0, r0, r4, lsl #11
     250:	00000588 	andeq	r0, r0, r8, lsl #11
     254:	0000058c 	andeq	r0, r0, ip, lsl #11
     258:	00000590 	muleq	r0, r0, r5
     25c:	00000594 	muleq	r0, r4, r5
     260:	000005c0 	andeq	r0, r0, r0, asr #11
     264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
     270:	000004dc 	ldrdeq	r0, [r0], -ip
     274:	000004e0 	andeq	r0, r0, r0, ror #9
     278:	00000544 	andeq	r0, r0, r4, asr #10
     27c:	00000548 	andeq	r0, r0, r8, asr #10
     280:	0000054c 	andeq	r0, r0, ip, asr #10
     284:	00000550 	andeq	r0, r0, r0, asr r5
     288:	00000554 	andeq	r0, r0, r4, asr r5
     28c:	00000558 	andeq	r0, r0, r8, asr r5
     290:	00000564 	andeq	r0, r0, r4, ror #10
     294:	00000568 	andeq	r0, r0, r8, ror #10
     298:	0000056c 	andeq	r0, r0, ip, ror #10
     29c:	00000570 	andeq	r0, r0, r0, ror r5
     2a0:	00000574 	andeq	r0, r0, r4, ror r5
     2a4:	00000578 	andeq	r0, r0, r8, ror r5
     2a8:	0000057c 	andeq	r0, r0, ip, ror r5
     2ac:	00000580 	andeq	r0, r0, r0, lsl #11
     2b0:	00000598 	muleq	r0, r8, r5
     2b4:	0000059c 	muleq	r0, ip, r5
     2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
     2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
     2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
     2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
     2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
     2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
     2dc:	00000510 	andeq	r0, r0, r0, lsl r5
     2e0:	00000538 	andeq	r0, r0, r8, lsr r5
     2e4:	00000540 	andeq	r0, r0, r0, asr #10
     2e8:	0000055c 	andeq	r0, r0, ip, asr r5
     2ec:	00000560 	andeq	r0, r0, r0, ror #10
     2f0:	00000568 	andeq	r0, r0, r8, ror #10
     2f4:	0000056c 	andeq	r0, r0, ip, ror #10
     2f8:	00000584 	andeq	r0, r0, r4, lsl #11
     2fc:	00000588 	andeq	r0, r0, r8, lsl #11
     300:	0000058c 	andeq	r0, r0, ip, lsl #11
     304:	00000590 	muleq	r0, r0, r5
     308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     310:	000005c8 	andeq	r0, r0, r8, asr #11
     314:	000005cc 	andeq	r0, r0, ip, asr #11
     318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     31c:	000005d8 	ldrdeq	r0, [r0], -r8
     320:	000005f8 	strdeq	r0, [r0], -r8
     324:	000005fc 	strdeq	r0, [r0], -ip
     328:	00000600 	andeq	r0, r0, r0, lsl #12
     32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
     338:	00000594 	muleq	r0, r4, r5
     33c:	00000598 	muleq	r0, r8, r5
     340:	0000059c 	muleq	r0, ip, r5
     344:	000005a0 	andeq	r0, r0, r0, lsr #11
     348:	000005ac 	andeq	r0, r0, ip, lsr #11
     34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     358:	000005d8 	ldrdeq	r0, [r0], -r8
     35c:	000005e8 	andeq	r0, r0, r8, ror #11
     360:	00000608 	andeq	r0, r0, r8, lsl #12
     364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
     370:	000008d4 	ldrdeq	r0, [r0], -r4
     374:	00000908 	andeq	r0, r0, r8, lsl #18
     378:	0000092c 	andeq	r0, r0, ip, lsr #18
     37c:	0000094c 	andeq	r0, r0, ip, asr #18
	...
     388:	0000095c 	andeq	r0, r0, ip, asr r9
     38c:	00000990 	muleq	r0, r0, r9
     390:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     394:	000009d4 	ldrdeq	r0, [r0], -r4
	...
     3a0:	000009e4 	andeq	r0, r0, r4, ror #19
     3a4:	00000a18 	andeq	r0, r0, r8, lsl sl
     3a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
     3ac:	00000a5c 	andeq	r0, r0, ip, asr sl
	...
     3b8:	00000e74 	andeq	r0, r0, r4, ror lr
     3bc:	00000e78 	andeq	r0, r0, r8, ror lr
     3c0:	00000e98 	muleq	r0, r8, lr
     3c4:	0000169c 	muleq	r0, ip, r6
	...
     3d0:	00000e74 	andeq	r0, r0, r4, ror lr
     3d4:	00000e78 	andeq	r0, r0, r8, ror lr
     3d8:	00000e98 	muleq	r0, r8, lr
     3dc:	00000f60 	andeq	r0, r0, r0, ror #30
	...
     3e8:	0000104c 	andeq	r1, r0, ip, asr #32
     3ec:	00001148 	andeq	r1, r0, r8, asr #2
     3f0:	0000114c 	andeq	r1, r0, ip, asr #2
     3f4:	00001150 	andeq	r1, r0, r0, asr r1
     3f8:	00001154 	andeq	r1, r0, r4, asr r1
     3fc:	00001158 	andeq	r1, r0, r8, asr r1
	...
     408:	00001148 	andeq	r1, r0, r8, asr #2
     40c:	0000114c 	andeq	r1, r0, ip, asr #2
     410:	00001150 	andeq	r1, r0, r0, asr r1
     414:	00001154 	andeq	r1, r0, r4, asr r1
     418:	00001158 	andeq	r1, r0, r8, asr r1
     41c:	00001178 	andeq	r1, r0, r8, ror r1
	...
     428:	00001280 	andeq	r1, r0, r0, lsl #5
     42c:	00001284 	andeq	r1, r0, r4, lsl #5
     430:	00001288 	andeq	r1, r0, r8, lsl #5
     434:	0000128c 	andeq	r1, r0, ip, lsl #5
     438:	00001294 	muleq	r0, r4, r2
     43c:	00001298 	muleq	r0, r8, r2
     440:	00001414 	andeq	r1, r0, r4, lsl r4
     444:	00001418 	andeq	r1, r0, r8, lsl r4
     448:	0000141c 	andeq	r1, r0, ip, lsl r4
     44c:	00001420 	andeq	r1, r0, r0, lsr #8
     450:	00001424 	andeq	r1, r0, r4, lsr #8
     454:	00001428 	andeq	r1, r0, r8, lsr #8
     458:	0000142c 	andeq	r1, r0, ip, lsr #8
     45c:	00001430 	andeq	r1, r0, r0, lsr r4
     460:	0000144c 	andeq	r1, r0, ip, asr #8
     464:	0000145c 	andeq	r1, r0, ip, asr r4
     468:	00001464 	andeq	r1, r0, r4, ror #8
     46c:	00001468 	andeq	r1, r0, r8, ror #8
     470:	00001478 	andeq	r1, r0, r8, ror r4
     474:	0000148c 	andeq	r1, r0, ip, lsl #9
	...
     480:	00001284 	andeq	r1, r0, r4, lsl #5
     484:	00001288 	andeq	r1, r0, r8, lsl #5
     488:	0000128c 	andeq	r1, r0, ip, lsl #5
     48c:	00001294 	muleq	r0, r4, r2
     490:	00001298 	muleq	r0, r8, r2
     494:	000012a4 	andeq	r1, r0, r4, lsr #5
     498:	000012c4 	andeq	r1, r0, r4, asr #5
     49c:	000012cc 	andeq	r1, r0, ip, asr #5
     4a0:	000012f4 	strdeq	r1, [r0], -r4
     4a4:	000012f8 	strdeq	r1, [r0], -r8
     4a8:	000012fc 	strdeq	r1, [r0], -ip
     4ac:	00001304 	andeq	r1, r0, r4, lsl #6
     4b0:	00001328 	andeq	r1, r0, r8, lsr #6
     4b4:	0000132c 	andeq	r1, r0, ip, lsr #6
     4b8:	00001330 	andeq	r1, r0, r0, lsr r3
     4bc:	00001334 	andeq	r1, r0, r4, lsr r3
     4c0:	00001338 	andeq	r1, r0, r8, lsr r3
     4c4:	0000133c 	andeq	r1, r0, ip, lsr r3
	...
     4d0:	000012a4 	andeq	r1, r0, r4, lsr #5
     4d4:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
     4d8:	000012cc 	andeq	r1, r0, ip, asr #5
     4dc:	000012d0 	ldrdeq	r1, [r0], -r0
     4e0:	000012d8 	ldrdeq	r1, [r0], -r8
     4e4:	000012e0 	andeq	r1, r0, r0, ror #5
     4e8:	000012f0 	strdeq	r1, [r0], -r0
     4ec:	000012f4 	strdeq	r1, [r0], -r4
     4f0:	00001304 	andeq	r1, r0, r4, lsl #6
     4f4:	0000130c 	andeq	r1, r0, ip, lsl #6
     4f8:	00001340 	andeq	r1, r0, r0, asr #6
     4fc:	00001344 	andeq	r1, r0, r4, asr #6
     500:	00001348 	andeq	r1, r0, r8, asr #6
     504:	0000134c 	andeq	r1, r0, ip, asr #6
	...
     510:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
     514:	000012c4 	andeq	r1, r0, r4, asr #5
     518:	000012d0 	ldrdeq	r1, [r0], -r0
     51c:	000012d4 	ldrdeq	r1, [r0], -r4
     520:	000012e0 	andeq	r1, r0, r0, ror #5
     524:	000012e4 	andeq	r1, r0, r4, ror #5
     528:	0000130c 	andeq	r1, r0, ip, lsl #6
     52c:	00001318 	andeq	r1, r0, r8, lsl r3
     530:	00001350 	andeq	r1, r0, r0, asr r3
     534:	00001354 	andeq	r1, r0, r4, asr r3
     538:	00001358 	andeq	r1, r0, r8, asr r3
     53c:	0000135c 	andeq	r1, r0, ip, asr r3
     540:	00001360 	andeq	r1, r0, r0, ror #6
     544:	00001364 	andeq	r1, r0, r4, ror #6
	...
     550:	000012d4 	ldrdeq	r1, [r0], -r4
     554:	000012d8 	ldrdeq	r1, [r0], -r8
     558:	000012e4 	andeq	r1, r0, r4, ror #5
     55c:	000012e8 	andeq	r1, r0, r8, ror #5
     560:	000012f8 	strdeq	r1, [r0], -r8
     564:	000012fc 	strdeq	r1, [r0], -ip
     568:	0000132c 	andeq	r1, r0, ip, lsr #6
     56c:	00001330 	andeq	r1, r0, r0, lsr r3
     570:	00001334 	andeq	r1, r0, r4, lsr r3
     574:	00001338 	andeq	r1, r0, r8, lsr r3
     578:	0000133c 	andeq	r1, r0, ip, lsr r3
     57c:	00001340 	andeq	r1, r0, r0, asr #6
     580:	0000136c 	andeq	r1, r0, ip, ror #6
     584:	00001370 	andeq	r1, r0, r0, ror r3
     588:	0000137c 	andeq	r1, r0, ip, ror r3
     58c:	00001384 	andeq	r1, r0, r4, lsl #7
     590:	000013a0 	andeq	r1, r0, r0, lsr #7
     594:	000013a4 	andeq	r1, r0, r4, lsr #7
     598:	000013a8 	andeq	r1, r0, r8, lsr #7
     59c:	000013ac 	andeq	r1, r0, ip, lsr #7
     5a0:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
     5a4:	000013b4 			; <UNDEFINED> instruction: 0x000013b4
	...
     5b0:	000012e8 	andeq	r1, r0, r8, ror #5
     5b4:	000012ec 	andeq	r1, r0, ip, ror #5
     5b8:	00001318 	andeq	r1, r0, r8, lsl r3
     5bc:	0000131c 	andeq	r1, r0, ip, lsl r3
     5c0:	00001320 	andeq	r1, r0, r0, lsr #6
     5c4:	00001324 	andeq	r1, r0, r4, lsr #6
     5c8:	00001344 	andeq	r1, r0, r4, asr #6
     5cc:	00001348 	andeq	r1, r0, r8, asr #6
     5d0:	0000134c 	andeq	r1, r0, ip, asr #6
     5d4:	00001350 	andeq	r1, r0, r0, asr r3
     5d8:	00001370 	andeq	r1, r0, r0, ror r3
     5dc:	00001374 	andeq	r1, r0, r4, ror r3
     5e0:	00001384 	andeq	r1, r0, r4, lsl #7
     5e4:	00001390 	muleq	r0, r0, r3
     5e8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
     5ec:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
     5f0:	000013c0 	andeq	r1, r0, r0, asr #7
     5f4:	000013c4 	andeq	r1, r0, r4, asr #7
     5f8:	000013d0 	ldrdeq	r1, [r0], -r0
     5fc:	000013d4 	ldrdeq	r1, [r0], -r4
	...
     608:	000012ec 	andeq	r1, r0, ip, ror #5
     60c:	000012f0 	strdeq	r1, [r0], -r0
     610:	00001324 	andeq	r1, r0, r4, lsr #6
     614:	00001328 	andeq	r1, r0, r8, lsr #6
     618:	00001354 	andeq	r1, r0, r4, asr r3
     61c:	00001358 	andeq	r1, r0, r8, asr r3
     620:	0000135c 	andeq	r1, r0, ip, asr r3
     624:	00001360 	andeq	r1, r0, r0, ror #6
     628:	00001364 	andeq	r1, r0, r4, ror #6
     62c:	0000136c 	andeq	r1, r0, ip, ror #6
     630:	00001390 	muleq	r0, r0, r3
     634:	0000139c 	muleq	r0, ip, r3
     638:	000013d8 	ldrdeq	r1, [r0], -r8
     63c:	000013dc 	ldrdeq	r1, [r0], -ip
     640:	000013e0 	andeq	r1, r0, r0, ror #7
     644:	000013e4 	andeq	r1, r0, r4, ror #7
     648:	000013e8 	andeq	r1, r0, r8, ror #7
     64c:	000013ec 	andeq	r1, r0, ip, ror #7
     650:	000013f0 	strdeq	r1, [r0], -r0
     654:	000013f4 	strdeq	r1, [r0], -r4
     658:	00001408 	andeq	r1, r0, r8, lsl #8
     65c:	0000140c 	andeq	r1, r0, ip, lsl #8
	...
     668:	0000131c 	andeq	r1, r0, ip, lsl r3
     66c:	00001320 	andeq	r1, r0, r0, lsr #6
     670:	000013a4 	andeq	r1, r0, r4, lsr #7
     674:	000013a8 	andeq	r1, r0, r8, lsr #7
     678:	000013ac 	andeq	r1, r0, ip, lsr #7
     67c:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
     680:	000013b4 			; <UNDEFINED> instruction: 0x000013b4
     684:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
     688:	000013c4 	andeq	r1, r0, r4, asr #7
     68c:	000013c8 	andeq	r1, r0, r8, asr #7
     690:	000013cc 	andeq	r1, r0, ip, asr #7
     694:	000013d0 	ldrdeq	r1, [r0], -r0
     698:	000013d4 	ldrdeq	r1, [r0], -r4
     69c:	000013d8 	ldrdeq	r1, [r0], -r8
     6a0:	000013dc 	ldrdeq	r1, [r0], -ip
     6a4:	000013e0 	andeq	r1, r0, r0, ror #7
     6a8:	00001400 	andeq	r1, r0, r0, lsl #8
     6ac:	00001404 	andeq	r1, r0, r4, lsl #8
     6b0:	00001410 	andeq	r1, r0, r0, lsl r4
     6b4:	00001414 	andeq	r1, r0, r4, lsl r4
     6b8:	00001418 	andeq	r1, r0, r8, lsl r4
     6bc:	0000141c 	andeq	r1, r0, ip, lsl r4
     6c0:	00001420 	andeq	r1, r0, r0, lsr #8
     6c4:	00001424 	andeq	r1, r0, r4, lsr #8
	...
     6d0:	00001374 	andeq	r1, r0, r4, ror r3
     6d4:	0000137c 	andeq	r1, r0, ip, ror r3
     6d8:	0000139c 	muleq	r0, ip, r3
     6dc:	000013a0 	andeq	r1, r0, r0, lsr #7
     6e0:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
     6e4:	000013c0 	andeq	r1, r0, r0, asr #7
     6e8:	000013c8 	andeq	r1, r0, r8, asr #7
     6ec:	000013cc 	andeq	r1, r0, ip, asr #7
     6f0:	000013e4 	andeq	r1, r0, r4, ror #7
     6f4:	000013e8 	andeq	r1, r0, r8, ror #7
     6f8:	000013ec 	andeq	r1, r0, ip, ror #7
     6fc:	000013f0 	strdeq	r1, [r0], -r0
     700:	000013f4 	strdeq	r1, [r0], -r4
     704:	000013f8 	strdeq	r1, [r0], -r8
     708:	00001428 	andeq	r1, r0, r8, lsr #8
     70c:	0000142c 	andeq	r1, r0, ip, lsr #8
     710:	00001430 	andeq	r1, r0, r0, lsr r4
     714:	0000143c 	andeq	r1, r0, ip, lsr r4
     718:	0000145c 	andeq	r1, r0, ip, asr r4
     71c:	00001464 	andeq	r1, r0, r4, ror #8
	...
     728:	000013f8 	strdeq	r1, [r0], -r8
     72c:	00001400 	andeq	r1, r0, r0, lsl #8
     730:	00001404 	andeq	r1, r0, r4, lsl #8
     734:	00001408 	andeq	r1, r0, r8, lsl #8
     738:	0000140c 	andeq	r1, r0, ip, lsl #8
     73c:	00001410 	andeq	r1, r0, r0, lsl r4
     740:	0000143c 	andeq	r1, r0, ip, lsr r4
     744:	0000144c 	andeq	r1, r0, ip, asr #8
     748:	00001468 	andeq	r1, r0, r8, ror #8
     74c:	00001478 	andeq	r1, r0, r8, ror r4
	...
     758:	000018a0 	andeq	r1, r0, r0, lsr #17
     75c:	000018a4 	andeq	r1, r0, r4, lsr #17
     760:	000018c4 	andeq	r1, r0, r4, asr #17
     764:	0000198c 	andeq	r1, r0, ip, lsl #19
	...
     770:	00001a78 	andeq	r1, r0, r8, ror sl
     774:	00001b74 	andeq	r1, r0, r4, ror fp
     778:	00001b78 	andeq	r1, r0, r8, ror fp
     77c:	00001b7c 	andeq	r1, r0, ip, ror fp
     780:	00001b80 	andeq	r1, r0, r0, lsl #23
     784:	00001b84 	andeq	r1, r0, r4, lsl #23
	...
     790:	00001b74 	andeq	r1, r0, r4, ror fp
     794:	00001b78 	andeq	r1, r0, r8, ror fp
     798:	00001b7c 	andeq	r1, r0, ip, ror fp
     79c:	00001b80 	andeq	r1, r0, r0, lsl #23
     7a0:	00001b84 	andeq	r1, r0, r4, lsl #23
     7a4:	00001ba4 	andeq	r1, r0, r4, lsr #23
	...
     7b0:	00001cac 	andeq	r1, r0, ip, lsr #25
     7b4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
     7b8:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
     7bc:	00001cb8 			; <UNDEFINED> instruction: 0x00001cb8
     7c0:	00001cc0 	andeq	r1, r0, r0, asr #25
     7c4:	00001cc4 	andeq	r1, r0, r4, asr #25
     7c8:	00001e30 	andeq	r1, r0, r0, lsr lr
     7cc:	00001e34 	andeq	r1, r0, r4, lsr lr
     7d0:	00001e48 	andeq	r1, r0, r8, asr #28
     7d4:	00001e4c 	andeq	r1, r0, ip, asr #28
     7d8:	00001e50 	andeq	r1, r0, r0, asr lr
     7dc:	00001e54 	andeq	r1, r0, r4, asr lr
     7e0:	00001e58 	andeq	r1, r0, r8, asr lr
     7e4:	00001e5c 	andeq	r1, r0, ip, asr lr
     7e8:	00001e74 	andeq	r1, r0, r4, ror lr
     7ec:	00001e84 	andeq	r1, r0, r4, lsl #29
     7f0:	00001e88 	andeq	r1, r0, r8, lsl #29
     7f4:	00001e8c 	andeq	r1, r0, ip, lsl #29
     7f8:	00001ea4 	andeq	r1, r0, r4, lsr #29
     7fc:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
	...
     808:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
     80c:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
     810:	00001cb8 			; <UNDEFINED> instruction: 0x00001cb8
     814:	00001cc0 	andeq	r1, r0, r0, asr #25
     818:	00001cc4 	andeq	r1, r0, r4, asr #25
     81c:	00001cd0 	ldrdeq	r1, [r0], -r0
     820:	00001cf0 	strdeq	r1, [r0], -r0
     824:	00001cf8 	strdeq	r1, [r0], -r8
     828:	00001d08 	andeq	r1, r0, r8, lsl #26
     82c:	00001d0c 	andeq	r1, r0, ip, lsl #26
     830:	00001d10 	andeq	r1, r0, r0, lsl sp
     834:	00001d14 	andeq	r1, r0, r4, lsl sp
     838:	00001d2c 	andeq	r1, r0, ip, lsr #26
     83c:	00001d38 	andeq	r1, r0, r8, lsr sp
     840:	00001d70 	andeq	r1, r0, r0, ror sp
     844:	00001d74 	andeq	r1, r0, r4, ror sp
	...
     850:	00001cd0 	ldrdeq	r1, [r0], -r0
     854:	00001ce0 	andeq	r1, r0, r0, ror #25
     858:	00001cf8 	strdeq	r1, [r0], -r8
     85c:	00001cfc 	strdeq	r1, [r0], -ip
     860:	00001d04 	andeq	r1, r0, r4, lsl #26
     864:	00001d08 	andeq	r1, r0, r8, lsl #26
     868:	00001d14 	andeq	r1, r0, r4, lsl sp
     86c:	00001d1c 	andeq	r1, r0, ip, lsl sp
     870:	00001d38 	andeq	r1, r0, r8, lsr sp
     874:	00001d40 	andeq	r1, r0, r0, asr #26
     878:	00001d44 	andeq	r1, r0, r4, asr #26
     87c:	00001d48 	andeq	r1, r0, r8, asr #26
     880:	00001d74 	andeq	r1, r0, r4, ror sp
     884:	00001d78 	andeq	r1, r0, r8, ror sp
	...
     890:	00001ce0 	andeq	r1, r0, r0, ror #25
     894:	00001cf0 	strdeq	r1, [r0], -r0
     898:	00001cfc 	strdeq	r1, [r0], -ip
     89c:	00001d00 	andeq	r1, r0, r0, lsl #26
     8a0:	00001d0c 	andeq	r1, r0, ip, lsl #26
     8a4:	00001d10 	andeq	r1, r0, r0, lsl sp
     8a8:	00001d1c 	andeq	r1, r0, ip, lsl sp
     8ac:	00001d20 	andeq	r1, r0, r0, lsr #26
     8b0:	00001d40 	andeq	r1, r0, r0, asr #26
     8b4:	00001d44 	andeq	r1, r0, r4, asr #26
     8b8:	00001d48 	andeq	r1, r0, r8, asr #26
     8bc:	00001d50 	andeq	r1, r0, r0, asr sp
     8c0:	00001d7c 	andeq	r1, r0, ip, ror sp
     8c4:	00001d80 	andeq	r1, r0, r0, lsl #27
     8c8:	00001d84 	andeq	r1, r0, r4, lsl #27
     8cc:	00001d88 	andeq	r1, r0, r8, lsl #27
	...
     8d8:	00001d00 	andeq	r1, r0, r0, lsl #26
     8dc:	00001d04 	andeq	r1, r0, r4, lsl #26
     8e0:	00001d20 	andeq	r1, r0, r0, lsr #26
     8e4:	00001d24 	andeq	r1, r0, r4, lsr #26
     8e8:	00001d50 	andeq	r1, r0, r0, asr sp
     8ec:	00001d5c 	andeq	r1, r0, ip, asr sp
     8f0:	00001d78 	andeq	r1, r0, r8, ror sp
     8f4:	00001d7c 	andeq	r1, r0, ip, ror sp
     8f8:	00001da0 	andeq	r1, r0, r0, lsr #27
     8fc:	00001dac 	andeq	r1, r0, ip, lsr #27
     900:	00001dcc 	andeq	r1, r0, ip, asr #27
     904:	00001dd0 	ldrdeq	r1, [r0], -r0
     908:	00001dd4 	ldrdeq	r1, [r0], -r4
     90c:	00001dd8 	ldrdeq	r1, [r0], -r8
     910:	00001ddc 	ldrdeq	r1, [r0], -ip
     914:	00001de0 	andeq	r1, r0, r0, ror #27
	...
     920:	00001d24 	andeq	r1, r0, r4, lsr #26
     924:	00001d28 	andeq	r1, r0, r8, lsr #26
     928:	00001d5c 	andeq	r1, r0, ip, asr sp
     92c:	00001d64 	andeq	r1, r0, r4, ror #26
     930:	00001d80 	andeq	r1, r0, r0, lsl #27
     934:	00001d84 	andeq	r1, r0, r4, lsl #27
     938:	00001d88 	andeq	r1, r0, r8, lsl #27
     93c:	00001d8c 	andeq	r1, r0, ip, lsl #27
     940:	00001d9c 	muleq	r0, ip, sp
     944:	00001da0 	andeq	r1, r0, r0, lsr #27
     948:	00001dac 	andeq	r1, r0, ip, lsr #27
     94c:	00001db8 			; <UNDEFINED> instruction: 0x00001db8
     950:	00001de4 	andeq	r1, r0, r4, ror #27
     954:	00001de8 	andeq	r1, r0, r8, ror #27
     958:	00001dec 	andeq	r1, r0, ip, ror #27
     95c:	00001df0 	strdeq	r1, [r0], -r0
     960:	00001dfc 	strdeq	r1, [r0], -ip
     964:	00001e00 	andeq	r1, r0, r0, lsl #28
	...
     970:	00001d28 	andeq	r1, r0, r8, lsr #26
     974:	00001d2c 	andeq	r1, r0, ip, lsr #26
     978:	00001d64 	andeq	r1, r0, r4, ror #26
     97c:	00001d68 	andeq	r1, r0, r8, ror #26
     980:	00001d6c 	andeq	r1, r0, ip, ror #26
     984:	00001d70 	andeq	r1, r0, r0, ror sp
     988:	00001d8c 	andeq	r1, r0, ip, lsl #27
     98c:	00001d98 	muleq	r0, r8, sp
     990:	00001db8 			; <UNDEFINED> instruction: 0x00001db8
     994:	00001dc4 	andeq	r1, r0, r4, asr #27
     998:	00001e04 	andeq	r1, r0, r4, lsl #28
     99c:	00001e08 	andeq	r1, r0, r8, lsl #28
     9a0:	00001e0c 	andeq	r1, r0, ip, lsl #28
     9a4:	00001e10 	andeq	r1, r0, r0, lsl lr
     9a8:	00001e14 	andeq	r1, r0, r4, lsl lr
     9ac:	00001e18 	andeq	r1, r0, r8, lsl lr
     9b0:	00001e1c 	andeq	r1, r0, ip, lsl lr
     9b4:	00001e20 	andeq	r1, r0, r0, lsr #28
     9b8:	00001e4c 	andeq	r1, r0, ip, asr #28
     9bc:	00001e50 	andeq	r1, r0, r0, asr lr
	...
     9c8:	00001d68 	andeq	r1, r0, r8, ror #26
     9cc:	00001d6c 	andeq	r1, r0, ip, ror #26
     9d0:	00001dd0 	ldrdeq	r1, [r0], -r0
     9d4:	00001dd4 	ldrdeq	r1, [r0], -r4
     9d8:	00001dd8 	ldrdeq	r1, [r0], -r8
     9dc:	00001ddc 	ldrdeq	r1, [r0], -ip
     9e0:	00001de0 	andeq	r1, r0, r0, ror #27
     9e4:	00001de4 	andeq	r1, r0, r4, ror #27
     9e8:	00001df0 	strdeq	r1, [r0], -r0
     9ec:	00001df4 	strdeq	r1, [r0], -r4
     9f0:	00001df8 	strdeq	r1, [r0], -r8
     9f4:	00001dfc 	strdeq	r1, [r0], -ip
     9f8:	00001e00 	andeq	r1, r0, r0, lsl #28
     9fc:	00001e04 	andeq	r1, r0, r4, lsl #28
     a00:	00001e08 	andeq	r1, r0, r8, lsl #28
     a04:	00001e0c 	andeq	r1, r0, ip, lsl #28
     a08:	00001e24 	andeq	r1, r0, r4, lsr #28
     a0c:	00001e28 	andeq	r1, r0, r8, lsr #28
     a10:	00001e2c 	andeq	r1, r0, ip, lsr #28
     a14:	00001e30 	andeq	r1, r0, r0, lsr lr
     a18:	00001e34 	andeq	r1, r0, r4, lsr lr
     a1c:	00001e38 	andeq	r1, r0, r8, lsr lr
     a20:	00001e3c 	andeq	r1, r0, ip, lsr lr
     a24:	00001e40 	andeq	r1, r0, r0, asr #28
	...
     a30:	00001d98 	muleq	r0, r8, sp
     a34:	00001d9c 	muleq	r0, ip, sp
     a38:	00001dc4 	andeq	r1, r0, r4, asr #27
     a3c:	00001dcc 	andeq	r1, r0, ip, asr #27
     a40:	00001de8 	andeq	r1, r0, r8, ror #27
     a44:	00001dec 	andeq	r1, r0, ip, ror #27
     a48:	00001df4 	strdeq	r1, [r0], -r4
     a4c:	00001df8 	strdeq	r1, [r0], -r8
     a50:	00001e10 	andeq	r1, r0, r0, lsl lr
     a54:	00001e14 	andeq	r1, r0, r4, lsl lr
     a58:	00001e18 	andeq	r1, r0, r8, lsl lr
     a5c:	00001e1c 	andeq	r1, r0, ip, lsl lr
     a60:	00001e44 	andeq	r1, r0, r4, asr #28
     a64:	00001e48 	andeq	r1, r0, r8, asr #28
     a68:	00001e54 	andeq	r1, r0, r4, asr lr
     a6c:	00001e58 	andeq	r1, r0, r8, asr lr
     a70:	00001e5c 	andeq	r1, r0, ip, asr lr
     a74:	00001e64 	andeq	r1, r0, r4, ror #28
     a78:	00001e84 	andeq	r1, r0, r4, lsl #29
     a7c:	00001e88 	andeq	r1, r0, r8, lsl #29
     a80:	00001e8c 	andeq	r1, r0, ip, lsl #29
     a84:	00001e94 	muleq	r0, r4, lr
	...
     a90:	00001e20 	andeq	r1, r0, r0, lsr #28
     a94:	00001e24 	andeq	r1, r0, r4, lsr #28
     a98:	00001e28 	andeq	r1, r0, r8, lsr #28
     a9c:	00001e2c 	andeq	r1, r0, ip, lsr #28
     aa0:	00001e38 	andeq	r1, r0, r8, lsr lr
     aa4:	00001e3c 	andeq	r1, r0, ip, lsr lr
     aa8:	00001e40 	andeq	r1, r0, r0, asr #28
     aac:	00001e44 	andeq	r1, r0, r4, asr #28
     ab0:	00001e64 	andeq	r1, r0, r4, ror #28
     ab4:	00001e74 	andeq	r1, r0, r4, ror lr
     ab8:	00001e94 	muleq	r0, r4, lr
     abc:	00001ea4 	andeq	r1, r0, r4, lsr #29
	...
     ac8:	0000001c 	andeq	r0, r0, ip, lsl r0
     acc:	00000020 	andeq	r0, r0, r0, lsr #32
     ad0:	00000020 	andeq	r0, r0, r0, lsr #32
     ad4:	00000024 	andeq	r0, r0, r4, lsr #32
     ad8:	00000040 	andeq	r0, r0, r0, asr #32
     adc:	0000005c 	andeq	r0, r0, ip, asr r0
     ae0:	00000068 	andeq	r0, r0, r8, rrx
     ae4:	00000074 	andeq	r0, r0, r4, ror r0
     ae8:	00000088 	andeq	r0, r0, r8, lsl #1
     aec:	00000504 	andeq	r0, r0, r4, lsl #10
     af0:	0000050c 	andeq	r0, r0, ip, lsl #10
     af4:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     b00:	0000001c 	andeq	r0, r0, ip, lsl r0
     b04:	00000020 	andeq	r0, r0, r0, lsr #32
     b08:	00000020 	andeq	r0, r0, r0, lsr #32
     b0c:	00000024 	andeq	r0, r0, r4, lsr #32
     b10:	00000040 	andeq	r0, r0, r0, asr #32
     b14:	00000048 	andeq	r0, r0, r8, asr #32
     b18:	000000ac 	andeq	r0, r0, ip, lsr #1
     b1c:	000000b4 	strheq	r0, [r0], -r4
     b20:	000000b8 	strheq	r0, [r0], -r8
     b24:	000004e8 	andeq	r0, r0, r8, ror #9
     b28:	00000700 	andeq	r0, r0, r0, lsl #14
     b2c:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     b38:	00000248 	andeq	r0, r0, r8, asr #4
     b3c:	0000024c 	andeq	r0, r0, ip, asr #4
     b40:	00000258 	andeq	r0, r0, r8, asr r2
     b44:	0000025c 	andeq	r0, r0, ip, asr r2
     b48:	00000264 	andeq	r0, r0, r4, ror #4
     b4c:	00000268 	andeq	r0, r0, r8, ror #4
     b50:	0000029c 	muleq	r0, ip, r2
     b54:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
     b60:	00000048 	andeq	r0, r0, r8, asr #32
     b64:	0000005c 	andeq	r0, r0, ip, asr r0
     b68:	00000068 	andeq	r0, r0, r8, rrx
     b6c:	00000074 	andeq	r0, r0, r4, ror r0
     b70:	0000050c 	andeq	r0, r0, ip, lsl #10
     b74:	000006ec 	andeq	r0, r0, ip, ror #13
	...
     b80:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     b84:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     b88:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     b8c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     b90:	000005c0 	andeq	r0, r0, r0, asr #11
     b94:	000005c4 	andeq	r0, r0, r4, asr #11
     b98:	000005c8 	andeq	r0, r0, r8, asr #11
     b9c:	000005cc 	andeq	r0, r0, ip, asr #11
     ba0:	000005dc 	ldrdeq	r0, [r0], -ip
     ba4:	000006d4 	ldrdeq	r0, [r0], -r4
	...
     bb0:	00000830 	andeq	r0, r0, r0, lsr r8
     bb4:	00000834 	andeq	r0, r0, r4, lsr r8
     bb8:	00000838 	andeq	r0, r0, r8, lsr r8
     bbc:	00000890 	muleq	r0, r0, r8
     bc0:	000008a4 	andeq	r0, r0, r4, lsr #17
     bc4:	000008a8 	andeq	r0, r0, r8, lsr #17
     bc8:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     bcc:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
     bd8:	00000c30 	andeq	r0, r0, r0, lsr ip
     bdc:	00000c38 	andeq	r0, r0, r8, lsr ip
     be0:	00000c40 	andeq	r0, r0, r0, asr #24
     be4:	00000c48 	andeq	r0, r0, r8, asr #24
	...
     bf0:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     bf4:	00000cc0 	andeq	r0, r0, r0, asr #25
     bf8:	00000cc8 	andeq	r0, r0, r8, asr #25
     bfc:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     c08:	00000d60 	andeq	r0, r0, r0, ror #26
     c0c:	00000d68 	andeq	r0, r0, r8, ror #26
     c10:	00000d78 	andeq	r0, r0, r8, ror sp
     c14:	00000d90 	muleq	r0, r0, sp
	...
     c20:	00000df8 	strdeq	r0, [r0], -r8
     c24:	00000dfc 	strdeq	r0, [r0], -ip
     c28:	00000e00 	andeq	r0, r0, r0, lsl #28
     c2c:	00000e14 	andeq	r0, r0, r4, lsl lr
     c30:	00000e18 	andeq	r0, r0, r8, lsl lr
     c34:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
     c40:	00000fac 	andeq	r0, r0, ip, lsr #31
     c44:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     c48:	00000fc4 	andeq	r0, r0, r4, asr #31
     c4c:	00000fc8 	andeq	r0, r0, r8, asr #31
     c50:	00000fcc 	andeq	r0, r0, ip, asr #31
     c54:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c58:	00000fd8 	ldrdeq	r0, [r0], -r8
     c5c:	00000fdc 	ldrdeq	r0, [r0], -ip
     c60:	00000fe4 	andeq	r0, r0, r4, ror #31
     c64:	00000fe8 	andeq	r0, r0, r8, ror #31
     c68:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c6c:	00000ff4 	strdeq	r0, [r0], -r4
     c70:	00000ff8 	strdeq	r0, [r0], -r8
     c74:	00000ffc 	strdeq	r0, [r0], -ip
	...
     c80:	000011f0 	strdeq	r1, [r0], -r0
     c84:	000011f4 	strdeq	r1, [r0], -r4
     c88:	00001200 	andeq	r1, r0, r0, lsl #4
     c8c:	00001204 	andeq	r1, r0, r4, lsl #4
     c90:	0000120c 	andeq	r1, r0, ip, lsl #4
     c94:	00001220 	andeq	r1, r0, r0, lsr #4
	...
     ca0:	0000128c 	andeq	r1, r0, ip, lsl #5
     ca4:	00001290 	muleq	r0, r0, r2
     ca8:	0000129c 	muleq	r0, ip, r2
     cac:	000012a0 	andeq	r1, r0, r0, lsr #5
     cb0:	000012a8 	andeq	r1, r0, r8, lsr #5
     cb4:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
     cc0:	000014e4 	andeq	r1, r0, r4, ror #9
     cc4:	000014e8 	andeq	r1, r0, r8, ror #9
     cc8:	000014f4 	strdeq	r1, [r0], -r4
     ccc:	000014f8 	strdeq	r1, [r0], -r8
     cd0:	00001500 	andeq	r1, r0, r0, lsl #10
     cd4:	00001514 	andeq	r1, r0, r4, lsl r5
	...
     ce0:	000015a0 	andeq	r1, r0, r0, lsr #11
     ce4:	000015a4 	andeq	r1, r0, r4, lsr #11
     ce8:	000015a8 	andeq	r1, r0, r8, lsr #11
     cec:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
     cf0:	00001634 	andeq	r1, r0, r4, lsr r6
     cf4:	00001764 	andeq	r1, r0, r4, ror #14
	...
     d00:	000016f4 	strdeq	r1, [r0], -r4
     d04:	000016f8 	strdeq	r1, [r0], -r8
     d08:	00001704 	andeq	r1, r0, r4, lsl #14
     d0c:	00001708 	andeq	r1, r0, r8, lsl #14
     d10:	00001710 	andeq	r1, r0, r0, lsl r7
     d14:	00001724 	andeq	r1, r0, r4, lsr #14
	...
     d20:	000017c0 	andeq	r1, r0, r0, asr #15
     d24:	000017d4 	ldrdeq	r1, [r0], -r4
     d28:	000017dc 	ldrdeq	r1, [r0], -ip
     d2c:	000017e4 	andeq	r1, r0, r4, ror #15
	...
     d38:	00001820 	andeq	r1, r0, r0, lsr #16
     d3c:	0000182c 	andeq	r1, r0, ip, lsr #16
     d40:	00001830 	andeq	r1, r0, r0, lsr r8
     d44:	00001834 	andeq	r1, r0, r4, lsr r8
	...
     d50:	0000182c 	andeq	r1, r0, ip, lsr #16
     d54:	00001830 	andeq	r1, r0, r0, lsr r8
     d58:	00001834 	andeq	r1, r0, r4, lsr r8
     d5c:	00001838 	andeq	r1, r0, r8, lsr r8
     d60:	00001840 	andeq	r1, r0, r0, asr #16
     d64:	00001844 	andeq	r1, r0, r4, asr #16
     d68:	00001858 	andeq	r1, r0, r8, asr r8
     d6c:	0000185c 	andeq	r1, r0, ip, asr r8
	...
     d78:	00001850 	andeq	r1, r0, r0, asr r8
     d7c:	00001858 	andeq	r1, r0, r8, asr r8
     d80:	00001914 	andeq	r1, r0, r4, lsl r9
     d84:	00001924 	andeq	r1, r0, r4, lsr #18
	...
     d90:	000018a4 	andeq	r1, r0, r4, lsr #17
     d94:	000018a8 	andeq	r1, r0, r8, lsr #17
     d98:	000018ac 	andeq	r1, r0, ip, lsr #17
     d9c:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
     da0:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
     da4:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
     da8:	000018c0 	andeq	r1, r0, r0, asr #17
     dac:	000018c4 	andeq	r1, r0, r4, asr #17
     db0:	000018d0 	ldrdeq	r1, [r0], -r0
     db4:	000018dc 	ldrdeq	r1, [r0], -ip
	...
     dc0:	000018e0 	andeq	r1, r0, r0, ror #17
     dc4:	000018e4 	andeq	r1, r0, r4, ror #17
     dc8:	000018e8 	andeq	r1, r0, r8, ror #17
     dcc:	000018f0 	strdeq	r1, [r0], -r0
     dd0:	000018f8 	strdeq	r1, [r0], -r8
     dd4:	000018fc 	strdeq	r1, [r0], -ip
     dd8:	00001900 	andeq	r1, r0, r0, lsl #18
     ddc:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
     de8:	00001964 	andeq	r1, r0, r4, ror #18
     dec:	0000196c 	andeq	r1, r0, ip, ror #18
     df0:	00001974 	andeq	r1, r0, r4, ror r9
     df4:	00001978 	andeq	r1, r0, r8, ror r9
     df8:	00001980 	andeq	r1, r0, r0, lsl #19
     dfc:	00001984 	andeq	r1, r0, r4, lsl #19
     e00:	0000198c 	andeq	r1, r0, ip, lsl #19
     e04:	00001990 	muleq	r0, r0, r9
     e08:	00001994 	muleq	r0, r4, r9
     e0c:	0000199c 	muleq	r0, ip, r9
	...
     e18:	000019dc 	ldrdeq	r1, [r0], -ip
     e1c:	000019e4 	andeq	r1, r0, r4, ror #19
     e20:	000019fc 	strdeq	r1, [r0], -ip
     e24:	00001a04 	andeq	r1, r0, r4, lsl #20
     e28:	00001a10 	andeq	r1, r0, r0, lsl sl
     e2c:	00001a8c 	andeq	r1, r0, ip, lsl #21
     e30:	00001a94 	muleq	r0, r4, sl
     e34:	00001be8 	andeq	r1, r0, r8, ror #23
	...
     e40:	000019dc 	ldrdeq	r1, [r0], -ip
     e44:	000019e4 	andeq	r1, r0, r4, ror #19
     e48:	00001a00 	andeq	r1, r0, r0, lsl #20
     e4c:	00001a04 	andeq	r1, r0, r4, lsl #20
     e50:	00001a94 	muleq	r0, r4, sl
     e54:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
     e60:	00001b60 	andeq	r1, r0, r0, ror #22
     e64:	00001b64 	andeq	r1, r0, r4, ror #22
     e68:	00001b70 	andeq	r1, r0, r0, ror fp
     e6c:	00001b74 	andeq	r1, r0, r4, ror fp
     e70:	00001b7c 	andeq	r1, r0, ip, ror fp
     e74:	00001b90 	muleq	r0, r0, fp
	...
     e80:	0000003c 	andeq	r0, r0, ip, lsr r0
     e84:	00000044 	andeq	r0, r0, r4, asr #32
     e88:	00000048 	andeq	r0, r0, r8, asr #32
     e8c:	0000004c 	andeq	r0, r0, ip, asr #32
     e90:	00000050 	andeq	r0, r0, r0, asr r0
     e94:	00000054 	andeq	r0, r0, r4, asr r0
     e98:	00000058 	andeq	r0, r0, r8, asr r0
     e9c:	00000064 	andeq	r0, r0, r4, rrx
	...
     eac:	00000004 	andeq	r0, r0, r4
     eb0:	00000008 	andeq	r0, r0, r8
     eb4:	00000014 	andeq	r0, r0, r4, lsl r0
     eb8:	00000020 	andeq	r0, r0, r0, lsr #32
     ebc:	00000024 	andeq	r0, r0, r4, lsr #32
     ec0:	00000028 	andeq	r0, r0, r8, lsr #32
     ec4:	0000002c 	andeq	r0, r0, ip, lsr #32
     ec8:	00000030 	andeq	r0, r0, r0, lsr r0
     ecc:	00000034 	andeq	r0, r0, r4, lsr r0
     ed0:	00000038 	andeq	r0, r0, r8, lsr r0
     ed4:	00000058 	andeq	r0, r0, r8, asr r0
	...
     ee0:	000000a8 	andeq	r0, r0, r8, lsr #1
     ee4:	000000b4 	strheq	r0, [r0], -r4
     ee8:	000000b8 	strheq	r0, [r0], -r8
     eec:	000000e4 	andeq	r0, r0, r4, ror #1
     ef0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ef4:	000000f8 	strdeq	r0, [r0], -r8
	...
     f00:	000000e4 	andeq	r0, r0, r4, ror #1
     f04:	000000e8 	andeq	r0, r0, r8, ror #1
     f08:	0000010c 	andeq	r0, r0, ip, lsl #2
     f0c:	00000158 	andeq	r0, r0, r8, asr r1
     f10:	0000015c 	andeq	r0, r0, ip, asr r1
     f14:	00000160 	andeq	r0, r0, r0, ror #2
     f18:	00000178 	andeq	r0, r0, r8, ror r1
     f1c:	00000180 	andeq	r0, r0, r0, lsl #3
	...
     f28:	00000158 	andeq	r0, r0, r8, asr r1
     f2c:	0000015c 	andeq	r0, r0, ip, asr r1
     f30:	00000160 	andeq	r0, r0, r0, ror #2
     f34:	00000178 	andeq	r0, r0, r8, ror r1
     f38:	00000180 	andeq	r0, r0, r0, lsl #3
     f3c:	000001d4 	ldrdeq	r0, [r0], -r4
	...
     f48:	00000160 	andeq	r0, r0, r0, ror #2
     f4c:	0000016c 	andeq	r0, r0, ip, ror #2
     f50:	00000170 	andeq	r0, r0, r0, ror r1
     f54:	00000174 	andeq	r0, r0, r4, ror r1
     f58:	00000180 	andeq	r0, r0, r0, lsl #3
     f5c:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
     f68:	000001dc 	ldrdeq	r0, [r0], -ip
     f6c:	0000022c 	andeq	r0, r0, ip, lsr #4
     f70:	00000230 	andeq	r0, r0, r0, lsr r2
     f74:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
     f80:	0000022c 	andeq	r0, r0, ip, lsr #4
     f84:	00000230 	andeq	r0, r0, r0, lsr r2
     f88:	0000023c 	andeq	r0, r0, ip, lsr r2
     f8c:	00000284 	andeq	r0, r0, r4, lsl #5
     f90:	00000288 	andeq	r0, r0, r8, lsl #5
     f94:	00000298 	muleq	r0, r8, r2
	...
     fa0:	00000284 	andeq	r0, r0, r4, lsl #5
     fa4:	00000288 	andeq	r0, r0, r8, lsl #5
     fa8:	000002a0 	andeq	r0, r0, r0, lsr #5
     fac:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fb0:	000002f4 	strdeq	r0, [r0], -r4
     fb4:	00000300 	andeq	r0, r0, r0, lsl #6
	...
     fc0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fc4:	000002f4 	strdeq	r0, [r0], -r4
     fc8:	00000300 	andeq	r0, r0, r0, lsl #6
     fcc:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
     fd8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fdc:	000002f4 	strdeq	r0, [r0], -r4
     fe0:	00000300 	andeq	r0, r0, r0, lsl #6
     fe4:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
     ff0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ff4:	000002f4 	strdeq	r0, [r0], -r4
     ff8:	00000300 	andeq	r0, r0, r0, lsl #6
     ffc:	0000033c 	andeq	r0, r0, ip, lsr r3
    1000:	00000340 	andeq	r0, r0, r0, asr #6
    1004:	00000344 	andeq	r0, r0, r4, asr #6
    1008:	00000348 	andeq	r0, r0, r8, asr #6
    100c:	0000034c 	andeq	r0, r0, ip, asr #6
	...
    1018:	0000057c 	andeq	r0, r0, ip, ror r5
    101c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1020:	000005d4 	ldrdeq	r0, [r0], -r4
    1024:	000005d8 	ldrdeq	r0, [r0], -r8
    1028:	000005dc 	ldrdeq	r0, [r0], -ip
    102c:	000005e0 	andeq	r0, r0, r0, ror #11
	...
    1038:	00000794 	muleq	r0, r4, r7
    103c:	000007e8 	andeq	r0, r0, r8, ror #15
    1040:	000007ec 	andeq	r0, r0, ip, ror #15
    1044:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1048:	000007f4 	strdeq	r0, [r0], -r4
    104c:	000007f8 	strdeq	r0, [r0], -r8
	...
    1058:	000009c0 	andeq	r0, r0, r0, asr #19
    105c:	00000a14 	andeq	r0, r0, r4, lsl sl
    1060:	00000a18 	andeq	r0, r0, r8, lsl sl
    1064:	00000a1c 	andeq	r0, r0, ip, lsl sl
    1068:	00000a20 	andeq	r0, r0, r0, lsr #20
    106c:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
    1078:	00000134 	andeq	r0, r0, r4, lsr r1
    107c:	00000160 	andeq	r0, r0, r0, ror #2
    1080:	00000174 	andeq	r0, r0, r4, ror r1
    1084:	00000190 	muleq	r0, r0, r1
	...
    1090:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1094:	00000204 	andeq	r0, r0, r4, lsl #4
    1098:	0000020c 	andeq	r0, r0, ip, lsl #4
    109c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    10a8:	000001c8 	andeq	r0, r0, r8, asr #3
    10ac:	000001f8 	strdeq	r0, [r0], -r8
    10b0:	0000020c 	andeq	r0, r0, ip, lsl #4
    10b4:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    10c0:	00000340 	andeq	r0, r0, r0, asr #6
    10c4:	00000344 	andeq	r0, r0, r4, asr #6
    10c8:	00000350 	andeq	r0, r0, r0, asr r3
    10cc:	00000354 	andeq	r0, r0, r4, asr r3
    10d0:	00000358 	andeq	r0, r0, r8, asr r3
    10d4:	00000374 	andeq	r0, r0, r4, ror r3
	...
    10e0:	00000354 	andeq	r0, r0, r4, asr r3
    10e4:	00000358 	andeq	r0, r0, r8, asr r3
    10e8:	00000384 	andeq	r0, r0, r4, lsl #7
    10ec:	00000388 	andeq	r0, r0, r8, lsl #7
    10f0:	00000390 	muleq	r0, r0, r3
    10f4:	000003cc 	andeq	r0, r0, ip, asr #7
	...
    1100:	00000440 	andeq	r0, r0, r0, asr #8
    1104:	00000448 	andeq	r0, r0, r8, asr #8
    1108:	00000448 	andeq	r0, r0, r8, asr #8
    110c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
    1118:	00000444 	andeq	r0, r0, r4, asr #8
    111c:	00000448 	andeq	r0, r0, r8, asr #8
    1120:	0000044c 	andeq	r0, r0, ip, asr #8
    1124:	00000450 	andeq	r0, r0, r0, asr r4
    1128:	00000454 	andeq	r0, r0, r4, asr r4
    112c:	00000470 	andeq	r0, r0, r0, ror r4
	...
    1138:	00000450 	andeq	r0, r0, r0, asr r4
    113c:	00000454 	andeq	r0, r0, r4, asr r4
    1140:	00000480 	andeq	r0, r0, r0, lsl #9
    1144:	00000484 	andeq	r0, r0, r4, lsl #9
    1148:	0000048c 	andeq	r0, r0, ip, lsl #9
    114c:	000004c8 	andeq	r0, r0, r8, asr #9
	...
