Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Jun  5 10:26:40 2021
Info: Command: quartus_sh -t scripts/import_opencl_kernel.tcl
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
importing: ../reports
importing: ../hello_world_fpga_sys.v
importing: ../kernel_hdl
importing: ../hello_world_fpga.v
importing: ../sys_description.hex
importing: ../opencl.ipx
importing: ../quartuserr.tmp
importing: ../hello_world_fpga_sys_hw.tcl
importing: ../hello_world_fpga.bc.xml
importing: ../llc.err
importing: ../automigration.rpt
importing: ../autodiscovery.xml
importing: ../kernel_system.qip
importing: ../hello_world_fpga.log
importing: ../cra_ring_rom.params
importing: ../quartus_sh_compile.log
importing: ../ip_include.tcl
importing: ../kernel_system.v
importing: ../sys_description.txt
importing: ../compiler_metrics.out
importing: ../sys_description.legend.txt
Info (23030): Evaluation of Tcl script scripts/import_opencl_kernel.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1000 megabytes
    Info: Processing ended: Sat Jun  5 10:26:40 2021
    Info: Elapsed time: 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Jun  5 10:26:41 2021
Info: Command: quartus_sh -t add_bbb_to_pr_project.tcl
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Critical Warning (125091): Tcl error: couldn't read file "a10_hpr_floorplan.qsf": no such file or directory
    while executing
"source a10_hpr_floorplan.qsf"
    (file "afu_ip_gt.qsf" line 61)
Error (125080): Can't open project -- Quartus Prime Settings File contains one or more errors
Error (23035): Tcl error: ERROR: You must open a project before you can use this command.

    while executing
"set_global_assignment -name SEARCH_PATH $CCIP_AVMM_SRC/hw/rtl"
    (file "./BBB_ccip_avmm/hw/par/ccip_avmm_addenda.qsf" line 14)
    invoked from within
"source "$CCIP_AVMM_SRC/hw/par/ccip_avmm_addenda.qsf""
    (procedure "add_bbb_assignments" line 4)
    invoked from within
"add_bbb_assignments"
    (file "add_bbb_to_pr_project.tcl" line 30)
Error (23031): Evaluation of Tcl script add_bbb_to_pr_project.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 3 errors, 1 warning
    Error: Peak virtual memory: 1128 megabytes
    Error: Processing ended: Sat Jun  5 10:26:42 2021
    Error: Elapsed time: 00:00:01
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Jun  5 10:27:11 2021
Info: Command: quartus_sh -t a10_partial_reconfig/flow.tcl -nobasecheck -setup_script a10_partial_reconfig/setup.tcl -impl afu_default
Info: Quartus(args): -nobasecheck -setup_script a10_partial_reconfig/setup.tcl -impl afu_default
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info: flow.tcl version: #1
Info: Using setup script /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/a10_partial_reconfig/setup.tcl
Arria 10 Partial Reconfiguration Flow
-------------------------------------------------------------------------------
   Project name                   : dcp
   Output directory               : output_files
   Base revision name             : dcp
   Reconfigurable partition names : green_region
   Implementation Revision : afu_default
      Reconfigurable Partition Name : green_region
Info: Compiling PR implementation afu_default.
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Sat Jun  5 10:27:13 2021
Info: Command: quartus_ipgenerate dcp -c afu_default --run_default_mode_op
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info: Found 52 IP file(s) in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase.qsys was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb.qsys was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ddr_board.qsys was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board.qsys was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr4b_pipe_to_bankdiv_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_reset_in.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_2.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_6.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/pipe_stage_dma_host_rd_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_irq_ctrl_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_address_span_extender_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clock_bridge_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clk_200.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_pipe_stage_host_ctrl.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_3.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_7.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/pipe_stage_msgdma_csr_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/kernel_clk.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_global_reset_in.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_afu_id_avmm_slave_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_write_master.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_1.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_1.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clock_bridge_1.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_clk_in.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_csr.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_4.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_clk.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_clk.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_clock_in.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_afu_id_avmm_slave_0.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_5.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_clk_export.ip was found in the project.
    Info: IP file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_mm_bridge_0.ip was found in the project.
Info: Finished generating IP file(s) in the project.
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/./ase).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ase.qsys based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/./msgdma_bbb).
    Info: Skipped generation of synthesis files for the Platform Designer IP file msgdma_bbb.qsys based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/./ddr_board).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ddr_board.qsys based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/./board).
    Info: Skipped generation of synthesis files for the Platform Designer IP file board.qsys based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr4b_pipe_to_bankdiv_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr4b_pipe_to_bankdiv_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_reset_in).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ase/ase_reset_in.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_2).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_bridge_2.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_afu_id_avmm_slave_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_6).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_bridge_6.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/pipe_stage_dma_host_rd_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/pipe_stage_dma_host_rd_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_irq_ctrl_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_irq_ctrl_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/msgdma_bbb_mm_bridge_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/dma_core_pipe_stage_dma_read.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/msgdma_bbb_pipe_stage_m.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_address_span_extender_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ase/ase_address_span_extender_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clock_bridge_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_clock_bridge_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clk_200).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_clk_200.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_pipe_stage_host_ctrl).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_pipe_stage_host_ctrl.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_3).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_bridge_3.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_7).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_bridge_7.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/pipe_stage_msgdma_csr_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/pipe_stage_msgdma_csr_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/kernel_clk).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/kernel_clk.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_global_reset_in).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_global_reset_in.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/msgdma_bbb_mm_bridge_1.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_afu_id_avmm_slave_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_afu_id_avmm_slave_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_write_master).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/dma_core_dma_write_master.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_1).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_reset_bridge_1.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_1).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_clock_bridge_1.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clock_bridge_1).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_clock_bridge_1.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/dma_core_pipe_stage_dma_write.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_clk_in).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_kernel_clk_in.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_csr).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/msgdma_bbb_csr.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_4).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_bridge_4.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_kernel_interface.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_clk).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_clk.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_reset_bridge_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_reset_bridge_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_acl_memory_bank_divider_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_clk).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/msgdma_bbb_clk.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/msgdma_bbb/dma_core_dma_read_master.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_clock_bridge_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_clock_bridge_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_clock_in).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ase/ase_clock_in.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_afu_id_avmm_slave_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ase/ase_afu_id_avmm_slave_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_5).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ddr_board/ddr_board_mm_bridge_5.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_clk_export).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/board/board_kernel_clk_export.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_mm_bridge_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/ase/ase_mm_bridge_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1136 megabytes
    Info: Processing ended: Sat Jun  5 10:27:13 2021
    Info: Elapsed time: 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Sat Jun  5 10:27:16 2021
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "dcp"
Info: Revision = "afu_default"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/afu_id_avmm_slave_10/synth/afu_id_avmm_slave.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0/afu_id_avmm_slave_10/synth/afu_id_avmm_slave.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_dcfifo_synchronizer_bundle.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_dcfifo_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_afu_id_avmm_slave_0/afu_id_avmm_slave_10/synth/afu_id_avmm_slave.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0/afu_id_avmm_slave_10/synth/afu_id_avmm_slave.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ddr_board/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ddr_board/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ddr_board/altera_reset_controller_191/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ddr_board/altera_reset_controller_191/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_reset_controller_191/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_reset_controller_191/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_dcfifo_synchronizer_bundle.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_dcfifo_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_dcfifo_synchronizer_bundle.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_dcfifo_synchronizer_bundle.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/altera_reset_controller_191/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/altera_reset_controller_191/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_reset_controller_191/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_reset_controller_191/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_afu_id_avmm_slave_0/afu_id_avmm_slave_10/synth/afu_id_avmm_slave.sv" is a duplicate of already analyzed file "/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_afu_id_avmm_slave_0/afu_id_avmm_slave_10/synth/afu_id_avmm_slave.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (19806): Entity rebinding has been applied to partition "fpga_top|inst_green_bs". The entity has been remapped from "green_bs" to "green_bs".
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "root_partition_2cedade0".
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(36): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 36
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(38): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 38
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(39): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 39
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(41): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 41
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(42): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 42
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(43): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 43
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(45): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 45
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(48): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 48
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(51): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 51
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(53): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 53
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(136): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 136
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(149): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 149
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(178): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 178
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(190): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 190
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(218): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 218
Warning (13228): Verilog HDL or VHDL warning at ccip_if_pkg.sv(223): parameter declared inside package 'ccip_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_pkg.sv Line: 223
Info (16884): Verilog HDL info at ccip_cfg_pkg.sv(31): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 31
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ccip_cfg_pkg.sv(31): back to file 'platform_if/rtl/device_cfg/ccip_cfg_pkg.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 31
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(47): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 47
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(75): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 75
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(76): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 76
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(77): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 77
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(80): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 80
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(87): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 87
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(90): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 90
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(91): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 91
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(94): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 94
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(100): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 100
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(101): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 101
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(104): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 104
Info (16884): Verilog HDL info at hssi_cfg_pkg.sv(31): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/hssi_cfg_pkg.sv Line: 31
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at hssi_cfg_pkg.sv(31): back to file 'platform_if/rtl/device_cfg/hssi_cfg_pkg.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/hssi_cfg_pkg.sv Line: 31
Info (16884): Verilog HDL info at local_mem_cfg_pkg.sv(31): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line: 31
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at local_mem_cfg_pkg.sv(31): back to file 'platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line: 31
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(37): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line: 37
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(39): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line: 39
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(40): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line: 40
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(42): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line: 42
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(45): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line: 45
Info (16884): Verilog HDL info at ccip_if_clock.sv(31): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_clock.sv Line: 31
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ccip_if_clock.sv(31): back to file 'platform_if/rtl/device_if/ccip_if_clock.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/ccip_if_clock.sv Line: 31
Info (16884): Verilog HDL info at platform_shim_ccip_std_afu.sv(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/platform_shim_ccip_std_afu.sv Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at platform_shim_ccip_std_afu.sv(39): back to file 'platform_if/rtl/platform_shims/platform_shim_ccip_std_afu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/platform_shim_ccip_std_afu.sv Line: 39
Info (16884): Verilog HDL info at platform_shim_ccip.sv(36): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/platform_shim_ccip.sv Line: 36
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at platform_shim_ccip.sv(36): back to file 'platform_if/rtl/platform_shims/platform_shim_ccip.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/platform_shim_ccip.sv Line: 36
Info (16884): Verilog HDL info at platform_shim_avalon_mem_if.sv(36): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/platform_shim_avalon_mem_if.sv Line: 36
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at platform_shim_avalon_mem_if.sv(36): back to file 'platform_if/rtl/platform_shims/platform_shim_avalon_mem_if.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/platform_shim_avalon_mem_if.sv Line: 36
Info (16884): Verilog HDL info at avalon_mem_if_async_shim.sv(35): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/avalon_mem_if_async_shim.sv Line: 35
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at avalon_mem_if_async_shim.sv(35): back to file 'platform_if/rtl/platform_shims/utils/avalon_mem_if_async_shim.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/avalon_mem_if_async_shim.sv Line: 35
Info (16884): Verilog HDL info at avalon_mem_if_reg.sv(37): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/avalon_mem_if_reg.sv Line: 37
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at avalon_mem_if_reg.sv(37): back to file 'platform_if/rtl/platform_shims/utils/avalon_mem_if_reg.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/avalon_mem_if_reg.sv Line: 37
Info (16884): Verilog HDL info at avalon_mem_if_reg_simple.sv(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/avalon_mem_if_reg_simple.sv Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at avalon_mem_if_reg_simple.sv(39): back to file 'platform_if/rtl/platform_shims/utils/avalon_mem_if_reg_simple.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/avalon_mem_if_reg_simple.sv Line: 39
Info (16884): Verilog HDL info at platform_utils_ccip_async_shim.sv(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv Line: 41
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at platform_utils_ccip_async_shim.sv(41): back to file 'platform_if/rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv Line: 41
Warning (16752): Verilog HDL warning at platform_utils_ccip_async_shim.sv(253): potential always loop found File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv Line: 253
Warning (16752): Verilog HDL warning at platform_utils_ccip_async_shim.sv(390): potential always loop found File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv Line: 390
Warning (16818): Verilog HDL warning at platform_utils_ccip_reg.sv(86): block identifier is required on this block File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_reg.sv Line: 86
Warning (16818): Verilog HDL warning at platform_utils_ccip_reg.sv(117): block identifier is required on this block File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_reg.sv Line: 117
Warning (16818): Verilog HDL warning at platform_utils_ccip_reg.sv(147): block identifier is required on this block File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_reg.sv Line: 147
Warning (16818): Verilog HDL warning at platform_utils_ccip_reg.sv(181): block identifier is required on this block File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/platform_utils_ccip_reg.sv Line: 181
Info (16884): Verilog HDL info at green_bs.sv(30): analyzing included file platform/fpga_defines.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 30
Warning (13228): Verilog HDL or VHDL warning at fpga_defines.vh(70): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/fpga_defines.vh Line: 70
Info (13230): Verilog HDL or VHDL information at green_bs.sv(30): back to file 'platform/green_bs.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 30
Info (16884): Verilog HDL info at green_bs.sv(40): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 40
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at green_bs.sv(40): back to file 'platform/green_bs.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 40
Info (16884): Verilog HDL info at green_bs.sv(43): analyzing included file platform/pr_hssi_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 43
Info (13230): Verilog HDL or VHDL information at green_bs.sv(43): back to file 'platform/green_bs.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 43
Warning (13228): Verilog HDL or VHDL warning at green_bs.sv(45): parameter declared inside compilation unit '$unit_platform_green_bs_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 45
Warning (13228): Verilog HDL or VHDL warning at green_bs.sv(46): parameter declared inside compilation unit '$unit_platform_green_bs_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 46
Warning (13228): Verilog HDL or VHDL warning at green_bs_resync.v(142): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/lib/common/green_bs_resync.v Line: 142
Warning (13228): Verilog HDL or VHDL warning at fpga_defines.vh(70): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/fpga_defines.vh Line: 70
Warning (13228): Verilog HDL or VHDL warning at bsp_pkg.sv(8): parameter declared inside package 'bsp_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_pkg.sv Line: 8
Warning (13228): Verilog HDL or VHDL warning at bsp_pkg.sv(9): parameter declared inside package 'bsp_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_pkg.sv Line: 9
Warning (13228): Verilog HDL or VHDL warning at bsp_pkg.sv(10): parameter declared inside package 'bsp_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_pkg.sv Line: 10
Warning (13228): Verilog HDL or VHDL warning at bsp_pkg.sv(11): parameter declared inside package 'bsp_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_pkg.sv Line: 11
Info (16884): Verilog HDL info at bsp_interface.sv(30): analyzing included file ./platform/fpga_defines.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 30
Warning (13228): Verilog HDL or VHDL warning at fpga_defines.vh(70): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/fpga_defines.vh Line: 70
Info (13230): Verilog HDL or VHDL information at bsp_interface.sv(30): back to file 'bsp_interface.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 30
Info (16884): Verilog HDL info at bsp_interface.sv(40): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 40
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Warning (13228): Verilog HDL or VHDL warning at platform_afu_top_config.vh(42): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/platform_afu_top_config.vh Line: 42
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Warning (16817): Verilog HDL warning at avalon_mem_if.vh(155): overwriting previous definition of avalon_mem_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (18437): Verilog HDL info at avalon_mem_if.vh(155): previous definition of module avalon_mem_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/avalon_mem_if.vh Line: 155
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at bsp_interface.sv(40): back to file 'bsp_interface.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 40
Info (16884): Verilog HDL info at bsp_interface.sv(43): analyzing included file ./platform/pr_hssi_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 43
Warning (16817): Verilog HDL warning at pr_hssi_if.vh(222): overwriting previous definition of pr_hssi_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 222
Info (18437): Verilog HDL info at pr_hssi_if.vh(222): previous definition of module pr_hssi_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 222
Info (13230): Verilog HDL or VHDL information at bsp_interface.sv(43): back to file 'bsp_interface.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 43
Warning (13228): Verilog HDL or VHDL warning at ccis_if_pkg.sv(9): parameter declared inside package 'ccis_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv Line: 9
Warning (13228): Verilog HDL or VHDL warning at ccis_if_pkg.sv(10): parameter declared inside package 'ccis_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv Line: 10
Warning (13228): Verilog HDL or VHDL warning at ccis_if_pkg.sv(11): parameter declared inside package 'ccis_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv Line: 11
Warning (13228): Verilog HDL or VHDL warning at ccis_if_pkg.sv(14): parameter declared inside package 'ccis_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv Line: 14
Warning (13228): Verilog HDL or VHDL warning at ccis_if_pkg.sv(54): parameter declared inside package 'ccis_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv Line: 54
Warning (13228): Verilog HDL or VHDL warning at ccis_if_pkg.sv(61): parameter declared inside package 'ccis_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv Line: 61
Info (16884): Verilog HDL info at cci_mpf_if_pkg.sv(26): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 26
Info (13230): Verilog HDL or VHDL information at cci_mpf_if_pkg.sv(26): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 26
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(54): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 54
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(55): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 55
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(57): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 57
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(58): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 58
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(60): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 60
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(65): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 65
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(72): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 72
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(86): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 86
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(98): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 98
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(100): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 100
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(103): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 103
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(105): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 105
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(177): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 177
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(178): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 178
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(189): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 189
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(222): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 222
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(243): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 243
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_if_pkg.sv(251): parameter declared inside package 'cci_mpf_if_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv Line: 251
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(8): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 8
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(9): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 9
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(19): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 19
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(20): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 20
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(21): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 21
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(22): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 22
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(23): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 23
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(25): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 25
Warning (13228): Verilog HDL or VHDL warning at ccip_avmm_pkg.sv(26): parameter declared inside package 'ccip_avmm_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/ccip_avmm_pkg.sv Line: 26
Info (16884): Verilog HDL info at bsp_logic.sv(14): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_logic.sv Line: 14
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at bsp_logic.sv(14): back to file 'bsp_logic.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_logic.sv Line: 14
Warning (16818): Verilog HDL warning at bsp_logic.sv(247): block identifier is required on this block File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_logic.sv Line: 247
Info (16884): Verilog HDL info at cci_mpf_csrs_pkg.sv(42): analyzing included file ./BBB_cci_mpf/sw/include/opae/mpf/cci_mpf_csrs.h File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs_pkg.sv Line: 42
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs_pkg.sv(42): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs_pkg.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs_pkg.sv Line: 42
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_csrs_pkg.sv(56): parameter declared inside package 'cci_mpf_csrs_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs_pkg.sv Line: 56
Info (16884): Verilog HDL info at ccip_std_afu.sv(35): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ccip_std_afu.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at ccip_std_afu.sv(35): back to file 'ccip_std_afu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ccip_std_afu.sv Line: 35
Warning (18454): Verilog HDL warning at ccip_std_afu.sv(223): data object pck_cp2af_softReset_q2 is already declared File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ccip_std_afu.sv Line: 223
Info (17467): Verilog HDL info at ccip_std_afu.sv(131): previous declaration of pck_cp2af_softReset_q2 is from here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ccip_std_afu.sv Line: 131
Warning (16885): Verilog HDL warning at ccip_std_afu.sv(223): second declaration of pck_cp2af_softReset_q2 ignored File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ccip_std_afu.sv Line: 223
Warning (16818): Verilog HDL warning at avmm_ccip_host_wr.sv(310): block identifier is required on this block File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_ccip_avmm/hw/rtl/avmm_ccip_host_wr.sv Line: 310
Warning (13228): Verilog HDL or VHDL warning at ccip_feature_list_pkg.sv(9): parameter declared inside package 'ccip_feature_list_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccip_feature_list_pkg.sv Line: 9
Warning (13228): Verilog HDL or VHDL warning at ccip_feature_list_pkg.sv(10): parameter declared inside package 'ccip_feature_list_pkg' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-if/ccip_feature_list_pkg.sv Line: 10
Info (16884): Verilog HDL info at cci_mpf.sv(37): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 37
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf.sv(37): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 37
Info (16884): Verilog HDL info at cci_mpf.sv(38): analyzing included file BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 38
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf.sv(38): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 38
Info (16884): Verilog HDL info at cci_mpf.sv(39): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf.sv(39): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 39
Info (16884): Verilog HDL info at cci_mpf.sv(40): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 40
Info (13230): Verilog HDL or VHDL information at cci_mpf.sv(40): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 40
Info (16884): Verilog HDL info at cci_mpf_null.sv(41): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 41
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(41): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 41
Info (16884): Verilog HDL info at cci_mpf_null.sv(42): analyzing included file BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 42
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(42): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 42
Info (16884): Verilog HDL info at cci_mpf_null.sv(43): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 43
Warning (16817): Verilog HDL warning at cci_mpf_shim_edge.vh(82): overwriting previous definition of cci_mpf_shim_edge_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(82): previous definition of module cci_mpf_shim_edge_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(43): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 43
Info (16884): Verilog HDL info at cci_mpf_null.sv(44): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 44
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(91): overwriting previous definition of cci_mpf_shim_pwrite_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(91): previous definition of module cci_mpf_shim_pwrite_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(44): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 44
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(48): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 48
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(48): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 48
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(49): analyzing included file BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 49
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(49): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 49
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(50): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 50
Warning (16817): Verilog HDL warning at cci_mpf_shim_edge.vh(82): overwriting previous definition of cci_mpf_shim_edge_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(82): previous definition of module cci_mpf_shim_edge_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(50): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 50
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(51): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 51
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(91): overwriting previous definition of cci_mpf_shim_pwrite_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(91): previous definition of module cci_mpf_shim_pwrite_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(51): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 51
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(52): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 52
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(52): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 52
Info (16884): Verilog HDL info at ccip_wires_to_mpf.sv(5): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv Line: 5
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at ccip_wires_to_mpf.sv(5): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv Line: 5
Info (16884): Verilog HDL info at ccis_wires_to_mpf.sv(11): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv Line: 11
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at ccis_wires_to_mpf.sv(11): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv Line: 11
Info (16884): Verilog HDL info at cci_mpf_prim_track_multi_write.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_prim_track_multi_write.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_buffer_afu.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_buffer_afu.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_buffer_afu_epoch.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_buffer_afu_epoch.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_buffer_afu_epoch.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_buffer_afu_epoch.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_buffer_afu_lockstep.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_buffer_afu_lockstep.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_buffer_fiu.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_buffer_fiu.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_csr.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_csr.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_csr.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_csr.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 32
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(42): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 42
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(45): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 45
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(53): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 53
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(55): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 55
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(57): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 57
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(59): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 59
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(61): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 61
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(63): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 63
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(67): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 67
Warning (13228): Verilog HDL or VHDL warning at cci_mpf_shim_csr.sv(70): parameter declared inside compilation unit '$unit_BBB_cci_mpf_hw_rtl_cci_mpf_shims_cci_mpf_shim_csr_sv' shall be treated as localparam File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 70
Info (16884): Verilog HDL info at cci_mpf_shim_dedup_reads.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_dedup_reads.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_detect_eop.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_detect_eop.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_edge_afu.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_afu.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_edge_afu.sv(32): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 32
Warning (16817): Verilog HDL warning at cci_mpf_shim_edge.vh(82): overwriting previous definition of cci_mpf_shim_edge_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(82): previous definition of module cci_mpf_shim_edge_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_afu.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_edge_afu.sv(33): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 33
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(91): overwriting previous definition of cci_mpf_shim_pwrite_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(91): previous definition of module cci_mpf_shim_pwrite_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_afu.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(33): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 33
Warning (16817): Verilog HDL warning at cci_mpf_shim_edge.vh(82): overwriting previous definition of cci_mpf_shim_edge_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(82): previous definition of module cci_mpf_shim_edge_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 82
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(91): overwriting previous definition of cci_mpf_shim_pwrite_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(91): previous definition of module cci_mpf_shim_pwrite_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(34): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_shim_latency_qos.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_latency_qos.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_latency_qos.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_latency_qos.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_mux.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_mux.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_null.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_null.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.sv(33): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 33
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(91): overwriting previous definition of cci_mpf_shim_pwrite_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(91): previous definition of module cci_mpf_shim_pwrite_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 91
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_rsp_order.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_rsp_order.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_rsp_order.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_rsp_order.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_vc_map.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vc_map.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_vc_map.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vc_map.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_vc_map.sv(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vc_map.sv(34): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.sv(32): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 32
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(209): overwriting previous definition of cci_mpf_shim_vtp_svc_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(209): previous definition of module cci_mpf_shim_vtp_svc_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(295): overwriting previous definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(295): previous definition of module cci_mpf_shim_vtp_tlb_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(364): overwriting previous definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(364): previous definition of module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.sv(33): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 33
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.sv(35): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 35
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.sv(35): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_svc_vtp.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_svc_vtp.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_svc_vtp.sv(34): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(209): overwriting previous definition of cci_mpf_shim_vtp_svc_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(209): previous definition of module cci_mpf_shim_vtp_svc_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(295): overwriting previous definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(295): previous definition of module cci_mpf_shim_vtp_tlb_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(364): overwriting previous definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(364): previous definition of module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp.sv(34): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_svc_vtp.sv(35): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 35
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp.sv(35): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pipe.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pipe.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pipe.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pipe.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pipe.sv(34): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(209): overwriting previous definition of cci_mpf_shim_vtp_svc_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(209): previous definition of module cci_mpf_shim_vtp_svc_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(295): overwriting previous definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(295): previous definition of module cci_mpf_shim_vtp_tlb_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(364): overwriting previous definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(364): previous definition of module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pipe.sv(34): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pt_walk.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pt_walk.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pt_walk.sv(33): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pt_walk.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pt_walk.sv(35): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 35
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(209): overwriting previous definition of cci_mpf_shim_vtp_svc_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(209): previous definition of module cci_mpf_shim_vtp_svc_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(295): overwriting previous definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(295): previous definition of module cci_mpf_shim_vtp_tlb_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(364): overwriting previous definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(364): previous definition of module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pt_walk.sv(35): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pt_walk.sv(36): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 36
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pt_walk.sv(36): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 36
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_tlb.sv(32): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_tlb.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_tlb.sv(33): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file 'BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_tlb.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_tlb.sv(35): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv Line: 35
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(209): overwriting previous definition of cci_mpf_shim_vtp_svc_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(209): previous definition of module cci_mpf_shim_vtp_svc_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 209
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(295): overwriting previous definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(295): previous definition of module cci_mpf_shim_vtp_tlb_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 295
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(364): overwriting previous definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(364): previous definition of module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 364
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_tlb.sv(35): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_shim_wro.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_wro.sv(33): analyzing included file ./BBB_cci_mpf/hw/rtl/cci_mpf_config.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv Line: 33
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_wro_filter_group.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_filter_group.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_wro_filter_group.sv(32): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_filter_group.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_wro_filter_group.sv(33): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 33
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_filter_group.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_wro_epoch_order.sv(31): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file './BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(136): overwriting previous definition of cci_mpf_if interface File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (18437): Verilog HDL info at cci_mpf_if.vh(136): previous definition of module cci_mpf_if is here File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 136
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_epoch_order.sv(31): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_wro_epoch_order.sv(32): analyzing included file BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_epoch_order.sv(32): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_wro_epoch_order.sv(33): analyzing included file ./BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 33
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_epoch_order.sv(33): back to file 'BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv' File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 33
Info (16884): Verilog HDL info at acl_scfifo_wrapped.sv(56): analyzing included file /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc.svh File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_scfifo_wrapped.sv Line: 56
Info (13230): Verilog HDL or VHDL information at acl_scfifo_wrapped.sv(56): back to file '/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_scfifo_wrapped.sv' File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_scfifo_wrapped.sv Line: 56
Info (16884): Verilog HDL info at acl_ecc_encoder.sv(68): analyzing included file /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc.svh File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc_encoder.sv Line: 68
Info (13230): Verilog HDL or VHDL information at acl_ecc_encoder.sv(68): back to file '/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc_encoder.sv' File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc_encoder.sv Line: 68
Info (16884): Verilog HDL info at acl_ecc_decoder.sv(68): analyzing included file /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc.svh File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc_decoder.sv Line: 68
Info (13230): Verilog HDL or VHDL information at acl_ecc_decoder.sv(68): back to file '/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc_decoder.sv' File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc_decoder.sv Line: 68
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(334): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 334
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1237): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1237
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1408): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1408
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1415): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1415
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1420): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1420
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1603): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1603
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1610): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1610
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1618): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1618
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1893): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1893
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1898): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1898
Warning (13228): Verilog HDL or VHDL warning at hello_world_fpga_sys.v(1906): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1906
Info (16884): Verilog HDL info at acl_altera_syncram_wrapped.sv(92): analyzing included file /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ecc.svh File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_altera_syncram_wrapped.sv Line: 92
Info (13230): Verilog HDL or VHDL information at acl_altera_syncram_wrapped.sv(92): back to file '/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_altera_syncram_wrapped.sv' File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_altera_syncram_wrapped.sv Line: 92
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(244): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_altera_syncram_wrapped.sv Line: 244
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(247): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_altera_syncram_wrapped.sv Line: 247
Warning (17326): Verilog HDL warning at hld_fifo.sv(225): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_fifo.sv Line: 225
Warning (17326): Verilog HDL warning at hld_fifo.sv(230): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_fifo.sv Line: 230
Warning (17326): Verilog HDL warning at hld_fifo.sv(268): elaboration system task warning violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_fifo.sv Line: 268
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(161): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 161
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(164): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 164
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(167): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 167
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(170): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 170
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(173): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 173
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(176): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 176
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(179): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 179
Warning (17326): Verilog HDL warning at acl_mid_speed_fifo.sv(182): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_mid_speed_fifo.sv Line: 182
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(196): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 196
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(199): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 199
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(202): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 202
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(205): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 205
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(208): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 208
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(211): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 211
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(214): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 214
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(217): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 217
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(220): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_one_ram_fifo.sv Line: 220
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(126): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 126
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(129): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 129
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(132): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 132
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(135): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 135
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(138): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 138
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(141): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 141
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(144): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 144
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(147): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 147
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(150): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_latency_zero_ram_fifo.sv Line: 150
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(218): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 218
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(221): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 221
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(224): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 224
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(227): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 227
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(230): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 230
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(233): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 233
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(236): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 236
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(239): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 239
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(242): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_high_speed_fifo.sv Line: 242
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(157): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 157
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(160): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 160
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(163): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 163
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(166): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 166
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(169): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 169
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(172): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 172
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(175): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 175
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(178): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 178
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(181): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_low_latency_fifo.sv Line: 181
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(161): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 161
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(164): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 164
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(167): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 167
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(170): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 170
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(173): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 173
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(176): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 176
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(179): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 179
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(182): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 182
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(185): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_zero_latency_fifo.sv Line: 185
Info (16884): Verilog HDL info at hld_global_load_store.sv(66): analyzing included file /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_parameter_assert.svh File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 66
Info (13230): Verilog HDL or VHDL information at hld_global_load_store.sv(66): back to file '/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv' File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 66
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(152): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 152
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(153): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 153
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(154): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 154
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(155): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 155
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(156): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 156
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(159): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 159
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(162): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 162
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(163): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 163
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(164): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 164
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(167): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 167
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(170): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 170
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(171): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 171
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(175): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 175
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(176): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 176
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(177): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 177
Warning (17326): Verilog HDL warning at hld_global_load_store.sv(178): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_global_load_store.sv Line: 178
Warning (16818): Verilog HDL warning at hld_lsu_read_data_alignment.sv(544): block identifier is required on this block File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_lsu_read_data_alignment.sv Line: 544
Warning (16818): Verilog HDL warning at hld_lsu_write_data_alignment.sv(463): block identifier is required on this block File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_lsu_write_data_alignment.sv Line: 463
Warning (16818): Verilog HDL warning at hld_lsu_write_data_alignment.sv(481): block identifier is required on this block File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/hld_lsu_write_data_alignment.sv Line: 481
Warning (13228): Verilog HDL or VHDL warning at acl_ic_mem_router_reorder.v(150): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ic_mem_router_reorder.v Line: 150
Warning (13228): Verilog HDL or VHDL warning at acl_ic_mem_router_reorder.v(296): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ic_mem_router_reorder.v Line: 296
Warning (13228): Verilog HDL or VHDL warning at acl_ic_mem_router_reorder.v(421): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ic_mem_router_reorder.v Line: 421
Warning (13228): Verilog HDL or VHDL warning at mem_router_reorder.sv(101): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/mem_splitter_100/synth/mem_router_reorder.sv Line: 101
Warning (13228): Verilog HDL or VHDL warning at mem_router_reorder.sv(237): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/mem_splitter_100/synth/mem_router_reorder.sv Line: 237
Warning (13228): Verilog HDL or VHDL warning at mem_router_reorder.sv(307): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/mem_splitter_100/synth/mem_router_reorder.sv Line: 307
Info (16884): Verilog HDL info at acl_burst_splitter.sv(46): analyzing included file /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_parameter_assert.svh File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 46
Info (13230): Verilog HDL or VHDL information at acl_burst_splitter.sv(46): back to file '/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv' File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 46
Warning (17326): Verilog HDL warning at acl_burst_splitter.sv(102): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 102
Warning (17326): Verilog HDL warning at acl_burst_splitter.sv(103): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 103
Warning (17326): Verilog HDL warning at acl_burst_splitter.sv(104): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 104
Warning (17326): Verilog HDL warning at acl_burst_splitter.sv(105): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 105
Warning (17326): Verilog HDL warning at acl_burst_splitter.sv(106): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 106
Warning (17326): Verilog HDL warning at acl_burst_splitter.sv(107): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 107
Warning (17326): Verilog HDL warning at acl_burst_splitter.sv(108): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_burst_splitter.sv Line: 108
Info: Elaborating from top-level entity "dcp_top"
Info (19272): Using dcp.qdb to replace the root partition.
Info (19534): Using dcp.qdb to replace the partition root_partition_2cedade0.
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_fifo_lutram.sv(250): truncated value with size 5 to match size of target (4) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv Line: 250
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_fifo_lutram.sv(266): truncated value with size 5 to match size of target (4) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv Line: 266
Warning (13469): Verilog HDL assignment warning at cci_mpf_shim_edge_fiu.sv(413): truncated value with size 3 to match size of target (2) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 413
Warning (13469): Verilog HDL assignment warning at cci_mpf_shim_edge_fiu.sv(414): truncated value with size 32 to match size of target (2) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 414
Warning (13469): Verilog HDL assignment warning at cci_mpf_shim_csr.sv(850): truncated value with size 108 to match size of target (6) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 850
Warning (13469): Verilog HDL assignment warning at cci_mpf_shim_csr.sv(961): truncated value with size 32 to match size of target (6) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 961
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_fifo_lutram.sv(250): truncated value with size 7 to match size of target (6) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv Line: 250
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_fifo_lutram.sv(266): truncated value with size 7 to match size of target (6) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv Line: 266
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_lutram.sv(448): truncated value with size 10 to match size of target (9) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv Line: 448
Warning (13469): Verilog HDL assignment warning at cci_mpf_shim_detect_eop.sv(370): truncated value with size 3 to match size of target (2) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv Line: 370
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_rob.sv(218): truncated value with size 9 to match size of target (8) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_rob.sv Line: 218
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_lutram.sv(448): truncated value with size 9 to match size of target (8) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv Line: 448
Warning (16788): Net "vtp_svc_ports[0].lookupRdy" does not have a driver at cci_mpf.sv(308) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 308
Warning (16735): Verilog HDL warning at board_kernel_interface_kernel_interface_151_3vpvdiy.v(185): actual bit length 64 differs from formal bit length 1 for port "slave_readdata" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/kernel_interface_151/synth/board_kernel_interface_kernel_interface_151_3vpvdiy.v Line: 185
Warning (13469): Verilog HDL assignment warning at mem_org_mode.v(30): truncated value with size 32 to match size of target (2) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.v Line: 30
Warning (13469): Verilog HDL assignment warning at mem_org_mode.v(35): truncated value with size 2 to match size of target (1) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.v Line: 35
Warning (16735): Verilog HDL warning at board_kernel_interface_kernel_interface_151_3vpvdiy.v(239): actual bit length 32 differs from formal bit length 1 for port "slave_readdata" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/kernel_interface_151/synth/board_kernel_interface_kernel_interface_151_3vpvdiy.v Line: 239
Warning (16753): Verilog HDL warning at board_kernel_interface_altera_merlin_width_adapter_191_xrhbsny.sv(477): right shift count is greater than or equal to the width of the value File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_kernel_interface/altera_merlin_width_adapter_191/synth/board_kernel_interface_altera_merlin_width_adapter_191_xrhbsny.sv Line: 477
Warning (16753): Verilog HDL warning at acl_iface_address_to_bankaddress.sv(45): right shift count is greater than or equal to the width of the value File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/mem_splitter_100/synth/acl_iface_address_to_bankaddress.sv Line: 45
Warning (13469): Verilog HDL assignment warning at mem_router_reorder.sv(142): truncated value with size 6 to match size of target (5) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/mem_splitter_100/synth/mem_router_reorder.sv Line: 142
Warning (16735): Verilog HDL warning at ddr_board_acl_memory_bank_divider_0_acl_memory_bank_divider_10_zolcb3y.v(177): actual bit length 2 differs from formal bit length 1 for port "mode" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/acl_memory_bank_divider_10/synth/ddr_board_acl_memory_bank_divider_0_acl_memory_bank_divider_10_zolcb3y.v Line: 177
Warning (16753): Verilog HDL warning at msgdma_bbb_altera_merlin_width_adapter_191_rngqqti.sv(477): right shift count is greater than or equal to the width of the value File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb/altera_merlin_width_adapter_191/synth/msgdma_bbb_altera_merlin_width_adapter_191_rngqqti.sv Line: 477
Warning (16753): Verilog HDL warning at board_altera_merlin_width_adapter_191_w5iwv2q.sv(477): right shift count is greater than or equal to the width of the value File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/board/altera_merlin_width_adapter_191/synth/board_altera_merlin_width_adapter_191_w5iwv2q.sv Line: 477
Warning (16735): Verilog HDL warning at bsp_logic.sv(222): actual bit length 49 differs from formal bit length 48 for port "ccip_avmm_requestor_wr_address" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_logic.sv Line: 222
Warning (16735): Verilog HDL warning at bsp_interface.sv(422): actual bit length 27 differs from formal bit length 26 for port "DDR4a_address" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 422
Warning (16735): Verilog HDL warning at bsp_interface.sv(432): actual bit length 27 differs from formal bit length 26 for port "DDR4b_address" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/bsp_interface.sv Line: 432
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_multistage_accumulator.v Line: 201
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_multistage_accumulator.v Line: 201
Warning (13469): Verilog HDL assignment warning at acl_multistage_adder.v(168): truncated value with size 19 to match size of target (14) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_multistage_adder.v Line: 168
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(2091): truncated value with size 28 to match size of target (27) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/lsu_bursting_load_stores.v Line: 2091
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(2093): truncated value with size 6 to match size of target (5) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/lsu_bursting_load_stores.v Line: 2093
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(2096): truncated value with size 7 to match size of target (6) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/lsu_bursting_load_stores.v Line: 2096
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(2103): truncated value with size 6 to match size of target (5) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/lsu_bursting_load_stores.v Line: 2103
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(2104): truncated value with size 11 to match size of target (10) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/lsu_bursting_load_stores.v Line: 2104
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1897): truncated value with size 10 to match size of target (8) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/lsu_bursting_load_stores.v Line: 1897
Warning (13469): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1912): truncated value with size 6 to match size of target (5) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/lsu_bursting_load_stores.v Line: 1912
Warning (16735): Verilog HDL warning at hello_world_i_llvm_fpga_printf_p1024i8_printf_addr_0.sv(107): actual bit length 64 differs from formal bit length 32 for port "i_globalid0" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/kernel_hdl/hello_world/hello_world_i_llvm_fpga_printf_p1024i8_printf_addr_0.sv Line: 107
Warning (13469): Verilog HDL assignment warning at acl_ic_mem_router_reorder.v(195): truncated value with size 6 to match size of target (5) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ic_mem_router_reorder.v Line: 195
Warning (13469): Verilog HDL assignment warning at acl_ic_mem_router_reorder.v(346): truncated value with size 6 to match size of target (5) File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ic_mem_router_reorder.v Line: 346
Warning (16788): Net "cra_ring_rom_avm_writedata[63]" does not have a driver at hello_world_fpga_sys.v(1967) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/hello_world_fpga_sys.v Line: 1967
Warning (16735): Verilog HDL warning at kernel_system.v(99): actual bit length 16 differs from formal bit length 5 for port "avm_mem_gmem0_DDR_port_0_0_rw_burstcount" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/kernel_system.v Line: 99
Warning (16735): Verilog HDL warning at kernel_system.v(111): actual bit length 16 differs from formal bit length 5 for port "avm_mem_gmem0_DDR_port_1_0_rw_burstcount" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/kernel_system.v Line: 111
Warning (13469): Verilog HDL assignment warning at kernel_system.v(128): truncated value with size 27 to match size of target (7) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/kernel_system.v Line: 128
Warning (16735): Verilog HDL warning at pr_region.v(244): actual bit length 5 differs from formal bit length 16 for port "kernel_ddr4a_burstcount" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/pr_region.v Line: 244
Warning (16735): Verilog HDL warning at pr_region.v(254): actual bit length 5 differs from formal bit length 16 for port "kernel_ddr4b_burstcount" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/pr_region.v Line: 254
Warning (287013): Variable or input pin "byteena_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_bb42.tdf Line: 33
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_bb42.tdf Line: 37
Warning (287013): Variable or input pin "wren_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_bb42.tdf Line: 41
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_clf1.tdf Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_elf1.tdf Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_grf1.tdf Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 35
Warning (287013): Variable or input pin "address_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 31
Warning (287013): Variable or input pin "addressstall_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 35
Warning (287013): Variable or input pin "data_a" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 36
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 37
Warning (287013): Variable or input pin "rden_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 41
Warning (287013): Variable or input pin "wren_a" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 42
Warning (287013): Variable or input pin "wren_b" is defined but never used. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_17j4.tdf Line: 43
Info: Found 732 design entities
Info: There are 1633 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[0]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 39
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[1]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 69
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[2]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 99
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[3]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 129
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[4]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 159
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[5]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 189
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[6]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 219
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[7]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 249
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[8]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 279
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[9]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 309
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[10]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 339
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[11]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 369
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[12]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 399
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[13]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 429
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[14]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 459
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|auto_generated|q_b[15]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_aof1.tdf Line: 489
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[0]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 39
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[1]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 69
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[2]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 99
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[3]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 129
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[4]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 159
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[5]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 189
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[6]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 219
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[7]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 249
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[8]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 279
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[9]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 309
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[10]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 339
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[11]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 369
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[12]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 399
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[13]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 429
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[14]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 459
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[15]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 489
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[0]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 40
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[1]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 70
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[2]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 100
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[3]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 130
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[4]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[5]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 190
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[6]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 220
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[7]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 250
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[8]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[9]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 310
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[10]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 340
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[11]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 370
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[12]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[13]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 430
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[14]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 460
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[15]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 490
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[16]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[17]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 550
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[18]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 580
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[19]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 610
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[20]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[21]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 670
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[22]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 700
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[23]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 730
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[24]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[25]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 790
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[26]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 820
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[27]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 850
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[28]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[29]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 910
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[30]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 940
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|acl_snoop_adapter_0|dcfifo_component|auto_generated|fifo_ram|q_b[31]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_rra1.tdf Line: 970
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[0]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 40
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[1]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 72
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[2]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[3]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[4]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[5]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[6]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[7]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[8]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[9]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[10]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[11]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[12]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[13]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[14]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[15]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[16]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[17]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[18]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[19]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[20]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[21]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[22]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[23]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[24]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[25]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[26]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[27]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[28]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[29]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[30]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[31]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[32]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[33]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[34]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[35]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[36]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[37]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[38]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[39]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[40]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[41]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[42]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[43]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[44]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[45]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[46]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[47]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[48]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[49]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[50]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[51]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[52]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[53]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[54]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[55]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[56]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[57]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[58]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[59]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[60]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[61]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[62]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[63]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[64]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[65]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[66]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[67]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[68]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[69]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[70]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[71]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[72]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[73]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[74]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[75]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[76]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[77]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[78]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[79]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[80]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[81]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[82]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[83]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[84]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[85]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[86]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[87]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[88]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[89]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[90]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[91]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[92]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[93]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[94]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[95]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[96]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[97]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[98]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[99]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[100]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[101]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[102]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[103]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[104]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[105]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[106]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[107]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[108]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[109]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[110]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[111]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[112]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[113]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[114]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[115]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[116]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[117]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[118]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[119]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[120]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[121]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[122]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[123]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[124]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[125]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[126]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[127]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[128]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[129]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[130]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[131]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[132]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[133]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[134]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[135]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[136]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[137]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[138]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[139]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[140]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[141]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[142]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[143]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[144]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[145]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[146]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[147]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[148]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[149]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[150]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[151]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[152]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[153]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[154]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[155]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[156]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[157]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[158]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[159]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[160]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[161]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[162]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[163]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[164]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[165]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[166]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[167]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[168]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[169]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[170]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[171]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[172]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[173]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[174]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[175]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[176]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[177]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[178]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[179]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[180]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[181]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[182]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[183]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[184]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[185]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[186]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[187]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[188]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[189]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[190]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[191]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[192]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[193]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[194]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[195]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[196]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[197]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[198]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[199]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[200]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[201]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[202]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[203]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[204]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[205]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[206]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[207]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[208]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[209]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[210]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[211]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[212]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[213]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[214]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[215]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[216]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[217]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[218]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[219]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[220]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[221]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[222]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[223]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[224]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[225]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[226]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[227]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[228]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[229]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[230]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[231]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[232]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[233]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[234]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[235]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[236]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[237]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[238]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[239]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[240]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[241]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[242]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[243]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[244]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[245]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[246]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[247]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[248]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[249]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[250]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[251]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[252]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[253]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[254]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[255]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[256]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[257]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[258]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[259]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[260]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[261]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[262]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[263]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[264]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[265]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[266]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[267]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[268]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[269]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[270]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[271]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[272]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[273]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[274]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[275]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[276]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[277]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[278]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[279]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[280]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[281]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[282]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[283]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[284]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[285]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[286]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[287]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[288]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[289]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[290]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[291]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[292]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[293]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[294]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[295]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[296]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[297]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[298]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[299]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[300]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[301]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[302]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[303]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[304]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[305]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[306]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[307]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[308]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[309]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[310]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[311]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[312]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[313]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[314]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[315]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[316]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[317]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[318]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[319]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[320]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[321]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[322]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[323]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[324]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[325]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[326]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[327]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[328]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[329]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[330]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[331]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[332]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[333]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[334]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[335]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[336]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[337]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[338]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[339]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[340]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[341]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[342]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[343]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[344]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[345]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[346]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[347]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[348]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[349]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[350]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[351]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[352]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[353]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[354]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[355]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[356]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[357]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[358]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[359]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[360]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[361]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[362]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[363]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[364]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[365]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[366]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[367]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[368]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[369]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[370]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[371]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[372]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[373]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[374]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[375]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[376]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[377]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[378]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[379]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[380]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[381]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[382]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[383]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[384]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[385]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[386]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[387]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[388]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[389]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[390]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[391]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[392]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[393]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[394]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[395]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[396]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[397]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[398]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[399]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[400]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[401]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[402]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[403]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[404]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[405]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[406]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[407]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[408]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[409]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[410]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[411]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[412]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[413]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[414]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[415]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[416]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[417]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[418]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[419]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[420]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[421]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[422]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[423]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[424]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[425]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[426]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[427]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[428]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[429]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[430]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[431]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[432]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[433]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[434]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[435]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[436]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[437]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[438]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[439]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[440]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[441]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[442]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[443]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[444]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[445]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[446]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[447]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[448]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[449]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[450]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[451]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[452]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[453]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[454]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[455]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[456]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[457]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[458]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[459]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[460]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[461]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[462]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[463]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[464]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[465]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[466]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[467]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[468]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[469]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[470]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[471]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[472]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[473]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[474]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[475]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[476]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[477]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[478]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[479]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[480]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[481]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[482]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[483]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[484]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[485]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[486]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[487]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[488]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[489]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[490]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[491]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[492]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[493]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[494]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[495]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[496]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[497]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[498]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[499]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[500]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[501]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[502]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[503]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[504]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[505]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[506]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[507]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[508]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[509]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[510]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[0].data_fifo|auto_generated|dpfifo|FIFOram|q_b[511]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[0]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 40
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[1]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 72
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[2]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[3]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[4]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[5]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[6]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[7]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[8]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[9]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[10]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[11]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[12]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[13]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[14]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[15]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[16]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[17]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[18]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[19]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[20]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[21]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[22]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[23]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[24]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[25]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[26]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[27]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[28]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[29]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[30]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[31]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[32]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[33]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[34]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[35]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[36]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[37]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[38]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[39]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[40]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[41]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[42]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[43]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[44]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[45]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[46]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[47]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[48]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[49]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[50]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[51]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[52]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[53]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[54]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[55]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[56]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[57]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[58]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[59]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[60]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[61]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 1992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[62]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[63]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[64]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[65]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[66]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[67]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[68]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[69]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[70]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[71]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[72]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[73]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[74]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[75]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[76]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[77]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[78]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[79]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[80]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[81]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[82]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[83]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[84]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[85]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[86]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[87]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[88]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[89]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[90]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[91]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[92]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 2984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[93]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[94]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[95]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[96]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[97]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[98]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[99]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[100]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[101]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[102]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[103]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[104]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[105]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[106]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[107]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[108]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[109]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[110]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[111]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[112]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[113]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[114]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[115]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[116]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[117]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[118]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[119]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[120]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[121]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[122]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[123]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 3976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[124]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[125]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[126]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[127]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[128]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[129]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[130]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[131]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[132]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[133]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[134]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[135]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[136]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[137]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[138]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[139]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[140]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[141]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[142]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[143]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[144]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[145]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[146]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[147]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[148]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[149]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[150]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[151]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[152]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[153]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[154]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 4968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[155]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[156]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[157]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[158]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[159]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[160]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[161]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[162]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[163]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[164]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[165]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[166]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[167]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[168]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[169]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[170]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[171]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[172]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[173]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[174]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[175]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[176]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[177]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[178]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[179]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[180]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[181]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[182]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[183]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[184]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[185]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[186]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 5992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[187]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[188]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[189]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[190]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[191]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[192]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[193]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[194]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[195]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[196]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[197]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[198]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[199]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[200]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[201]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[202]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[203]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[204]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[205]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[206]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[207]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[208]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[209]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[210]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[211]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[212]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[213]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[214]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[215]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[216]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[217]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 6984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[218]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[219]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[220]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[221]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[222]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[223]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[224]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[225]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[226]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[227]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[228]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[229]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[230]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[231]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[232]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[233]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[234]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[235]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[236]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[237]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[238]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[239]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[240]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[241]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[242]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[243]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[244]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[245]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[246]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[247]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[248]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 7976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[249]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[250]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[251]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[252]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[253]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[254]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[255]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[256]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[257]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[258]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[259]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[260]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[261]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[262]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[263]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[264]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[265]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[266]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[267]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[268]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[269]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[270]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[271]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[272]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[273]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[274]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[275]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[276]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[277]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[278]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[279]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 8968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[280]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[281]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[282]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[283]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[284]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[285]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[286]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[287]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[288]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[289]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[290]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[291]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[292]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[293]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[294]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[295]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[296]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[297]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[298]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[299]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[300]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[301]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[302]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[303]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[304]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[305]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[306]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[307]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[308]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[309]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[310]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[311]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 9992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[312]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[313]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[314]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[315]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[316]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[317]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[318]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[319]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[320]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[321]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[322]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[323]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[324]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[325]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[326]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[327]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[328]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[329]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[330]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[331]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[332]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[333]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[334]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[335]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[336]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[337]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[338]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[339]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[340]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[341]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[342]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 10984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[343]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[344]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[345]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[346]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[347]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[348]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[349]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[350]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[351]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[352]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[353]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[354]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[355]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[356]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[357]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[358]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[359]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[360]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[361]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[362]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[363]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[364]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[365]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[366]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[367]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[368]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[369]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[370]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[371]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[372]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[373]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 11976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[374]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[375]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[376]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[377]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[378]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[379]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[380]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[381]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[382]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[383]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[384]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[385]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[386]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12392
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[387]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12424
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[388]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12456
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[389]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12488
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[390]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12520
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[391]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12552
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[392]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12584
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[393]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12616
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[394]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12648
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[395]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12680
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[396]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12712
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[397]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12744
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[398]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12776
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[399]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12808
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[400]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12840
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[401]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12872
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[402]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12904
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[403]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12936
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[404]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 12968
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[405]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13000
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[406]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13032
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[407]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13064
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[408]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13096
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[409]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13128
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[410]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13160
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[411]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13192
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[412]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13224
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[413]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13256
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[414]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13288
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[415]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13320
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[416]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13352
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[417]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13384
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[418]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13416
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[419]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13448
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[420]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13480
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[421]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13512
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[422]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13544
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[423]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13576
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[424]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13608
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[425]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13640
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[426]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13672
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[427]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13704
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[428]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13736
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[429]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13768
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[430]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13800
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[431]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13832
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[432]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13864
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[433]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13896
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[434]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13928
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[435]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13960
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[436]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 13992
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[437]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14024
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[438]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14056
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[439]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14088
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[440]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14120
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[441]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14152
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[442]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14184
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[443]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14216
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[444]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14248
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[445]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14280
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[446]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14312
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[447]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14344
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[448]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14376
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[449]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14408
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[450]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14440
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[451]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14472
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[452]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14504
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[453]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14536
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[454]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14568
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[455]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14600
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[456]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14632
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[457]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14664
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[458]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14696
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[459]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14728
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[460]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14760
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[461]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14792
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[462]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14824
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[463]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14856
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[464]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14888
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[465]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14920
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[466]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14952
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[467]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 14984
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[468]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15016
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[469]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15048
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[470]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15080
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[471]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15112
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[472]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15144
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[473]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15176
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[474]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15208
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[475]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15240
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[476]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15272
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[477]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15304
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[478]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15336
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[479]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15368
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[480]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15400
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[481]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15432
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[482]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15464
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[483]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15496
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[484]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15528
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[485]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15560
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[486]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15592
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[487]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15624
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[488]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15656
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[489]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15688
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[490]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15720
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[491]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15752
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[492]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15784
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[493]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15816
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[494]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15848
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[495]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15880
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[496]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15912
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[497]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15944
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[498]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 15976
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[499]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16008
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[500]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16040
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[501]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16072
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[502]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16104
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[503]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16136
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[504]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16168
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[505]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16200
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[506]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16232
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[507]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16264
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[508]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16296
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[509]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16328
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[510]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16360
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bank[1].data_fifo|auto_generated|dpfifo|FIFOram|q_b[511]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_m3o1.tdf Line: 16392
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|data|auto_generated|q_b[512]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_grf1.tdf Line: 15399
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|data|auto_generated|q_b[513]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_grf1.tdf Line: 15429
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[16]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 519
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|genMeta.memMeta|ram|data|auto_generated|q_b[17]" File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/tmp-clearbox/afu_default/35604/altsyncram_eof1.tdf Line: 549
Critical Warning (20580): Imported Partition 'green_region' has type 'PARTIAL_RECONFIGURATION_PARTITION' but it is not specified in the current project.
Info: found pre-synthesis snapshots for 3 partition(s)
Info: Synthesizing partition "root_partition"
Info: Successfully synthesized partition
Info: Synthesizing partition "root_partition_2cedade0"
Info: Successfully synthesized partition
Info: Synthesizing partition "green_region"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.router[0].router|rrp.bs_doneburst" File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/acl_ic_mem_router_reorder.v Line: 165
Info (19000): Inferred 26 megafunctions from design logic
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_edge_fiu|b|c0_fifo|fifo|data|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 53
        Info (286033): Parameter WIDTHAD set to 4
        Info (286033): Parameter NUMWORDS set to 16
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|data|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 69
        Info (286033): Parameter WIDTHAD set to 4
        Info (286033): Parameter NUMWORDS set to 16
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|csr|req_fifo|fifo|data|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|eop|c1_tracker|packet_len|m[0].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter WIDTHAD set to 8
        Info (286033): Parameter NUMWORDS set to 256
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|eop|c1_tracker|packet_len|m[1].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter WIDTHAD set to 8
        Info (286033): Parameter NUMWORDS set to 256
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|eop|c1_tracker|flit_cnt|ram|m[0].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter WIDTHAD set to 7
        Info (286033): Parameter NUMWORDS set to 128
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|eop|c1_tracker|flit_cnt|ram|m[1].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter WIDTHAD set to 7
        Info (286033): Parameter NUMWORDS set to 128
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|eop|c1_tracker|flit_cnt|ram|m[2].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter WIDTHAD set to 7
        Info (286033): Parameter NUMWORDS set to 128
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|eop|c1_tracker|flit_cnt|ram|m[3].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter WIDTHAD set to 7
        Info (286033): Parameter NUMWORDS set to 128
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[0].validBits|ram|m[0].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[0].validBits|ram|m[1].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[0].validBits|ram|m[2].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[0].validBits|ram|m[3].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[1].validBits|ram|m[0].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[1].validBits|ram|m[1].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[1].validBits|ram|m[2].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|r[1].validBits|ram|m[3].ram|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter WIDTHAD set to 6
        Info (286033): Parameter NUMWORDS set to 64
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|afu_edge|wr_heap_ctrl|lr.fl|freeList|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 7
        Info (286033): Parameter WIDTHAD set to 7
        Info (286033): Parameter NUMWORDS set to 128
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|req_b.ba|c0_fifo|fifo|data|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 44
        Info (286033): Parameter WIDTHAD set to 4
        Info (286033): Parameter NUMWORDS set to 16
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|req_b.ba|c1_fifo|fifo|data|data_rtl_0" 
        Info (286033): Parameter WIDTH set to 69
        Info (286033): Parameter WIDTHAD set to 4
        Info (286033): Parameter NUMWORDS set to 16
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to OUTCLOCK
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to UNREGISTERED
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 609
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 609
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 512
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 512
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 608
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 608
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 609
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 609
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 512
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 512
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 608
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 608
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Critical Warning (19854): Discovered an explicitly defined initial values in Partition green_region. Initial values within partial reconfiguration or Reserved Core regions are not supported! Please refer to the green_region Partition report folder for more information.
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[645]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[646]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[647]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[648]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[649]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[650]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[651]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[654]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[657]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[659]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[660]" is stuck at VCC File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[661]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[662]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[663]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[664]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[665]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[666]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[677]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[678]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[679]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[680]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[681]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[682]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[683]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[726]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[727]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[728]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[729]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[730]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[731]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[732]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[733]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[734]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[735]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[738]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[739]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[740]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|bus_ccip_Tx[741]" is stuck at VCC File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 63
    Warning (13410): Pin "fpga_top|inst_green_bs|DDR4a_burstcount[5]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 71
    Warning (13410): Pin "fpga_top|inst_green_bs|DDR4a_burstcount[6]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 71
    Warning (13410): Pin "fpga_top|inst_green_bs|DDR4a_address[26]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 73
    Warning (13410): Pin "fpga_top|inst_green_bs|DDR4b_burstcount[5]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 81
    Warning (13410): Pin "fpga_top|inst_green_bs|DDR4b_burstcount[6]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 81
    Warning (13410): Pin "fpga_top|inst_green_bs|DDR4b_address[26]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 83
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_analogreset[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 51
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_analogreset[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 51
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_analogreset[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 51
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_analogreset[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 51
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_digitalreset[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 52
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_digitalreset[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 52
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_digitalreset[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 52
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_digitalreset[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 52
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_analogreset[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 53
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_analogreset[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 53
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_analogreset[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 53
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_analogreset[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 53
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_digitalreset[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 54
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_digitalreset[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 54
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_digitalreset[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 54
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_digitalreset[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 54
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_seriallpbken[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 57
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_seriallpbken[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 57
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_seriallpbken[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 57
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_seriallpbken[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 57
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktoref[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 58
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktoref[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 58
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktoref[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 58
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktoref[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 58
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktodata[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 59
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktodata[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 59
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktodata[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 59
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_set_locktodata[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 59
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[4]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[5]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[6]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[7]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[8]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[9]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[10]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[11]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[12]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[13]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[14]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[15]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[16]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[17]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[18]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[19]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[20]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[21]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[22]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[23]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[24]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[25]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[26]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[27]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[28]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[29]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[30]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[31]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[32]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[33]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[34]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[35]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[36]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[37]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[38]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[39]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[40]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[41]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[42]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[43]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[44]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[45]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[46]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[47]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[48]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[49]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[50]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[51]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[52]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[53]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[54]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[55]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[56]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[57]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[58]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[59]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[60]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[61]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[62]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[63]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[64]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[65]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[66]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[67]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[68]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[69]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[70]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[71]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[72]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[73]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[74]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[75]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[76]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[77]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[78]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[79]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[80]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[81]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[82]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[83]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[84]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[85]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[86]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[87]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[88]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[89]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[90]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[91]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[92]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[93]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[94]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[95]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[96]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[97]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[98]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[99]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[100]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[101]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[102]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[103]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[104]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[105]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[106]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[107]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[108]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[109]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[110]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[111]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[112]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[113]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[114]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[115]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[116]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[117]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[118]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[119]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[120]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[121]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[122]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[123]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[124]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[125]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[126]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[127]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[128]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[129]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[130]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[131]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[132]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[133]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[134]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[135]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[136]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[137]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[138]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[139]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[140]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[141]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[142]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[143]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[144]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[145]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[146]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[147]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[148]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[149]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[150]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[151]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[152]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[153]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[154]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[155]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[156]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[157]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[158]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[159]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[160]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[161]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[162]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[163]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[164]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[165]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[166]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[167]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[168]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[169]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[170]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[171]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[172]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[173]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[174]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[175]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[176]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[177]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[178]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[179]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[180]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[181]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[182]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[183]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[184]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[185]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[186]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[187]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[188]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[189]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[190]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[191]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[192]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[193]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[194]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[195]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[196]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[197]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[198]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[199]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[200]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[201]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[202]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[203]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[204]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[205]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[206]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[207]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[208]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[209]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[210]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[211]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[212]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[213]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[214]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[215]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[216]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[217]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[218]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[219]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[220]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[221]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[222]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[223]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[224]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[225]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[226]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[227]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[228]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[229]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[230]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[231]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[232]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[233]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[234]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[235]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[236]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[237]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[238]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[239]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[240]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[241]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[242]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[243]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[244]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[245]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[246]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[247]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[248]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[249]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[250]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[251]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[252]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[253]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[254]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[255]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[256]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[257]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[258]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[259]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[260]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[261]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[262]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[263]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[264]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[265]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[266]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[267]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[268]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[269]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[270]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[271]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[272]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[273]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[274]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[275]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[276]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[277]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[278]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[279]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[280]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[281]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[282]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[283]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[284]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[285]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[286]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[287]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[288]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[289]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[290]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[291]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[292]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[293]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[294]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[295]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[296]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[297]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[298]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[299]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[300]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[301]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[302]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[303]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[304]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[305]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[306]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[307]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[308]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[309]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[310]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[311]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[312]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[313]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[314]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[315]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[316]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[317]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[318]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[319]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[320]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[321]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[322]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[323]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[324]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[325]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[326]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[327]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[328]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[329]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[330]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[331]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[332]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[333]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[334]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[335]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[336]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[337]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[338]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[339]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[340]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[341]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[342]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[343]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[344]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[345]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[346]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[347]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[348]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[349]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[350]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[351]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[352]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[353]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[354]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[355]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[356]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[357]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[358]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[359]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[360]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[361]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[362]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[363]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[364]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[365]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[366]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[367]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[368]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[369]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[370]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[371]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[372]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[373]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[374]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[375]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[376]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[377]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[378]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[379]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[380]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[381]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[382]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[383]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[384]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[385]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[386]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[387]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[388]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[389]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[390]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[391]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[392]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[393]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[394]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[395]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[396]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[397]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[398]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[399]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[400]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[401]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[402]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[403]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[404]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[405]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[406]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[407]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[408]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[409]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[410]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[411]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[412]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[413]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[414]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[415]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[416]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[417]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[418]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[419]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[420]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[421]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[422]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[423]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[424]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[425]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[426]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[427]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[428]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[429]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[430]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[431]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[432]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[433]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[434]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[435]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[436]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[437]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[438]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[439]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[440]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[441]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[442]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[443]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[444]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[445]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[446]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[447]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[448]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[449]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[450]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[451]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[452]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[453]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[454]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[455]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[456]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[457]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[458]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[459]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[460]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[461]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[462]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[463]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[464]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[465]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[466]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[467]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[468]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[469]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[470]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[471]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[472]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[473]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[474]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[475]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[476]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[477]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[478]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[479]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[480]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[481]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[482]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[483]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[484]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[485]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[486]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[487]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[488]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[489]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[490]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[491]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[492]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[493]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[494]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[495]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[496]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[497]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[498]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[499]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[500]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[501]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[502]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[503]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[504]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[505]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[506]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[507]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[508]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[509]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[510]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_parallel_data[511]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 69
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[4]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[5]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[6]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[7]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[8]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[9]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[10]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[11]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[12]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[13]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[14]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[15]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[16]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[17]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[18]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[19]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[20]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[21]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[22]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[23]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[24]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[25]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[26]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[27]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[28]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[29]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[30]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[31]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[32]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[33]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[34]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[35]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[36]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[37]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[38]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[39]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[40]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[41]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[42]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[43]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[44]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[45]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[46]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[47]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[48]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[49]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[50]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[51]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[52]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[53]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[54]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[55]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[56]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[57]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[58]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[59]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[60]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[61]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[62]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[63]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[64]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[65]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[66]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[67]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[68]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[69]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[70]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_control[71]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 70
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_enh_fifo_rd_en[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 86
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_enh_fifo_rd_en[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 86
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_enh_fifo_rd_en[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 86
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_rx_enh_fifo_rd_en[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 86
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_enh_data_valid[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 87
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_enh_data_valid[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 87
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_enh_data_valid[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 87
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_tx_enh_data_valid[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 87
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_init_start" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 90
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_fatal_err" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 90
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[4]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[5]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[6]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[7]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[8]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[9]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[10]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[11]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[12]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[13]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[14]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[15]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[16]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[17]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[18]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[19]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[20]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[21]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[22]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[23]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[24]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[25]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[26]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[27]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[28]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[29]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[30]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|hssi.a2f_prmgmt_dout[31]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/pr_hssi_if.vh Line: 94
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_waitreq" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 99
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[0]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[1]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[2]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[3]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[4]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[5]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[6]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[7]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[8]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[9]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[10]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[11]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[12]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[13]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[14]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[15]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[16]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[17]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[18]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[19]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[20]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[21]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[22]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[23]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[24]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[25]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[26]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[27]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[28]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[29]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[30]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdata[31]" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 101
    Warning (13410): Pin "fpga_top|inst_green_bs|tcm_mmio_readdatavalid" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 102
    Warning (13410): Pin "fpga_top|inst_green_bs|pr2sr_tdo" is stuck at GND File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform/green_bs.sv Line: 107
Info (17049): 443028 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 91402 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2386 input pins
    Info (21059): Implemented 2655 output pins
    Info (21061): Implemented 77109 logic cells
    Info (21064): Implemented 9252 RAM segments
Info: Successfully synthesized partition
Info (144001): Generated suppressed messages file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/output_files/afu_default.syn.smsg
Info: Saving post-synthesis snapshots for 3 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 2182 warnings
    Info: Peak virtual memory: 6383 megabytes
    Info: Processing ended: Sat Jun  5 10:30:39 2021
    Info: Elapsed time: 00:03:23
Info (19538): Reading SDC files took 00:00:11 cumulatively in this process.
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Sat Jun  5 10:30:42 2021
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off dcp -c afu_default
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = dcp
Info: Revision = afu_default
Info (16677): Loading synthesized database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "root_partition_2cedade0".
Info (16734): Loading "synthesized" snapshot for partition "green_region".
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/par/platform_if.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "dcp_bbs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform/green_bs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "reset.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "user_clock.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/e10/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/native_xcvr/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/remote_stp/QSYS_IPs/PR_190/ip/SLD_HUB_CONT_SYS_WO_SLD_EP/SLD_HUB_CONT_SYS_WO_SLD_EP_sld_hub_controller_system_without_sldep_0/altera_streaming_sld_hub_controller_core_without_sldep_180/synth/altera_streaming_sld_hub_controller_without_sldep.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/altera_temp_sense_191/synth/altera_temp_sense.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/top/dcp_top.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fabric.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fme.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fiu.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/green_bs.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/partial_reconfig/PR_IP/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_pcie_a10_hip_191/synth/altera_pci_express.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/nlb_400/nlb_400.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/bmc_mailbox/ip/bmc_mailbox/bmc_mailbox_spi_slave_to_avalon_mm_master_bridge_1/spi_slave_to_avalon_mm_master_bridge_191/synth/spiphyslave.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/tcm/ip/tcm/tcm_alt_pr_0/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:05
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info (119006): Selected device 10AX115N2F40E2LG for design "afu_default"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "mem|ddr4b|ddr4b|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176050): Can't implement Global Signal option for node "DDR4_RefClk~input" that drives nodes that cannot change routing due to incremental compilation -- other nodes are not affected File: /nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/design/top/dcp_top.v Line: 6
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:41
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (12789): Real-time CRC ERROR_CHECK_FREQUENCY_DIVISOR value (1) in design does not match value (4) in the Quartus Prime Settings File
Warning (18553): Requested global signal at "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|reset_controller_sw|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" will route locally to 7478 destination(s). Example(s) listed below:
    Info (18554): Node "fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|kernel_cra|wr_reg_write.CLRN" will be routed locally because it is not a valid global destination.
        Info (18686): Cannot use global routing because source is in a partial reconfiguration or Reserved Core region.
    Info (18554): Node "fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|hello_world_fpga_sys|counter_resetn_hello_world.DATAB" will be routed locally because it is not a valid global destination.
        Info (18555): Destinations of this type cannot use global routing in a partial reconfiguration or Reserved Core region.
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[0]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[1]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[2]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[3]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[4]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[5]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[6]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (19022): A default voltage has been automatically assigned to "PCIE_TX[7]". Refer to .pin report for more information. If this value is not valid, use the QSF assignment "set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>" to specify the desired voltage. 
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 36 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 36 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Warning (18708): ATX/FPLL < fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst > is not placed in the same bank as the reference clock.
Info (11178): Promoted 24 clocks (17 global, 3 regional, 4 periphery)
    Info (13173): SYS_RefClk~inputCLKENA0 (3756 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I15
    Info (13173): fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0~CLKENA0 (16828 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1C_G_I12
    Info (13173): fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1~CLKENA0 (4 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1C_G_I13
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk0~CLKENA0 (11 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1I_G_I0
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk1~CLKENA0 (7 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1I_G_I1
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0 (11 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1H_G_I6
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk1~CLKENA0 (7 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1H_G_I7
    Info (13173): mem|ddr4a|ddr4a|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (20997 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3C_G_I19
    Info (13173): u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|outclk[1]~CLKENA0 (69341 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2F_G_I5
    Info (13173): u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|outclk[2]~CLKENA0 (2 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2F_G_I3
    Info (13173): u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|outclk[3]~CLKENA0 (1801 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2F_G_I4
    Info (13173): fspi_sclk~inputCLKENA0 (14 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I11
    Info (13173): DDR4_RefClk~inputCLKENA0 (22 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3C_G_I22
    Info (13173): mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_c_counters[3]~CLKENA0 (185 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3C_G_I18
    Info (13173): u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|outclk[4]~CLKENA0 (1756 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2F_G_I14
    Info (13173): fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0 (14681 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I17
    Info (13173): PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0 (3800 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1C_G_I2
    Info (13173): ETH_RefClk~inputFITTER_INSERTEDCLKENA0 (7 fanout) drives Regional Clock Region 1, with the buffer placed at CLKCTRL_1E_R1_I0
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|clkbuf_r_0 (8 fanout) drives Regional Clock Region 1, with the buffer placed at CLKCTRL_1E_R1_I1
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|clkbuf_t (8 fanout) drives Regional Clock Region 2, with the buffer placed at CLKCTRL_1F_R2_I2
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 (50 fanout) drives Periphery Clock Region 5, with the buffer placed at CLKCTRL_1E_P5_I9
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 (42 fanout) drives Periphery Clock Region 5, with the buffer placed at CLKCTRL_1E_P5_I8
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 (42 fanout) drives Periphery Clock Region 5, with the buffer placed at CLKCTRL_1E_P5_I6
    Info (13173): fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 (41 fanout) drives Periphery Clock Region 5, with the buffer placed at CLKCTRL_1E_P5_I3
Info (11711): ===========================HSSI DESIGN INFO===========================
Info (11711): Reference Clocks: PCIE_REFCLK~pad 
Info (11711):    Transceiver Group fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm: type: duplex bond HIP, reference clk: PCIE_REFCLK~pad , 2 plls(ids): ff_pll(1936) (FPLL_1DB)  lc(1937) (HSSIPMALCPLL_1DB) 
Info (11711):     pma_aux_ibuf:none(-1), avmm_id: -65537
Info (11711):       Channel PCIE_TX[0](2104) PCIE_RX[0]
Info (11711):       Channel PCIE_TX[1](2105) PCIE_RX[1]
Info (11711):       Channel PCIE_TX[2](2106) PCIE_RX[2]
Info (11711):       Channel PCIE_TX[3](2107) PCIE_RX[3]
Info (11711):       Channel PCIE_TX[4](2108) PCIE_RX[4]
Info (11711):       Channel PCIE_TX[5](2109) PCIE_RX[5]
Info (11711):       Channel PCIE_TX[6](2110) PCIE_RX[6]
Info (11711):       Channel PCIE_TX[7](2111) PCIE_RX[7]
Info (11711): fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst
Info (11711): fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst
Info (11711): Reference Clocks: ETH_RefClk~pad 
Info (11711):    Transceiver Group fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm: type: duplex unbonded xN, reference clk: ETH_RefClk~pad , 1 pll(id): lc(1686) (HSSIPMALCPLL_1EB) 
Info (11711):     pma_aux_ibuf:none(-1), avmm_id: -65537
Info (11711):       Channel QSFP1_TX_P_1(2100) QSFP1_RX_P_1
Info (11711):       Channel QSFP1_TX_P_2(2101) QSFP1_RX_P_2
Info (11711):       Channel QSFP1_TX_P_3(2102) QSFP1_RX_P_3
Info (11711):       Channel QSFP1_TX_P_4(2103) QSFP1_RX_P_4
Info (11711): fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst
Info (11711): ===========================HSSI DESIGN INFO===========================
Info (11711): Reference Clocks: PCIE_REFCLK~pad 
Info (11711):    Transceiver Group fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm: type: duplex bond HIP, reference clk: PCIE_REFCLK~pad , 2 plls(ids): ff_pll(1936) (FPLL_1DB)  lc(1937) (HSSIPMALCPLL_1DB) 
Info (11711):     pma_aux_ibuf:none(-1), avmm_id: -65537
Info (11711):       Channel PCIE_TX[0](2104) PCIE_RX[0]
Info (11711):       Channel PCIE_TX[1](2105) PCIE_RX[1]
Info (11711):       Channel PCIE_TX[2](2106) PCIE_RX[2]
Info (11711):       Channel PCIE_TX[3](2107) PCIE_RX[3]
Info (11711):       Channel PCIE_TX[4](2108) PCIE_RX[4]
Info (11711):       Channel PCIE_TX[5](2109) PCIE_RX[5]
Info (11711):       Channel PCIE_TX[6](2110) PCIE_RX[6]
Info (11711):       Channel PCIE_TX[7](2111) PCIE_RX[7]
Info (11711): fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst
Info (11711): fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst
Info (11711): Reference Clocks: ETH_RefClk~pad 
Info (11711):    Transceiver Group fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm: type: duplex unbonded xN, reference clk: ETH_RefClk~pad , 1 pll(id): lc(1686) (HSSIPMALCPLL_1EB) 
Info (11711):     pma_aux_ibuf:none(-1), avmm_id: -65537
Info (11711):       Channel QSFP1_TX_P_1(2100) QSFP1_RX_P_1
Info (11711):       Channel QSFP1_TX_P_2(2101) QSFP1_RX_P_2
Info (11711):       Channel QSFP1_TX_P_3(2102) QSFP1_RX_P_3
Info (11711):       Channel QSFP1_TX_P_4(2103) QSFP1_RX_P_4
Info (11711): fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity MISOctl
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter|received_esc*|*] -to [get_pins -no_case -compatibility_mode *|rdshiftreg*|*]
    Info (332165): Entity MOSIctl
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_sync1r1
        Info (332166): set_false_path -to [get_keepers *alt_sync1r1*ff_meta[*]]
    Info (332165): Entity alt_sync_regs_m2
        Info (332166): set_multicycle_path -to [get_keepers *sync_regs_m*din_meta[*]] 2
        Info (332166): set_multicycle_path -to [get_keepers *sync_regs_m*din_meta[*]] 2
        Info (332166): set_false_path -hold -to [get_keepers *sync_regs_m*din_meta[*]]
        Info (332166): set_false_path -hold -to [get_keepers *sync_regs_m*din_meta[*]]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_tsr1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_t5c:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_r5c:dffpipe12|dffe13a* 
    Info (332165): Entity alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_191_yjmdoba
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity dcfifo_f6l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cnb:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bnb:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qfit2_default_fitter_flow.tcl(426): *ws_dgrp|dffpipe_cnb:dffpipe16|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qfit2_default_fitter_flow.tcl Line: 426
Warning (332049): Ignored set_false_path at qfit2_default_fitter_flow.tcl(426): Argument <to> is not an object ID File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qfit2_default_fitter_flow.tcl Line: 426
    Info (332050): eval "fit_plan $create_fitter_netlist_args $force_commit" File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qfit2_default_fitter_flow.tcl Line: 426
Warning (332174): Ignored filter at qfit2_default_fitter_flow.tcl(426): *rs_dgwp|dffpipe_bnb:dffpipe13|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qfit2_default_fitter_flow.tcl Line: 426
Warning (332049): Ignored set_false_path at qfit2_default_fitter_flow.tcl(426): Argument <to> is not an object ID File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qfit2_default_fitter_flow.tcl Line: 426
    Info (332050): eval "fit_plan $create_fitter_netlist_args $force_commit" File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qfit2_default_fitter_flow.tcl Line: 426
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:04.
Info (332104): Reading SDC File: 'platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc'
Critical Warning: get_entity_instances : Could not find any instances of entity platform_utils_dc_fifo
Info (332104): Reading SDC File: 'platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc'
Warning (332174): Ignored filter at platform_utils_avalon_dc_fifo.sdc(20): *|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
Warning (332049): Ignored set_max_delay at platform_utils_avalon_dc_fifo.sdc(20): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
    Info (332050): set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
Warning (332049): Ignored set_min_delay at platform_utils_avalon_dc_fifo.sdc(21): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 21
    Info (332050): set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 21
Warning (332174): Ignored filter at platform_utils_avalon_dc_fifo.sdc(23): *|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_max_delay at platform_utils_avalon_dc_fifo.sdc(23): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
    Info (332050): set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_min_delay at platform_utils_avalon_dc_fifo.sdc(24): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 24
    Info (332050): set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 24
Warning (332049): Ignored set_net_delay at platform_utils_avalon_dc_fifo.sdc(26): argument -to with value [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 26
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}]  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 26
Warning (332049): Ignored set_net_delay at platform_utils_avalon_dc_fifo.sdc(27): argument -to with value [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 27
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 27
Info (332104): Reading SDC File: 'platform_if/par/platform_if.sdc'
Warning (332174): Ignored filter at platform_if.sdc(9): *|platform_shim_ccip|c.ccip_async_shim|reset[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
Warning (332049): Ignored set_false_path at platform_if.sdc(9): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|reset[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
Warning (332174): Ignored filter at platform_if.sdc(10): *|platform_shim_ccip|c.ccip_async_shim|error[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
Warning (332049): Ignored set_false_path at platform_if.sdc(10): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|error[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
Warning (332174): Ignored filter at platform_if.sdc(11): *|platform_shim_ccip|c.ccip_async_shim|pwrState[0]* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
Warning (332049): Ignored set_false_path at platform_if.sdc(11): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|pwrState[0]*] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
Warning (332174): Ignored filter at platform_if.sdc(12): *|platform_shim_ccip|c.ccip_async_shim|async_shim_error_bb* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
Warning (332049): Ignored set_false_path at platform_if.sdc(12): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|async_shim_error_bb*] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
Warning (332174): Ignored filter at platform_if.sdc(17): *|platform_shim_avalon_mem_if|c.mm_async*.local_mem_reset_pipe[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
Warning (332049): Ignored set_false_path at platform_if.sdc(17): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
    Info (332050): set_false_path -to [get_keepers *|platform_shim_avalon_mem_if|c.mm_async*.local_mem_reset_pipe[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
Info (332104): Reading SDC File: 'dcp_bbs.sdc'
Warning (332174): Ignored filter at dcp_bbs.sdc(2863): *aclr_filter*aclr_meta[*] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored get_fanins at dcp_bbs.sdc(2863): Argument with value [get_keepers {*aclr_filter*aclr_meta[*]}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
    Info (332050): get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2863): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
    Info (332050): set_false_path -from [get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}]] -to [get_keepers {*aclr_filter*aclr_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2863): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332174): Ignored filter at dcp_bbs.sdc(2864): *flag_mx_meta[*] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2864): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
    Info (332050): set_false_path -to [get_keepers {*flag_mx_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
Warning (332174): Ignored filter at dcp_bbs.sdc(3092): mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3092
Warning (332174): Ignored filter at dcp_bbs.sdc(3094): mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3094
Warning (332174): Ignored filter at dcp_bbs.sdc(3106): mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3106
Warning (332174): Ignored filter at dcp_bbs.sdc(3108): mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3108
Warning (332174): Ignored filter at dcp_bbs.sdc(3153): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332174): Ignored filter at dcp_bbs.sdc(3153): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3153): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3153): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332174): Ignored filter at dcp_bbs.sdc(3154): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332174): Ignored filter at dcp_bbs.sdc(3154): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3154): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3154): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332174): Ignored filter at dcp_bbs.sdc(3155): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332174): Ignored filter at dcp_bbs.sdc(3155): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3155): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3155): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332174): Ignored filter at dcp_bbs.sdc(3156): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332174): Ignored filter at dcp_bbs.sdc(3156): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3156): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3156): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332174): Ignored filter at dcp_bbs.sdc(3157): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332174): Ignored filter at dcp_bbs.sdc(3157): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3157): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3157): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332174): Ignored filter at dcp_bbs.sdc(3158): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332174): Ignored filter at dcp_bbs.sdc(3158): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3158): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3158): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332174): Ignored filter at dcp_bbs.sdc(3159): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332174): Ignored filter at dcp_bbs.sdc(3159): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3159): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3159): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332174): Ignored filter at dcp_bbs.sdc(3160): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332174): Ignored filter at dcp_bbs.sdc(3160): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3160): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3160): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332174): Ignored filter at dcp_bbs.sdc(3161): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332174): Ignored filter at dcp_bbs.sdc(3161): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3161): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3161): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332174): Ignored filter at dcp_bbs.sdc(3162): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3162): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3162): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332174): Ignored filter at dcp_bbs.sdc(3163): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3163): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3163): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332174): Ignored filter at dcp_bbs.sdc(3164): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332174): Ignored filter at dcp_bbs.sdc(3164): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3164): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3164): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3200): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3200): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3201): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3201): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3202): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3202): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3203): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3203): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3204): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3204): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3205): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3205): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3206): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3206): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3207): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3207): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3208): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3208): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3209): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3209): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3210): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3210): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3211): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3211): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3252): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3252
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3252
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3253): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3253
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3253
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3254): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3254
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3254
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3255): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3255
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3255
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3256): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3256
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3256
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3257): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3257
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3257
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3258): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3258
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3258
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3259): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3259
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3259
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3260): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3260
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3260
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3261): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3261
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3261
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3262): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3262
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3262
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3263): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3263
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3263
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3264): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3264
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3264
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3265): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3265
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3265
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3266): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3266
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3266
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3267): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3267
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3267
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3316): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3316): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3317): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3317): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3318): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3318): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3319): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3319): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3320): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3320): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3321): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3321): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3322): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3322): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3323): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3323): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3324): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3324): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3325): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3325): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3326): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3326): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3327): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3327): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
Info (332104): Reading SDC File: 'platform/green_bs.sdc'
Info (332104): Reading SDC File: 'reset.sdc'
Warning (332174): Ignored filter at reset.sdc(2): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at reset.sdc(2): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
    Info (332050): set_multicycle_path -from * -setup 4 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at reset.sdc(3): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 3
    Info (332050): set_multicycle_path -from * -hold 3 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 3
Warning (332174): Ignored filter at reset.sdc(5): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at reset.sdc(5): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
    Info (332050): set_multicycle_path -from * -setup 4 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at reset.sdc(6): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 6
    Info (332050): set_multicycle_path -from * -hold 3 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 6
Info (332104): Reading SDC File: 'user_clock.sdc'
Warning (332043): Overwriting existing clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0
Warning (332043): Overwriting existing clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1
Info (332104): Reading SDC File: 'BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc'
Info: Applying MPF multicycle constraints...
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(31): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 31
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(35): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 35
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(31): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|rsp_fifo|in_wr_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 31
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(35): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|rsp_fifo|out_rd_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 35
Info (332104): Reading SDC File: 'ase/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ddr_board/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_acl_memory_bank_divider_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'board/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/bmc_mailbox/bmc_mailbox/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/hssi_eth/e10/address_decoder/address_decode/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/hssi_eth/e10/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/tcm/ip/tcm/tcm_generic_quad_spi_controller2_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/tcm/tcm/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../design/fabric/lib/async_C0Rx_fifo/fifo_191/synth/async_C0Rx_fifo_fifo_191_wkfew6y.sdc'
Info (332104): Reading SDC File: '../design/fabric/lib/async_C0Tx_fifo/fifo_191/synth/async_C0Tx_fifo_fifo_191_zdnyzji.sdc'
Info (332104): Reading SDC File: '../design/fabric/lib/async_C1Rx_fifo/fifo_191/synth/async_C1Rx_fifo_fifo_191_fh7xhkq.sdc'
Info (332104): Reading SDC File: '../design/fabric/lib/async_C1Tx_fifo/fifo_191/synth/async_C1Tx_fifo_fifo_191_6m7yegq.sdc'
Info (332104): Reading SDC File: '../design/fabric/lib/async_CfgTx_fifo/fifo_191/synth/async_CfgTx_fifo_fifo_191_aug4t4i.sdc'
Info (332104): Reading SDC File: '../design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(ac_sync) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[14]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[15]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_A[16]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_ACT_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_BA[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_BA[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_BG". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_CKE". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_CS_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_ODT". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_PAR". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 633
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[0]_IN
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[1]_IN
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[2]_IN
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[3]_IN
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[4]_IN
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[5]_IN
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[6]_IN
Warning (332043): Overwriting existing clock: DDR4A_DQS_P[7]_IN
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(wdata) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[14]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[15]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[16]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[17]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[18]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[19]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[20]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[21]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[22]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[23]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[24]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[25]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[26]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[27]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[28]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[29]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[30]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[31]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[32]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[33]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[34]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[35]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[36]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[37]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[38]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[39]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[40]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[41]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[42]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[43]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[44]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[45]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[46]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[47]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[48]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[49]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[50]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[51]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[52]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[53]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[54]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[55]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[56]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[57]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[58]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[59]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[60]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[61]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[62]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[63]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 795
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
    Info (332050): set_input_delay -clock $pins(ref_clock_name) 0 $pins(rdata) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[14]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[15]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[16]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[17]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[18]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[19]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[20]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[21]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[22]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[23]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[24]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[25]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[26]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[27]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[28]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[29]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[30]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[31]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[32]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[33]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[34]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[35]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[36]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[37]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[38]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[39]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[40]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[41]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[42]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[43]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[44]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[45]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[46]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[47]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[48]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[49]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[50]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[51]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[52]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[53]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[54]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[55]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[56]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[57]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[58]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[59]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[60]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[61]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[62]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQ[63]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 796
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(dbi) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 804
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
    Info (332050): set_input_delay -clock $pins(ref_clock_name) 0 $pins(dbi) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DBI_L[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 805
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(wclk) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_P[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(wclk_n) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_DQS_N[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(834): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_RESET_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 834
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $ac_async File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 834
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc(831): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4A_ALERT_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 831
    Info (332050): set_input_delay -clock $pins(ref_clock_name) 0 $ac_async File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4a/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4a_altera_emif_arch_nf_191_4vzb73y.sdc Line: 831
Info (332104): Reading SDC File: '../design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(ac_sync) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[14]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[15]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_A[16]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_ACT_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_BA[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_BA[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_BG". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_CKE". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_CS_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_ODT". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(633): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_PAR". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 633
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[0]_IN
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[1]_IN
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[2]_IN
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[3]_IN
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[4]_IN
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[5]_IN
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[6]_IN
Warning (332043): Overwriting existing clock: DDR4B_DQS_P[7]_IN
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(wdata) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[14]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[15]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[16]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[17]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[18]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[19]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[20]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[21]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[22]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[23]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[24]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[25]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[26]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[27]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[28]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[29]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[30]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[31]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[32]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[33]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[34]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[35]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[36]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[37]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[38]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[39]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[40]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[41]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[42]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[43]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[44]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[45]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[46]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[47]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[48]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[49]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[50]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[51]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[52]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[53]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[54]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[55]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[56]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[57]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[58]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[59]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[60]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[61]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[62]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(795): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[63]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 795
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
    Info (332050): set_input_delay -clock $pins(ref_clock_name) 0 $pins(rdata) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[14]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[15]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[16]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[17]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[18]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[19]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[20]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[21]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[22]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[23]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[24]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[25]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[26]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[27]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[28]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[29]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[30]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[31]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[32]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[33]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[34]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[35]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[36]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[37]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[38]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[39]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[40]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[41]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[42]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[43]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[44]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[45]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[46]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[47]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[48]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[49]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[50]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[51]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[52]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[53]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[54]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[55]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[56]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[57]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[58]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[59]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[60]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[61]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[62]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(796): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQ[63]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 796
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(dbi) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(804): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 804
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
    Info (332050): set_input_delay -clock $pins(ref_clock_name) 0 $pins(dbi) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(805): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DBI_L[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 805
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(wclk) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(808): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_P[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 808
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $pins(wclk_n) File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(811): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_DQS_N[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 811
Warning (332054): Assignment set_output_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(834): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_RESET_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 834
    Info (332050): set_output_delay -clock $pins(ref_clock_name) 0 $ac_async File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 834
Warning (332054): Assignment set_input_delay is accepted but has some problems at emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc(831): Set_input_delay/set_output_delay has replaced one or more delays on port "DDR4B_ALERT_L". Please use -add_delay option if you meant to add additional constraints. File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 831
    Info (332050): set_input_delay -clock $pins(ref_clock_name) 0 $ac_async File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/design/memory/emif_ddr4_rc/ip/emif_ddr4/emif_ddr4_ddr4b/altera_emif_arch_nf_191/synth/emif_ddr4_ddr4b_altera_emif_arch_nf_191_4xsx6xa.sdc Line: 831
Info (332104): Reading SDC File: '../design/interrupts/msix_dcfifo/fifo_191/synth/msix_dcfifo_fifo_191_abngbqq.sdc'
Info (332104): Reading SDC File: '../design/tcm/tcm/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../design/tcm/ip/tcm/tcm_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: '../design/tcm/ip/tcm/tcm_nios2_gen2_0/altera_nios2_gen2_unit_191/synth/tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a.sdc'
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_dc_fifo_191/synth/alt_sld_fab_0_altera_avalon_dc_fifo_191_27jzy3q.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/p/psg/swip/releases/acds/19.2/57/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (19449): Reading SDC files elapsed 00:00:04.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 with period: 3.000 found on PLL node: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 10.000
    Warning (332056): Clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 with period: 1.500 found on PLL node: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 10.000
    Warning (332056): Clock: hssi_pll_t_outclk0 with period: 3.200 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_t_outclk1 with period: 3.800 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_r_0_outclk0 with period: 3.200 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_r_0_outclk1 with period: 3.800 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 6.400
Warning (332088): No paths exist between clock target "fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|filtered_sclk_negedge|q" of clock "filtered_sclk_negedge" and its clock source. Assuming zero source clock latency.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 189 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111): 1000.000 altera_ts_clk
    Info (332111):    3.752  DDR4_RefClk
    Info (332111):    0.937 DDR4A_DQS_P[0]_IN
    Info (332111):    0.937 DDR4A_DQS_P[1]_IN
    Info (332111):    0.937 DDR4A_DQS_P[2]_IN
    Info (332111):    0.937 DDR4A_DQS_P[3]_IN
    Info (332111):    0.937 DDR4A_DQS_P[4]_IN
    Info (332111):    0.937 DDR4A_DQS_P[5]_IN
    Info (332111):    0.937 DDR4A_DQS_P[6]_IN
    Info (332111):    0.937 DDR4A_DQS_P[7]_IN
    Info (332111):    0.937 DDR4B_DQS_P[0]_IN
    Info (332111):    0.937 DDR4B_DQS_P[1]_IN
    Info (332111):    0.937 DDR4B_DQS_P[2]_IN
    Info (332111):    0.937 DDR4B_DQS_P[3]_IN
    Info (332111):    0.937 DDR4B_DQS_P[4]_IN
    Info (332111):    0.937 DDR4B_DQS_P[5]_IN
    Info (332111):    0.937 DDR4B_DQS_P[6]_IN
    Info (332111):    0.937 DDR4B_DQS_P[7]_IN
    Info (332111):    3.103   ETH_RefClk
    Info (332111):  250.000 filtered_sclk_negedge
    Info (332111):   40.000 flash_oe_clk
    Info (332111):    3.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0
    Info (332111):    1.500 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1
    Info (332111):    0.193 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_div_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_div_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk
    Info (332111):    3.200 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332111):    3.878 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332111):    6.399 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_div_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout
    Info (332111):   10.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]
    Info (332111):    0.250 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]
    Info (332111):    8.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]
    Info (332111):    2.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]
    Info (332111):    0.400 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk
    Info (332111):    4.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT
    Info (332111):  250.000    fspi_sclk
    Info (332111):    3.200 hssi_pll_r_0_outclk0
    Info (332111):    3.800 hssi_pll_r_0_outclk1
    Info (332111):    3.200 hssi_pll_t_outclk0
    Info (332111):    3.800 hssi_pll_t_outclk1
    Info (332111):    6.566 mem|ddr4a|ddr4a_core_cal_slave_clk
    Info (332111):    3.752 mem|ddr4a|ddr4a_core_usr_clk
    Info (332111):    1.876 mem|ddr4a|ddr4a_phy_clk_0
    Info (332111):    1.876 mem|ddr4a|ddr4a_phy_clk_1
    Info (332111):    1.876 mem|ddr4a|ddr4a_phy_clk_2
    Info (332111):    3.752 mem|ddr4a|ddr4a_phy_clk_l_0
    Info (332111):    3.752 mem|ddr4a|ddr4a_phy_clk_l_1
    Info (332111):    3.752 mem|ddr4a|ddr4a_phy_clk_l_2
    Info (332111):    0.938 mem|ddr4a|ddr4a_vco_clk
    Info (332111):    0.938 mem|ddr4a|ddr4a_vco_clk_1
    Info (332111):    0.938 mem|ddr4a|ddr4a_vco_clk_2
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_0
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_1
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_2
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_3
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_4
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_5
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_6
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_7
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_8
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_9
    Info (332111):    0.938 mem|ddr4a|ddr4a_wf_clk_10
    Info (332111):    1.876 mem|ddr4b|ddr4b_phy_clk_0
    Info (332111):    1.876 mem|ddr4b|ddr4b_phy_clk_1
    Info (332111):    1.876 mem|ddr4b|ddr4b_phy_clk_2
    Info (332111):    3.752 mem|ddr4b|ddr4b_phy_clk_l_0
    Info (332111):    3.752 mem|ddr4b|ddr4b_phy_clk_l_1
    Info (332111):    3.752 mem|ddr4b|ddr4b_phy_clk_l_2
    Info (332111):    0.938 mem|ddr4b|ddr4b_vco_clk_0
    Info (332111):    0.938 mem|ddr4b|ddr4b_vco_clk_1
    Info (332111):    0.938 mem|ddr4b|ddr4b_vco_clk_2
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_0
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_1
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_2
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_3
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_4
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_5
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_6
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_7
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_8
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_9
    Info (332111):    0.938 mem|ddr4b|ddr4b_wf_clk_10
    Info (332111):   10.000  PCIE_REFCLK
    Info (332111):   10.000 pr_clk_enable_dclk_reg2_user_clk
    Info (332111):   10.000   SYS_RefClk
    Info (332111):    5.000 u0|dcp_iopll|dcp_iopll|clk1x
    Info (332111):   40.000 u0|dcp_iopll|dcp_iopll|clk25
    Info (332111):   20.000 u0|dcp_iopll|dcp_iopll|clk50
    Info (332111):   10.000 u0|dcp_iopll|dcp_iopll|clk100
    Info (332111):    3.000 vl_qph_user_clk_clkpsc_clk0
    Info (332111):    1.500 vl_qph_user_clk_clkpsc_clk1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 3458 registers into blocks of type Block RAM
    Extra Info (176218): Packed 640 registers into blocks of type MLAB cell
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:02:46
Info (11165): Fitter preparation operations ending: elapsed time is 00:02:39
Info (18252): The Fitter is using Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (20288): The Fitter could not convert one or more RAM instances into MLABs automatically because auto MLAB conversion requires the Read-During-Write mode set to Don't Care. Change the Read-During-Write mode to Don't Care in the affected RAMS. Alternatively, to keep the current Read-During-Write mode, change the RAM type to MLAB instead of AUTO. For information on which RAM instances are affected, refer to the 'Fitter RAM Summary' table in the Fitter Report.
Critical Warning: get_entity_instances : Could not find any instances of entity platform_utils_dc_fifo
Info: Applying MPF multicycle constraints...
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:08
Info (11888): Total time spent on timing analysis during Global Placement is 31.08 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18709): Fitter Physical Synthesis has detected a Partial Reconfiguration or Reserved Core partition in the design. The registers inside this region or partition will not be retimed.
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:14
Info (11888): Total time spent on timing analysis during Global Placement is 0.33 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Critical Warning: get_entity_instances : Could not find any instances of entity platform_utils_dc_fifo
Info: Applying MPF multicycle constraints...
Info (11888): Total time spent on timing analysis during Placement is 0.01 seconds.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect utilization : 100% of right directional wire in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short right directional wire utilization : 100% in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short left directional wire utilization : 100% in region X8_Y77 to X15_Y83
    Info (20265): Estimated peak short up directional wire utilization : 68% in region X0_Y56 to X7_Y62
    Info (20265): Estimated peak short down directional wire utilization : 100% in region X0_Y77 to X7_Y83
Info (20215): Router estimated peak long high speed interconnect utilization : 140% of right directional wire in region X80_Y105 to X87_Y111
    Info (20265): Estimated peak long high speed right directional wire utilization : 140% in region X80_Y105 to X87_Y111
    Info (20265): Estimated peak long high speed left directional wire utilization : 107% in region X128_Y49 to X135_Y55
    Info (20265): Estimated peak long high speed up directional wire utilization : 140% in region X64_Y84 to X71_Y90
    Info (20265): Estimated peak long high speed down directional wire utilization : 125% in region X88_Y112 to X95_Y118
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 44.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Critical Warning: get_entity_instances : Could not find any instances of entity platform_utils_dc_fifo
Info: Applying MPF multicycle constraints...
Info (11888): Total time spent on timing analysis during Routing is 32.60 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:05:13
Info (11888): Total time spent on timing analysis during Post-Routing is 0.06 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:03:09
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 593 warnings
    Info: Peak virtual memory: 11132 megabytes
    Info: Processing ended: Sat Jun  5 10:52:36 2021
    Info: Elapsed time: 00:21:54
Info (19538): Reading SDC files took 00:00:11 cumulatively in this process.
Info (293026): Skipped module Fast Forward due to the assignment FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Sat Jun  5 10:52:39 2021
Info: Command: quartus_sta dcp -c afu_default --mode=finalize
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "root_partition_2cedade0".
Info (16734): Loading "final" snapshot for partition "green_region".
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/par/platform_if.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "dcp_bbs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform/green_bs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "reset.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "user_clock.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/e10/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/native_xcvr/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/remote_stp/QSYS_IPs/PR_190/ip/SLD_HUB_CONT_SYS_WO_SLD_EP/SLD_HUB_CONT_SYS_WO_SLD_EP_sld_hub_controller_system_without_sldep_0/altera_streaming_sld_hub_controller_core_without_sldep_180/synth/altera_streaming_sld_hub_controller_without_sldep.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/altera_temp_sense_191/synth/altera_temp_sense.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/top/dcp_top.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fabric.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fme.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fiu.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/green_bs.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/partial_reconfig/PR_IP/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_pcie_a10_hip_191/synth/altera_pci_express.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/nlb_400/nlb_400.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/bmc_mailbox/ip/bmc_mailbox/bmc_mailbox_spi_slave_to_avalon_mm_master_bridge_1/spi_slave_to_avalon_mm_master_bridge_191/synth/spiphyslave.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/tcm/ip/tcm/tcm_alt_pr_0/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Info (16678): Successfully loaded final database: elapsed time is 00:00:08
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity MISOctl
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter|received_esc*|*] -to [get_pins -no_case -compatibility_mode *|rdshiftreg*|*]
    Info (332165): Entity MOSIctl
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_sync1r1
        Info (332166): set_false_path -to [get_keepers *alt_sync1r1*ff_meta[*]]
    Info (332165): Entity alt_sync_regs_m2
        Info (332166): set_multicycle_path -to [get_keepers *sync_regs_m*din_meta[*]] 2
        Info (332166): set_multicycle_path -to [get_keepers *sync_regs_m*din_meta[*]] 2
        Info (332166): set_false_path -hold -to [get_keepers *sync_regs_m*din_meta[*]]
        Info (332166): set_false_path -hold -to [get_keepers *sync_regs_m*din_meta[*]]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_tsr1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_t5c:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_r5c:dffpipe12|dffe13a* 
    Info (332165): Entity alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_191_yjmdoba
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity dcfifo_f6l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cnb:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bnb:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1322): *ws_dgrp|dffpipe_cnb:dffpipe16|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1322): Argument <to> is not an object ID File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
    Info (332050): read_sdc File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Warning (332174): Ignored filter at qsta_default_script.tcl(1322): *rs_dgwp|dffpipe_bnb:dffpipe13|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1322): Argument <to> is not an object ID File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
    Info (332050): read_sdc File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:04.
Info (332104): Reading SDC File: 'platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc'
Critical Warning: get_entity_instances : Could not find any instances of entity platform_utils_dc_fifo
Info (332104): Reading SDC File: 'platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc'
Warning (332174): Ignored filter at platform_utils_avalon_dc_fifo.sdc(20): *|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
Warning (332049): Ignored set_max_delay at platform_utils_avalon_dc_fifo.sdc(20): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
    Info (332050): set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
Warning (332049): Ignored set_min_delay at platform_utils_avalon_dc_fifo.sdc(21): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 21
    Info (332050): set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 21
Warning (332174): Ignored filter at platform_utils_avalon_dc_fifo.sdc(23): *|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_max_delay at platform_utils_avalon_dc_fifo.sdc(23): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
    Info (332050): set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_min_delay at platform_utils_avalon_dc_fifo.sdc(24): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 24
    Info (332050): set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 24
Warning (332049): Ignored set_net_delay at platform_utils_avalon_dc_fifo.sdc(26): argument -to with value [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 26
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}]  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 26
Warning (332049): Ignored set_net_delay at platform_utils_avalon_dc_fifo.sdc(27): argument -to with value [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 27
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 27
Info (332104): Reading SDC File: 'platform_if/par/platform_if.sdc'
Warning (332174): Ignored filter at platform_if.sdc(9): *|platform_shim_ccip|c.ccip_async_shim|reset[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
Warning (332049): Ignored set_false_path at platform_if.sdc(9): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|reset[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
Warning (332174): Ignored filter at platform_if.sdc(10): *|platform_shim_ccip|c.ccip_async_shim|error[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
Warning (332049): Ignored set_false_path at platform_if.sdc(10): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|error[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
Warning (332174): Ignored filter at platform_if.sdc(11): *|platform_shim_ccip|c.ccip_async_shim|pwrState[0]* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
Warning (332049): Ignored set_false_path at platform_if.sdc(11): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|pwrState[0]*] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
Warning (332174): Ignored filter at platform_if.sdc(12): *|platform_shim_ccip|c.ccip_async_shim|async_shim_error_bb* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
Warning (332049): Ignored set_false_path at platform_if.sdc(12): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|async_shim_error_bb*] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
Warning (332174): Ignored filter at platform_if.sdc(17): *|platform_shim_avalon_mem_if|c.mm_async*.local_mem_reset_pipe[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
Warning (332049): Ignored set_false_path at platform_if.sdc(17): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
    Info (332050): set_false_path -to [get_keepers *|platform_shim_avalon_mem_if|c.mm_async*.local_mem_reset_pipe[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
Info (332104): Reading SDC File: 'dcp_bbs.sdc'
Warning (332174): Ignored filter at dcp_bbs.sdc(2863): *aclr_filter*aclr_meta[*] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored get_fanins at dcp_bbs.sdc(2863): Argument with value [get_keepers {*aclr_filter*aclr_meta[*]}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
    Info (332050): get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2863): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
    Info (332050): set_false_path -from [get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}]] -to [get_keepers {*aclr_filter*aclr_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2863): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332174): Ignored filter at dcp_bbs.sdc(2864): *flag_mx_meta[*] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2864): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
    Info (332050): set_false_path -to [get_keepers {*flag_mx_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
Warning (332174): Ignored filter at dcp_bbs.sdc(3092): mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3092
Warning (332174): Ignored filter at dcp_bbs.sdc(3094): mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3094
Warning (332174): Ignored filter at dcp_bbs.sdc(3106): mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3106
Warning (332174): Ignored filter at dcp_bbs.sdc(3108): mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3108
Warning (332174): Ignored filter at dcp_bbs.sdc(3153): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332174): Ignored filter at dcp_bbs.sdc(3153): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3153): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3153): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332174): Ignored filter at dcp_bbs.sdc(3154): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332174): Ignored filter at dcp_bbs.sdc(3154): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3154): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3154): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332174): Ignored filter at dcp_bbs.sdc(3155): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332174): Ignored filter at dcp_bbs.sdc(3155): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3155): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3155): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332174): Ignored filter at dcp_bbs.sdc(3156): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332174): Ignored filter at dcp_bbs.sdc(3156): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3156): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3156): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332174): Ignored filter at dcp_bbs.sdc(3157): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332174): Ignored filter at dcp_bbs.sdc(3157): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3157): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3157): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332174): Ignored filter at dcp_bbs.sdc(3158): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332174): Ignored filter at dcp_bbs.sdc(3158): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3158): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3158): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332174): Ignored filter at dcp_bbs.sdc(3159): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332174): Ignored filter at dcp_bbs.sdc(3159): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3159): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3159): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332174): Ignored filter at dcp_bbs.sdc(3160): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332174): Ignored filter at dcp_bbs.sdc(3160): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3160): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3160): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332174): Ignored filter at dcp_bbs.sdc(3161): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332174): Ignored filter at dcp_bbs.sdc(3161): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3161): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3161): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332174): Ignored filter at dcp_bbs.sdc(3162): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3162): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3162): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332174): Ignored filter at dcp_bbs.sdc(3163): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3163): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3163): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332174): Ignored filter at dcp_bbs.sdc(3164): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332174): Ignored filter at dcp_bbs.sdc(3164): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3164): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3164): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3200): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3200): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3201): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3201): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3202): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3202): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3203): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3203): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3204): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3204): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3205): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3205): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3206): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3206): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3207): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3207): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3208): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3208): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3209): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3209): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3210): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3210): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3211): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3211): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3252): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3252
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3252
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3253): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3253
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3253
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3254): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3254
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3254
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3255): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3255
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3255
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3256): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3256
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3256
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3257): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3257
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3257
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3258): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3258
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3258
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3259): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3259
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3259
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3260): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3260
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3260
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3261): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3261
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3261
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3262): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3262
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3262
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3263): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3263
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3263
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3264): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3264
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3264
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3265): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3265
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3265
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3266): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3266
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3266
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3267): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3267
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3267
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3316): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3316): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3317): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3317): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3318): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3318): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3319): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3319): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3320): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3320): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3321): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3321): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3322): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3322): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3323): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3323): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3324): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3324): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3325): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3325): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3326): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3326): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3327): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3327): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
Info (332104): Reading SDC File: 'platform/green_bs.sdc'
Info (332104): Reading SDC File: 'reset.sdc'
Warning (332174): Ignored filter at reset.sdc(2): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at reset.sdc(2): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
    Info (332050): set_multicycle_path -from * -setup 4 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at reset.sdc(3): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 3
    Info (332050): set_multicycle_path -from * -hold 3 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 3
Warning (332174): Ignored filter at reset.sdc(5): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at reset.sdc(5): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
    Info (332050): set_multicycle_path -from * -setup 4 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at reset.sdc(6): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 6
    Info (332050): set_multicycle_path -from * -hold 3 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 6
Warning (332174): Ignored filter at reset.sdc(19): fpga_top|inst_green_bs|freeze_wrapper_inst|*|kernel|theacl_clock2x_dummy_consumer|twoXclock_consumer_NO_SHIFT_REG could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 19
Warning (332049): Ignored set_false_path at reset.sdc(19): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 19
    Info (332050): set_false_path -from * -to {fpga_top|inst_green_bs|freeze_wrapper_inst|*|kernel|theacl_clock2x_dummy_consumer|twoXclock_consumer_NO_SHIFT_REG} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 19
Info (332104): Reading SDC File: 'user_clock.sdc'
Warning (332043): Overwriting existing clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0
Warning (332043): Overwriting existing clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1
Info (332104): Reading SDC File: 'BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc'
Info: Applying MPF multicycle constraints...
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(31): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 31
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(35): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 35
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(31): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|rsp_fifo|in_wr_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 31
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(35): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|rsp_fifo|out_rd_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 35
Info (332104): Reading SDC File: 'ase/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ddr_board/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_acl_memory_bank_divider_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'board/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_dc_fifo_191/synth/alt_sld_fab_0_altera_avalon_dc_fifo_191_27jzy3q.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/p/psg/swip/releases/acds/19.2/57/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (19449): Reading SDC files elapsed 00:00:02.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 with period: 3.000 found on PLL node: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 10.000
    Warning (332056): Clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 with period: 1.500 found on PLL node: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 10.000
    Warning (332056): Clock: hssi_pll_t_outclk0 with period: 3.200 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_t_outclk1 with period: 3.800 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_r_0_outclk0 with period: 3.200 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_r_0_outclk1 with period: 3.800 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 6.400
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
Warning (332088): No paths exist between clock target "fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|filtered_sclk_negedge|q" of clock "filtered_sclk_negedge" and its clock source. Assuming zero source clock latency.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.402             -22.528 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.029               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.078               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.082               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.101               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.115               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.198               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.219               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.288               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.304               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.477               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.539               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.578               0.000 PCIE_REFCLK 
    Info (332119):     0.605               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.161               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     1.535               0.000 SYS_RefClk 
    Info (332119):     2.294               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.305               0.000 ETH_RefClk 
    Info (332119):     2.305               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.309               0.000 DDR4_RefClk 
    Info (332119):     2.315               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.357               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.439               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     2.532               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     2.944               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     2.986               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.198               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     3.269               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     3.432               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.357               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.434               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.764               0.000 fspi_sclk 
    Info (332119):     4.946               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     5.231               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     5.473               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     5.547               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     5.666               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     5.695               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.012               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     6.426               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     7.409               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    10.208               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.260               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.171               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.717               0.000 filtered_sclk_negedge 
    Info (332119):    40.287               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.044               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.047               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.048               0.000 SYS_RefClk 
    Info (332119):     0.051               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.052               0.000 altera_reserved_tck 
    Info (332119):     0.053               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.055               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.055               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.057               0.000 DDR4_RefClk 
    Info (332119):     0.058               0.000 PCIE_REFCLK 
    Info (332119):     0.059               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.059               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.060               0.000 filtered_sclk_negedge 
    Info (332119):     0.064               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.068               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.069               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.077               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.078               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.087               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.088               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.090               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.097               0.000 ETH_RefClk 
    Info (332119):     0.097               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.097               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.141               0.000 fspi_sclk 
    Info (332119):     0.220               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.244               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.275               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.294               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.310               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.314               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.325               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.446               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.639               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.742               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.871               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.980               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.995               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.061               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.174               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     1.257               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     1.437               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.571               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.802               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.992               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.438               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.569               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.881               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.169               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     1.930               0.000 filtered_sclk_negedge 
    Info (332119):     1.953               0.000 SYS_RefClk 
    Info (332119):     2.055               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     2.496               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     2.859               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.863               0.000 DDR4_RefClk 
    Info (332119):     2.940               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.948               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.036               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     4.529               0.000 fspi_sclk 
    Info (332119):     4.899               0.000 PCIE_REFCLK 
    Info (332119):    14.727               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.188               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.297               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    15.322               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    15.355               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    15.588               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    15.607               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    16.480               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    16.805               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    16.944               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.053               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.078               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.082               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.111               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.344               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.363               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    39.729               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    39.828               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    40.022               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    40.421               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    41.854               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    42.213               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    42.349               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    42.453               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    97.226               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 SYS_RefClk 
    Info (332119):     0.340               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.343               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.347               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.359               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.375               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.378               0.000 PCIE_REFCLK 
    Info (332119):     0.395               0.000 DDR4_RefClk 
    Info (332119):     0.412               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.422               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.434               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.452               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.462               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.479               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.954               0.000 altera_reserved_tck 
    Info (332119):     2.160               0.000 fspi_sclk 
    Info (332119):     5.167               0.000 filtered_sclk_negedge 
    Info (332119):     8.470               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.473               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.730               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.768               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.782               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.835               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.306               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.383               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.089               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.106               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.310               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.337               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.377               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.433               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.463               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    52.212               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    52.699               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    52.779               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.838               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    53.594               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    53.905               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    54.008               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    54.081               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is -0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.050              -0.050 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.092               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.439               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.456               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.456               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.461               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.461               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.462               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.462               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.606               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.704               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.795               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.795               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.795               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.795               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.795               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.795               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.892               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     0.901               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     1.083               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.250               0.000 ETH_RefClk 
    Info (332119):     1.433               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.477               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.509               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.563               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.568               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.697               0.000 DDR4_RefClk 
    Info (332119):     1.736               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.736               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.736               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.736               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.736               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.736               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.836               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     1.862               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.867               0.000 hssi_pll_t_outclk1 
    Info (332119):     2.055               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.909               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.103               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.106               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.560               0.000 SYS_RefClk 
    Info (332119):     4.566               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.618               0.000 PCIE_REFCLK 
    Info (332119):     4.849               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.861               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.931               0.000 filtered_sclk_negedge 
    Info (332119):     9.935               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.582               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.872               0.000 flash_oe_clk 
    Info (332119):    49.870               0.000 altera_reserved_tck 
    Info (332119):   124.827               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 1.860 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 1.907 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.412 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.467 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.500 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.504 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.536 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.540 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.558 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.558 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.615 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.666 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.683 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.779 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.988 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.096 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.235 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.322 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.329 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.372 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.375 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.389 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.424 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.426 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.434 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.470 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.476 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.418 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.420 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.427 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.475 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.498 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.525 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Slow 900mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.216  2.400  1.184 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.697  2.400  0.703 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.023  2.400  0.377 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.050  2.400  0.350 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.198  4.000  1.802 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.202  3.200  0.998 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.224  3.200  0.976 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.250  3.200  0.950 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.433  3.200  0.767 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.450  3.200  0.750 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.474  4.000  1.526 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.529  3.200  0.671 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.531  3.200  0.669 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.551  3.200  0.649 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.571  4.000  1.429 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.601  3.001  0.400 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.620  4.000  1.380 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.632  3.200  0.568 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.635  3.200  0.565 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.674  3.200  0.526 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.682  3.200  0.518 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.865  4.000  1.135 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.870  4.000  1.130 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.875  4.000  1.125 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.896  4.000  1.104 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.897  4.000  1.103 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.897  4.000  1.103 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.906  4.000  1.094 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.218  4.000  0.782 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.227  4.000  0.773 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.234  4.000  0.766 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.247  4.000  0.753 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.293  4.000  0.707 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.343  4.000  0.657 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.357  4.000  0.643 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.382  4.000  0.618 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.429  4.000  0.571 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.464  4.000  0.536 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.479  4.000  0.521 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.493  4.000  0.507 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.497  4.000  0.503 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.556  4.000  0.444 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.637  4.000  0.363 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.539  8.000  2.461 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.619  8.000  2.381 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.478  8.000  1.522 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.026  8.000  0.974 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.070  8.000  0.930 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.382  8.000  0.618 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.481  8.000  0.519 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.384 32.000  1.616 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.403 32.000  1.597 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.661 32.000  1.339 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.837 32.000  1.163 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.941 32.000  1.059 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.288 32.000  0.712 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 73.767 80.000  6.233 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 78.929 80.000  1.071 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 2.991 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.395             -22.044 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.074               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.081               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.103               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.119               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.194               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.223               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.274               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.394               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.481               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.494               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.602               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.635               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.839               0.000 PCIE_REFCLK 
    Info (332119):     1.438               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     1.696               0.000 SYS_RefClk 
    Info (332119):     2.223               0.000 DDR4_RefClk 
    Info (332119):     2.320               0.000 ETH_RefClk 
    Info (332119):     2.323               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.357               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.357               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.366               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.482               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     2.547               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     2.946               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     3.017               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.706               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     3.754               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     3.812               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.761               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.767               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.844               0.000 fspi_sclk 
    Info (332119):     5.308               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     5.596               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     5.604               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     5.662               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     5.836               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     6.063               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.316               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     6.631               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     7.518               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    10.662               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.344               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.114               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.572               0.000 filtered_sclk_negedge 
    Info (332119):    40.708               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.032               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.038               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.044               0.000 SYS_RefClk 
    Info (332119):     0.045               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.046               0.000 altera_reserved_tck 
    Info (332119):     0.047               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.049               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.049               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.057               0.000 PCIE_REFCLK 
    Info (332119):     0.057               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.057               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.058               0.000 filtered_sclk_negedge 
    Info (332119):     0.059               0.000 DDR4_RefClk 
    Info (332119):     0.059               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.064               0.000 ETH_RefClk 
    Info (332119):     0.064               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.064               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.067               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.076               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.076               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.080               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.086               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.093               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.094               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.101               0.000 fspi_sclk 
    Info (332119):     0.145               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.181               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.189               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.192               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.219               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.254               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.269               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.483               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.593               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.651               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.725               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.773               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.853               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.910               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.913               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.028               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     1.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     1.325               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.409               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.622               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.775               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.492               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.545               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.758               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.980               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.351               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     2.000               0.000 SYS_RefClk 
    Info (332119):     2.103               0.000 filtered_sclk_negedge 
    Info (332119):     2.479               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     2.630               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     2.861               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.868               0.000 DDR4_RefClk 
    Info (332119):     2.950               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.952               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.043               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     4.654               0.000 fspi_sclk 
    Info (332119):     5.092               0.000 PCIE_REFCLK 
    Info (332119):    14.223               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    14.760               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    14.882               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    14.897               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    14.926               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    15.202               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    15.221               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    16.104               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    16.446               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    16.641               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    16.763               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    16.776               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    16.778               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    16.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.083               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.102               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    40.236               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    40.334               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    40.457               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    40.827               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    42.449               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    42.773               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    42.863               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    42.897               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    97.332               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.164               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.325               0.000 SYS_RefClk 
    Info (332119):     0.336               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.340               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.342               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.346               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.365               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.370               0.000 PCIE_REFCLK 
    Info (332119):     0.381               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.402               0.000 DDR4_RefClk 
    Info (332119):     0.411               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.434               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.437               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.461               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.882               0.000 altera_reserved_tck 
    Info (332119):     1.878               0.000 fspi_sclk 
    Info (332119):     4.964               0.000 filtered_sclk_negedge 
    Info (332119):     8.547               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.547               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.844               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.875               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.896               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.952               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.486               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.513               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.242               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.258               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.501               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.516               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.570               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.623               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    11.094               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.749               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    51.952               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    52.465               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.537               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    52.586               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    53.433               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    53.750               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    53.774               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    53.909               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is -0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.050              -0.050 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.092               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.142               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.142               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.142               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.142               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.432               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.432               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.432               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.432               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.433               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.433               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.437               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.445               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.445               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.445               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.445               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.445               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.445               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.574               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.672               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.773               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.773               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.773               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.773               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.773               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.773               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     0.880               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     1.071               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.227               0.000 ETH_RefClk 
    Info (332119):     1.402               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.477               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.558               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.564               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.697               0.000 DDR4_RefClk 
    Info (332119):     1.714               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.714               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.714               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.714               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.714               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.714               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.806               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     1.863               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.863               0.000 hssi_pll_t_outclk1 
    Info (332119):     2.035               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.888               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.092               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.134               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.792               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.523               0.000 SYS_RefClk 
    Info (332119):     4.560               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.561               0.000 PCIE_REFCLK 
    Info (332119):     4.825               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.847               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.930               0.000 filtered_sclk_negedge 
    Info (332119):     9.931               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.601               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.859               0.000 flash_oe_clk 
    Info (332119):    49.803               0.000 altera_reserved_tck 
    Info (332119):   124.830               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 1.852 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 1.883 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.417 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.418 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.458 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.493 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.523 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.527 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.529 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.544 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.598 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.636 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.692 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.756 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.992 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.089 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.212 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.249 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.318 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.371 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.374 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.384 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.404 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.405 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.417 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.444 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.449 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.379 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.393 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.413 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.444 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.470 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.513 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Slow 900mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.309  2.400  1.091 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.723  2.400  0.677 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.040  2.400  0.360 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.100  2.400  0.300 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.262  3.200  0.938 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.284  3.200  0.916 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.294  3.200  0.906 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.323  4.000  1.677 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.470  3.200  0.730 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.482  3.200  0.718 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.525  3.200  0.675 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.573  3.200  0.627 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.576  3.200  0.624 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.647  4.000  1.353 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.650  3.001  0.351 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.651  3.200  0.549 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.673  3.200  0.527 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.694  3.200  0.506 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.701  4.000  1.299 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.702  3.200  0.498 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.742  4.000  1.258 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.941  4.000  1.059 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.961  4.000  1.039 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.964  4.000  1.036 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.968  4.000  1.032 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.969  4.000  1.031 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.981  4.000  1.019 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.992  4.000  1.008 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.248  4.000  0.752 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.264  4.000  0.736 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.287  4.000  0.713 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.290  4.000  0.710 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.352  4.000  0.648 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.381  4.000  0.619 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.398  4.000  0.602 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.402  4.000  0.598 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.457  4.000  0.543 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.496  4.000  0.504 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.506  4.000  0.494 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.515  4.000  0.485 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.520  4.000  0.480 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.585  4.000  0.415 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.654  4.000  0.346 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.768  8.000  2.232 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.878  8.000  2.122 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.609  8.000  1.391 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.106  8.000  0.894 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.119  8.000  0.881 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.408  8.000  0.592 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.489  8.000  0.511 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.525 32.000  1.475 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.554 32.000  1.446 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.764 32.000  1.236 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.912 32.000  1.088 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.036 32.000  0.964 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.322 32.000  0.678 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 74.101 80.000  5.899 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 79.025 80.000  0.975 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 3.142 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.850               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.077               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.095               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.131               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.240               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.295               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.331               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.402               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.509               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     1.572               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     1.600               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.630               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     2.546               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     2.606               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.626               0.000 ETH_RefClk 
    Info (332119):     2.659               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.798               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.837               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.944               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     2.980               0.000 DDR4_RefClk 
    Info (332119):     3.037               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.249               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.274               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     3.403               0.000 PCIE_REFCLK 
    Info (332119):     3.907               0.000 SYS_RefClk 
    Info (332119):     4.729               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.993               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     5.121               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     5.788               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     5.850               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     5.927               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     5.977               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     6.153               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.232               0.000 fspi_sclk 
    Info (332119):     6.365               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     6.622               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     6.882               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     7.098               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     7.368               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     8.068               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    11.281               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.748               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.472               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    23.109               0.000 filtered_sclk_negedge 
    Info (332119):    42.629               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.014               0.000 SYS_RefClk 
    Info (332119):     0.015               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.015               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.016               0.000 altera_reserved_tck 
    Info (332119):     0.017               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.018               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.018               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.020               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.021               0.000 DDR4_RefClk 
    Info (332119):     0.021               0.000 PCIE_REFCLK 
    Info (332119):     0.021               0.000 filtered_sclk_negedge 
    Info (332119):     0.021               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.021               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.024               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.024               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.025               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.026               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.026               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.026               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.027               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.029               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.030               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.031               0.000 ETH_RefClk 
    Info (332119):     0.076               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.108               0.000 fspi_sclk 
    Info (332119):     0.192               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.216               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.222               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.222               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.241               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.248               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.264               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.465               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.608               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.661               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.730               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.810               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.853               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.892               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.981               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     0.985               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     1.139               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.293               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.400               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.670               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 1.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.107               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.504               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.663               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.734               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.240               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     3.200               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     3.226               0.000 DDR4_RefClk 
    Info (332119):     3.231               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     3.287               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     3.304               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.353               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.355               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.284               0.000 SYS_RefClk 
    Info (332119):     6.064               0.000 fspi_sclk 
    Info (332119):     6.098               0.000 filtered_sclk_negedge 
    Info (332119):     6.248               0.000 PCIE_REFCLK 
    Info (332119):    17.528               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.562               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.724               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.758               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.784               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.818               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.844               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.878               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.888               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.888               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.922               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    17.978               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    18.005               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    18.012               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.039               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.499               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    42.829               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    42.908               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    43.159               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    43.388               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    44.220               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    44.451               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    44.634               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    44.734               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    97.999               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 SYS_RefClk 
    Info (332119):     0.179               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.188               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.188               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.195               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.196               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.206               0.000 PCIE_REFCLK 
    Info (332119):     0.216               0.000 DDR4_RefClk 
    Info (332119):     0.239               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.245               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.252               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.261               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.274               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.298               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.661               0.000 altera_reserved_tck 
    Info (332119):     1.712               0.000 fspi_sclk 
    Info (332119):     1.871               0.000 filtered_sclk_negedge 
    Info (332119):    10.011               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.035               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.051               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    10.067               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    10.114               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.165               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    10.174               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.183               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.218               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    10.237               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    10.237               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.282               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    10.409               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    10.474               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    10.584               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.116               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    51.562               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    51.831               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    51.972               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    52.044               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.607               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    52.738               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    52.919               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    52.983               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is -0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.050              -0.050 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.093               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.125               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.203               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.203               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.203               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.203               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.454               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.454               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.457               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.457               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.457               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.457               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.461               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.717               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.816               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.885               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.885               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.885               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.885               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.885               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.885               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.896               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.970               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     1.141               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.384               0.000 ETH_RefClk 
    Info (332119):     1.461               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.546               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.554               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.556               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.650               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.785               0.000 DDR4_RefClk 
    Info (332119):     1.824               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.824               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.824               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.824               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.824               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.824               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.852               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.867               0.000 hssi_pll_t_outclk1 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.939               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.124               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.934               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.157               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.175               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.638               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.658               0.000 SYS_RefClk 
    Info (332119):     4.666               0.000 PCIE_REFCLK 
    Info (332119):     4.944               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.974               0.000 filtered_sclk_negedge 
    Info (332119):     9.934               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.643               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.877               0.000 flash_oe_clk 
    Info (332119):    49.800               0.000 altera_reserved_tck 
    Info (332119):   124.797               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 2.078 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.113 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.677 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.695 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.707 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.709 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.731 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.750 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.754 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.758 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.867 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.899 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.928 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.993 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.269 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.346 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.490 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.555 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.556 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.580 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.582 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.588 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.608 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.613 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.629 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.656 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.661 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.610 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.637 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.665 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.701 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.702 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.720 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Fast 900mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.566  2.400  0.834 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.965  2.400  0.435 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.155  2.400  0.245 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.165  2.400  0.235 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.510  3.200  0.690 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.536  3.200  0.664 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.545  3.200  0.655 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.648  4.000  1.352 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.712  3.200  0.488 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.715  3.200  0.485 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.734  3.001  0.267 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.751  3.200  0.449 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.793  3.200  0.407 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.807  3.200  0.393 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.855  3.200  0.345 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.856  3.200  0.344 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.871  3.200  0.329 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.877  3.200  0.323 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.930  4.000  1.070 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.933  4.000  1.067 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.077  4.000  0.923 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.142  4.000  0.858 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.182  4.000  0.818 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.220  4.000  0.780 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.223  4.000  0.777 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.244  4.000  0.756 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.251  4.000  0.749 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.274  4.000  0.726 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.444  4.000  0.556 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.460  4.000  0.540 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.517  4.000  0.483 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.524  4.000  0.476 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.542  4.000  0.458 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.569  4.000  0.431 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.585  4.000  0.415 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.619  4.000  0.381 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.646  4.000  0.354 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.647  4.000  0.353 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.670  4.000  0.330 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.700  4.000  0.300 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.709  4.000  0.291 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.718  4.000  0.282 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.774  4.000  0.226 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.028  8.000  1.972 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.293  8.000  1.707 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.838  8.000  1.162 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.322  8.000  0.678 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.402  8.000  0.598 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.588  8.000  0.412 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.670  8.000  0.330 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.839 32.000  1.161 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.916 32.000  1.084 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.104 32.000  0.896 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.154 32.000  0.846 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.297 32.000  0.703 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.541 32.000  0.459 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 75.502 80.000  4.498 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 79.232 80.000  0.768 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 3.541 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 0.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.803               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     1.212               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.462               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.465               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.477               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.613               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.615               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.633               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.645               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.907               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.970               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     2.129               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.151               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     2.690               0.000 ETH_RefClk 
    Info (332119):     2.696               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.739               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.958               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.993               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     3.044               0.000 DDR4_RefClk 
    Info (332119):     3.099               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.141               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.197               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.325               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.331               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     4.408               0.000 PCIE_REFCLK 
    Info (332119):     4.695               0.000 SYS_RefClk 
    Info (332119):     5.647               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     5.804               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     5.865               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     5.943               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     6.008               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     6.521               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.622               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     6.686               0.000 fspi_sclk 
    Info (332119):     6.804               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     7.012               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     7.197               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     7.417               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     7.553               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     7.777               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     8.369               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    11.816               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.943               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.530               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    23.821               0.000 filtered_sclk_negedge 
    Info (332119):    43.843               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.011               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.012               0.000 SYS_RefClk 
    Info (332119):     0.013               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.013               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.014               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.015               0.000 altera_reserved_tck 
    Info (332119):     0.015               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.016               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.018               0.000 PCIE_REFCLK 
    Info (332119):     0.018               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.019               0.000 filtered_sclk_negedge 
    Info (332119):     0.019               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.019               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.019               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.019               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.020               0.000 DDR4_RefClk 
    Info (332119):     0.020               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.021               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.021               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.022               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.023               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.023               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.024               0.000 ETH_RefClk 
    Info (332119):     0.025               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.080               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.084               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.086               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.087               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.092               0.000 fspi_sclk 
    Info (332119):     0.093               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.105               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.118               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.143               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.355               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.493               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.505               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.563               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.587               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.632               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.705               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.725               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     0.751               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     0.908               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.047               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.095               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.329               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 1.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.609               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.782               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     2.022               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     2.196               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.680               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     3.285               0.000 DDR4_RefClk 
    Info (332119):     3.318               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     3.363               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     3.382               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.422               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.512               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     4.026               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.948               0.000 SYS_RefClk 
    Info (332119):     6.552               0.000 fspi_sclk 
    Info (332119):     6.885               0.000 PCIE_REFCLK 
    Info (332119):     7.268               0.000 filtered_sclk_negedge 
    Info (332119):    17.694               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.886               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.940               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.944               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.982               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    18.074               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.097               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.546               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    18.648               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    18.848               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    18.902               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    18.906               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    18.944               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    18.954               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    19.036               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    19.059               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    44.130               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    44.187               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    44.381               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    44.578               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    45.301               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    45.473               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    45.631               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    45.703               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    98.343               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 SYS_RefClk 
    Info (332119):     0.153               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.159               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.161               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.165               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.171               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.172               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.174               0.000 PCIE_REFCLK 
    Info (332119):     0.192               0.000 DDR4_RefClk 
    Info (332119):     0.193               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.202               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.215               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.221               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.243               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.530               0.000 altera_reserved_tck 
    Info (332119):     0.866               0.000 filtered_sclk_negedge 
    Info (332119):     1.327               0.000 fspi_sclk 
    Info (332119):     9.075               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     9.089               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     9.190               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     9.214               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     9.241               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     9.256               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.445               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.594               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.008               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.028               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.109               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.127               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.166               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.179               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.347               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    11.077               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    51.216               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    51.461               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    51.574               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    51.605               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.054               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    52.171               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    52.317               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    52.343               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is -0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.050              -0.050 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.093               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.458               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.461               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.461               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.463               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.463               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.463               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.463               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.726               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.825               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.889               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.889               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.889               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.889               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.889               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.889               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.953               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     0.969               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     1.190               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.456               0.000 ETH_RefClk 
    Info (332119):     1.486               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.558               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.588               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.589               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.609               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.789               0.000 DDR4_RefClk 
    Info (332119):     1.827               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.827               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.827               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.827               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.827               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.827               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.887               0.000 hssi_pll_t_outclk1 
    Info (332119):     1.888               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.938               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.177               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.970               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.111               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.114               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.934               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.675               0.000 PCIE_REFCLK 
    Info (332119):     4.681               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.689               0.000 SYS_RefClk 
    Info (332119):     4.939               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.979               0.000 filtered_sclk_negedge 
    Info (332119):     9.988               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.685               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.881               0.000 flash_oe_clk 
    Info (332119):    49.784               0.000 altera_reserved_tck 
    Info (332119):   124.829               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 2.126 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.148 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.745 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.750 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.761 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.764 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.767 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.778 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.780 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.818 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.920 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.934 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.963 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.023 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.362 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.397 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.542 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.588 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.606 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.624 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.631 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.634 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.643 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.661 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.662 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.682 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.687 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.644 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.654 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.705 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.735 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.747 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.750 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Fast 900mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.687  2.400  0.713 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.035  2.400  0.365 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.205  2.400  0.195 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.227  2.400  0.173 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.625  3.200  0.575 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.625  3.200  0.575 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.670  3.200  0.530 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.791  3.200  0.409 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.793  3.200  0.407 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.811  3.001  0.190 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.843  3.200  0.357 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.849  3.200  0.351 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.869  4.000  1.131 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.874  3.200  0.326 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.921  3.200  0.279 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.929  3.200  0.271 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.934  3.200  0.266 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.951  3.200  0.249 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.118  4.000  0.882 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.142  4.000  0.858 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.239  4.000  0.761 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.278  4.000  0.722 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.323  4.000  0.677 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.352  4.000  0.648 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.356  4.000  0.644 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.381  4.000  0.619 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.390  4.000  0.610 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.393  4.000  0.607 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.523  4.000  0.477 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.559  4.000  0.441 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.590  4.000  0.410 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.611  4.000  0.389 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.636  4.000  0.364 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.649  4.000  0.351 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.664  4.000  0.336 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.668  4.000  0.332 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.700  4.000  0.300 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.723  4.000  0.277 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.738  4.000  0.262 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.758  4.000  0.242 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.766  4.000  0.234 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.779  4.000  0.221 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.813  4.000  0.187 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.388  8.000  1.612 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.613  8.000  1.387 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.050  8.000  0.950 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.440  8.000  0.560 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.507  8.000  0.493 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.651  8.000  0.349 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.711  8.000  0.289 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.056 32.000  0.944 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.126 32.000  0.874 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.260 32.000  0.740 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.293 32.000  0.707 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.428 32.000  0.572 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.617 32.000  0.383 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 76.168 80.000  3.832 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 79.372 80.000  0.628 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 3.783 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 198 warnings
    Info: Peak virtual memory: 7369 megabytes
    Info: Processing ended: Sat Jun  5 10:53:41 2021
    Info: Elapsed time: 00:01:02
Info (19538): Reading SDC files took 00:00:02 cumulatively in this process.
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Sat Jun  5 10:53:43 2021
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off dcp -c afu_default
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "root_partition_2cedade0".
Info (16734): Loading "final" snapshot for partition "green_region".
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/par/platform_if.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "dcp_bbs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform/green_bs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "reset.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "user_clock.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/e10/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/native_xcvr/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/remote_stp/QSYS_IPs/PR_190/ip/SLD_HUB_CONT_SYS_WO_SLD_EP/SLD_HUB_CONT_SYS_WO_SLD_EP_sld_hub_controller_system_without_sldep_0/altera_streaming_sld_hub_controller_core_without_sldep_180/synth/altera_streaming_sld_hub_controller_without_sldep.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/altera_temp_sense_191/synth/altera_temp_sense.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/top/dcp_top.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fabric.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fme.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fiu.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/green_bs.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/partial_reconfig/PR_IP/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_pcie_a10_hip_191/synth/altera_pci_express.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/nlb_400/nlb_400.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/bmc_mailbox/ip/bmc_mailbox/bmc_mailbox_spi_slave_to_avalon_mm_master_bridge_1/spi_slave_to_avalon_mm_master_bridge_191/synth/spiphyslave.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/tcm/ip/tcm/tcm_alt_pr_0/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Info (16678): Successfully loaded final database: elapsed time is 00:00:08
Info (18936): Using revision output_files/dcp.green_region.pmsf as a baseline for afu_default.green_region mask verification
Info (18938): Using revision output_files/dcp.static.msf as a baseline for static mask verification
Info (18937): Using revision output_files/dcp.sof as a baseline for logic preservation verification
Warning (20536): Programming file generation feature has been removed from compilation flow and the corresponding legacy settings in Quartus Prime Setting File (.qsf) have been ignored. Please use Programmer File Generator or Convert Programming File Tool to generate programming file.
Warning (18890): The CRC error detection clock divisor has been changed to 2, because the previous divisor 1 is not supported by the current device.
Info (14757): The PR bitstream ID is 0x30901D8F
Info: Quartus Prime Assembler was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 11216 megabytes
    Info: Processing ended: Sat Jun  5 10:56:07 2021
    Info: Elapsed time: 00:02:24
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 2999 warnings
Info: Successfully completed A10 PR compile.
Info (23030): Evaluation of Tcl script a10_partial_reconfig/flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 2999 warnings
    Info: Peak virtual memory: 1207 megabytes
    Info: Processing ended: Sat Jun  5 10:56:08 2021
    Info: Elapsed time: 00:28:57
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Jun  5 10:56:09 2021
Info: Command: quartus_sh -t scripts/adjust_plls_mcp.tcl dcp afu_default
Info: Quartus(args): dcp afu_default
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info: Running adjust PLLs script
Info: Project name: dcp
Info: Revision name: afu_default
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "root_partition_2cedade0".
Info (16734): Loading "final" snapshot for partition "green_region".
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/par/platform_if.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "dcp_bbs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform/green_bs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "reset.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "user_clock.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/e10/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/native_xcvr/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/remote_stp/QSYS_IPs/PR_190/ip/SLD_HUB_CONT_SYS_WO_SLD_EP/SLD_HUB_CONT_SYS_WO_SLD_EP_sld_hub_controller_system_without_sldep_0/altera_streaming_sld_hub_controller_core_without_sldep_180/synth/altera_streaming_sld_hub_controller_without_sldep.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/altera_temp_sense_191/synth/altera_temp_sense.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/top/dcp_top.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fabric.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fme.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fiu.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/green_bs.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/partial_reconfig/PR_IP/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_pcie_a10_hip_191/synth/altera_pci_express.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/nlb_400/nlb_400.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/bmc_mailbox/ip/bmc_mailbox/bmc_mailbox_spi_slave_to_avalon_mm_master_bridge_1/spi_slave_to_avalon_mm_master_bridge_191/synth/spiphyslave.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/tcm/ip/tcm/tcm_alt_pr_0/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Info (16678): Successfully loaded final database: elapsed time is 00:00:09
Info: Device part name is 10AX115N2F40E2LG
Info: Speedgrade is 2
Info: Calculating maximum fmax...
Info: Clock fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0
Info:   Period: 3.000
Info:   Restricted Fmax from STA: 293.94
Info:     Setup slack: -0.402
Info:     Recovery slack: 0.881
Info:     normalized Recovery slack: 0.22025
Info:     Minimum Pulse Width slack: 1.071
Info:   Adjusted period: 3.412 (+0.402, Setup)
Info:   Fmax: 293.08
Info: Clock fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1
Info:   Period: 1.500
Info:   Restricted Fmax from STA: 5000.0
Info:     Setup slack: N/A
Info:     Recovery slack: N/A
Info:     Minimum Pulse Width slack: -0.050
Warning: No slack found for clock fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 - assuming 10 GHz.
Info: Kernel Fmax determined to be 293.08
Info: Generating acl_quartus_report.txt
Info: Launching STA with report script /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/board/bsp/failing_clocks.tcl
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Sat Jun  5 10:56:21 2021
Info: Command: quartus_sta dcp -c afu_default --report_script=/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/board/bsp/failing_clocks.tcl
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "root_partition_2cedade0".
Info (16734): Loading "final" snapshot for partition "green_region".
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform_if/par/platform_if.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "dcp_bbs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "platform/green_bs.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "reset.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "user_clock.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design contains file: "ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc", assignment in base design does not contain file).  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/e10/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/hssi_eth/native_xcvr/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/remote_stp/QSYS_IPs/PR_190/ip/SLD_HUB_CONT_SYS_WO_SLD_EP/SLD_HUB_CONT_SYS_WO_SLD_EP_sld_hub_controller_system_without_sldep_0/altera_streaming_sld_hub_controller_core_without_sldep_180/synth/altera_streaming_sld_hub_controller_without_sldep.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/fme/ptmgr/TEMPERATURE_SourceTree/ptmgr_temp_sensor/altera_temp_sense_191/synth/altera_temp_sense.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/top/dcp_top.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fabric.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fme.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/sdc/fiu.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/green_bs.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/partial_reconfig/PR_IP/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/pcie/ips/pcie_sriov_ep_g3x8/pcie_sriov_ep_g3x8/altera_pcie_a10_hip_191/synth/altera_pci_express.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/afu/nlb_400/nlb_400.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/bmc_mailbox/ip/bmc_mailbox/bmc_mailbox_spi_slave_to_avalon_mm_master_bridge_1/spi_slave_to_avalon_mm_master_bridge_191/synth/spiphyslave.sdc").  Check that the assignment in the current design is correct.
Warning (18502): The SDC_FILE assignment in the current design does not match the base design (assignment in current design does not contain file, assignment in base design contains file: "../design/tcm/ip/tcm/tcm_alt_pr_0/alt_pr_191/synth/rtl/alt_pr.sdc").  Check that the assignment in the current design is correct.
Info (16678): Successfully loaded final database: elapsed time is 00:00:08
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity MISOctl
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter|received_esc*|*] -to [get_pins -no_case -compatibility_mode *|rdshiftreg*|*]
    Info (332165): Entity MOSIctl
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
        Info (332166): set_false_path -from [get_pins -no_case -compatibility_mode *|stsourcedata*|*] -to [get_registers *] 
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_sync1r1
        Info (332166): set_false_path -to [get_keepers *alt_sync1r1*ff_meta[*]]
    Info (332165): Entity alt_sync_regs_m2
        Info (332166): set_multicycle_path -to [get_keepers *sync_regs_m*din_meta[*]] 2
        Info (332166): set_multicycle_path -to [get_keepers *sync_regs_m*din_meta[*]] 2
        Info (332166): set_false_path -hold -to [get_keepers *sync_regs_m*din_meta[*]]
        Info (332166): set_false_path -hold -to [get_keepers *sync_regs_m*din_meta[*]]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_reset_delay_sync
        Info (332166): set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]
        Info (332166): set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
        Info (332166): set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3
        Info (332166): set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]
    Info (332165): Entity dcfifo_tsr1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_t5c:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_r5c:dffpipe12|dffe13a* 
    Info (332165): Entity alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_191_yjmdoba
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity dcfifo_f6l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cnb:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bnb:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1322): *ws_dgrp|dffpipe_cnb:dffpipe16|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1322): Argument <to> is not an object ID File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
    Info (332050): read_sdc File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Warning (332174): Ignored filter at qsta_default_script.tcl(1322): *rs_dgwp|dffpipe_bnb:dffpipe13|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1322): Argument <to> is not an object ID File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
    Info (332050): read_sdc File: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1322
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:04.
Info (332104): Reading SDC File: 'platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sdc'
Critical Warning: get_entity_instances : Could not find any instances of entity platform_utils_dc_fifo
Info (332104): Reading SDC File: 'platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc'
Warning (332174): Ignored filter at platform_utils_avalon_dc_fifo.sdc(20): *|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
Warning (332049): Ignored set_max_delay at platform_utils_avalon_dc_fifo.sdc(20): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
    Info (332050): set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 20
Warning (332049): Ignored set_min_delay at platform_utils_avalon_dc_fifo.sdc(21): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 21
    Info (332050): set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 21
Warning (332174): Ignored filter at platform_utils_avalon_dc_fifo.sdc(23): *|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_max_delay at platform_utils_avalon_dc_fifo.sdc(23): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
    Info (332050): set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_min_delay at platform_utils_avalon_dc_fifo.sdc(24): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 24
    Info (332050): set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 24
Warning (332049): Ignored set_net_delay at platform_utils_avalon_dc_fifo.sdc(26): argument -to with value [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 26
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:write_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}]  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 26
Warning (332049): Ignored set_net_delay at platform_utils_avalon_dc_fifo.sdc(27): argument -to with value [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 27
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|platform_utils_dcfifo_synchronizer_bundle:read_crosser|platform_utils_std_synchronizer_nocut:sync[*].u|din_s1}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.sdc Line: 27
Info (332104): Reading SDC File: 'platform_if/par/platform_if.sdc'
Warning (332174): Ignored filter at platform_if.sdc(9): *|platform_shim_ccip|c.ccip_async_shim|reset[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
Warning (332049): Ignored set_false_path at platform_if.sdc(9): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|reset[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 9
Warning (332174): Ignored filter at platform_if.sdc(10): *|platform_shim_ccip|c.ccip_async_shim|error[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
Warning (332049): Ignored set_false_path at platform_if.sdc(10): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|error[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 10
Warning (332174): Ignored filter at platform_if.sdc(11): *|platform_shim_ccip|c.ccip_async_shim|pwrState[0]* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
Warning (332049): Ignored set_false_path at platform_if.sdc(11): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|pwrState[0]*] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 11
Warning (332174): Ignored filter at platform_if.sdc(12): *|platform_shim_ccip|c.ccip_async_shim|async_shim_error_bb* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
Warning (332049): Ignored set_false_path at platform_if.sdc(12): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
    Info (332050): set_false_path -from [get_keepers *|platform_shim_ccip|c.ccip_async_shim|async_shim_error_bb*] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 12
Warning (332174): Ignored filter at platform_if.sdc(17): *|platform_shim_avalon_mem_if|c.mm_async*.local_mem_reset_pipe[0] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
Warning (332049): Ignored set_false_path at platform_if.sdc(17): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
    Info (332050): set_false_path -to [get_keepers *|platform_shim_avalon_mem_if|c.mm_async*.local_mem_reset_pipe[0]] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/platform_if/par/platform_if.sdc Line: 17
Info (332104): Reading SDC File: 'dcp_bbs.sdc'
Warning (332174): Ignored filter at dcp_bbs.sdc(2863): *aclr_filter*aclr_meta[*] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored get_fanins at dcp_bbs.sdc(2863): Argument with value [get_keepers {*aclr_filter*aclr_meta[*]}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
    Info (332050): get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2863): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
    Info (332050): set_false_path -from [get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}]] -to [get_keepers {*aclr_filter*aclr_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2863): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2863
Warning (332174): Ignored filter at dcp_bbs.sdc(2864): *flag_mx_meta[*] could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
Warning (332049): Ignored set_false_path at dcp_bbs.sdc(2864): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
    Info (332050): set_false_path -to [get_keepers {*flag_mx_meta[*]}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 2864
Warning (332174): Ignored filter at dcp_bbs.sdc(3092): mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3092
Warning (332174): Ignored filter at dcp_bbs.sdc(3094): mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3094
Warning (332174): Ignored filter at dcp_bbs.sdc(3106): mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3106
Warning (332174): Ignored filter at dcp_bbs.sdc(3108): mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3108
Warning (332174): Ignored filter at dcp_bbs.sdc(3153): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332174): Ignored filter at dcp_bbs.sdc(3153): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3153): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3153): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3153
Warning (332174): Ignored filter at dcp_bbs.sdc(3154): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332174): Ignored filter at dcp_bbs.sdc(3154): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3154): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3154): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3154
Warning (332174): Ignored filter at dcp_bbs.sdc(3155): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332174): Ignored filter at dcp_bbs.sdc(3155): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3155): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3155): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3155
Warning (332174): Ignored filter at dcp_bbs.sdc(3156): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332174): Ignored filter at dcp_bbs.sdc(3156): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3156): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3156): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3156
Warning (332174): Ignored filter at dcp_bbs.sdc(3157): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332174): Ignored filter at dcp_bbs.sdc(3157): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3157): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3157): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3157
Warning (332174): Ignored filter at dcp_bbs.sdc(3158): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332174): Ignored filter at dcp_bbs.sdc(3158): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3158): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3158): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3158
Warning (332174): Ignored filter at dcp_bbs.sdc(3159): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332174): Ignored filter at dcp_bbs.sdc(3159): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3159): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3159): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3159
Warning (332174): Ignored filter at dcp_bbs.sdc(3160): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332174): Ignored filter at dcp_bbs.sdc(3160): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3160): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3160): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3160
Warning (332174): Ignored filter at dcp_bbs.sdc(3161): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332174): Ignored filter at dcp_bbs.sdc(3161): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3161): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3161): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3161
Warning (332174): Ignored filter at dcp_bbs.sdc(3162): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3162): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3162): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3162
Warning (332174): Ignored filter at dcp_bbs.sdc(3163): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3163): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3163): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3163
Warning (332174): Ignored filter at dcp_bbs.sdc(3164): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q could not be matched with a keeper File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332174): Ignored filter at dcp_bbs.sdc(3164): fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn could not be matched with a pin File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3164): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
    Info (332050): set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_max_delay at dcp_bbs.sdc(3164): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3164
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3200): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3200): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3200
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3201): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3201): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3201
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3202): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3202): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3202
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3203): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3203): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3203
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3204): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3204): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3204
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3205): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3205): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3205
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3206): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3206): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3206
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3207): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3207): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3207
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3208): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3208): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3208
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3209): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3209): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3209
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3210): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3210): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3210
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3211): Argument <from> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
    Info (332050): set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000 File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
Warning (332049): Ignored set_min_delay at dcp_bbs.sdc(3211): Argument <to> is an empty collection File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3211
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3252): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3252
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3252
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3253): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3253
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3253
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3254): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3254
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3254
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3255): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3255
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3255
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3256): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3256
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3256
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3257): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3257
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3257
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3258): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3258
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3258
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3259): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3259
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3259
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3260): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3260
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3260
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3261): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3261
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3261
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3262): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3262
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3262
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3263): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3263
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3263
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3264): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3264
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3264
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3265): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3265
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3265
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3266): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3266
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3266
Warning (332049): Ignored set_net_delay at dcp_bbs.sdc(3267): argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3267
    Info (332050): set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3267
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3316): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3316): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3316
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3317): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3317): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3317
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3318): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3318): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3318
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3319): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3319): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3319
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3320): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3320): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3320
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3321): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3321): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3321
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3322): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3322): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3322
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3323): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3323): Argument -to with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3323
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3324): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3324): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3324
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3325): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3325): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3325
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3326): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3326): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3326
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3327): Argument -from with value [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
    Info (332050): set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800  File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
Warning (332049): Ignored set_max_skew at dcp_bbs.sdc(3327): Argument -to with value [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] contains zero elements File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/dcp_bbs.sdc Line: 3327
Info (332104): Reading SDC File: 'platform/green_bs.sdc'
Info (332104): Reading SDC File: 'reset.sdc'
Warning (332174): Ignored filter at reset.sdc(2): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at reset.sdc(2): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
    Info (332050): set_multicycle_path -from * -setup 4 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at reset.sdc(3): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 3
    Info (332050): set_multicycle_path -from * -hold 3 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ccip_avmm_bridge_inst|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 3
Warning (332174): Ignored filter at reset.sdc(5): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at reset.sdc(5): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
    Info (332050): set_multicycle_path -from * -setup 4 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at reset.sdc(6): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 6
    Info (332050): set_multicycle_path -from * -hold 3 -to {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 6
Warning (332174): Ignored filter at reset.sdc(19): fpga_top|inst_green_bs|freeze_wrapper_inst|*|kernel|theacl_clock2x_dummy_consumer|twoXclock_consumer_NO_SHIFT_REG could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 19
Warning (332049): Ignored set_false_path at reset.sdc(19): Argument <to> is not an object ID File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 19
    Info (332050): set_false_path -from * -to {fpga_top|inst_green_bs|freeze_wrapper_inst|*|kernel|theacl_clock2x_dummy_consumer|twoXclock_consumer_NO_SHIFT_REG} File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/reset.sdc Line: 19
Info (332104): Reading SDC File: 'user_clock.sdc'
Warning (332043): Overwriting existing clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0
Warning (332043): Overwriting existing clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1
Info (332104): Reading SDC File: 'BBB_cci_mpf/hw/par/sdc_cci_mpf.sdc'
Info: Applying MPF multicycle constraints...
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(31): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 31
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(35): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 35
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(31): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|rsp_fifo|in_wr_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 31
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(35): fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|rsp_fifo|out_rd_ptr_gray[*] could not be matched with a register File: /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc Line: 35
Info (332104): Reading SDC File: 'ase/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ddr_board/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/mem_org_mode_100/synth/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/board/board_kernel_interface/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ip/ddr_board/ddr_board_acl_memory_bank_divider_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'board/altera_reset_controller_191/synth/altera_reset_controller.sdc'
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_avalon_dc_fifo_191/synth/alt_sld_fab_0_altera_avalon_dc_fifo_191_27jzy3q.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/build/qdb/_compiler/dcp/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_reset_controller_191/synth/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (19294): Synopsys Design Constraints File file not found for instance '': '/p/psg/swip/releases/acds/19.2/57/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (19449): Reading SDC files elapsed 00:00:02.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4a|ddr4a|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: mem|ddr4b|ddr4b|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 with period: 3.420 found on PLL node: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 10.000
    Warning (332056): Clock: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 with period: 1.710 found on PLL node: fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 10.000
    Warning (332056): Clock: hssi_pll_t_outclk0 with period: 3.200 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_t_outclk1 with period: 3.800 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_r_0_outclk0 with period: 3.200 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|fpll_inst|outclk[0] does not match the period requirement: 6.400
    Warning (332056): Clock: hssi_pll_r_0_outclk1 with period: 3.800 found on PLL node: fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|fpll_inst|outclk[1] does not match the period requirement: 6.400
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.268 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) to mem|ddr4a|ddr4a_core_usr_clk (Rise) has uncertainty 0.272 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_0 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_1 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4b|ddr4b_phy_clk_l_2 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_1 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
    Info (332172): Setup clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.289 that is less than the recommended uncertainty 0.360
    Info (332172): Hold clock transfer from mem|ddr4a|ddr4a_core_usr_clk (Rise) to mem|ddr4a|ddr4a_phy_clk_l_2 (Rise) has uncertainty 0.320 that is less than the recommended uncertainty 0.360
Warning (332088): No paths exist between clock target "fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|filtered_sclk_negedge|q" of clock "filtered_sclk_negedge" and its clock source. Assuming zero source clock latency.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Using custom scripts: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/board/bsp/failing_clocks.tcl
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 0.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.018               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.029               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.078               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.082               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.101               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.115               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.198               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.219               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.288               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.304               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.477               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.539               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.578               0.000 PCIE_REFCLK 
    Info (332119):     0.605               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.161               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     1.535               0.000 SYS_RefClk 
    Info (332119):     2.294               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.305               0.000 ETH_RefClk 
    Info (332119):     2.305               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.309               0.000 DDR4_RefClk 
    Info (332119):     2.315               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.357               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.439               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     2.532               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     2.944               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     2.986               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.198               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     3.269               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     3.432               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.357               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.434               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.764               0.000 fspi_sclk 
    Info (332119):     4.946               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     5.231               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     5.473               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     5.547               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     5.666               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     5.695               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.012               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     6.426               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     7.409               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    10.208               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.260               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.171               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.717               0.000 filtered_sclk_negedge 
    Info (332119):    40.287               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.044               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.047               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.048               0.000 SYS_RefClk 
    Info (332119):     0.051               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.052               0.000 altera_reserved_tck 
    Info (332119):     0.053               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.055               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.055               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.057               0.000 DDR4_RefClk 
    Info (332119):     0.058               0.000 PCIE_REFCLK 
    Info (332119):     0.059               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.059               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.060               0.000 filtered_sclk_negedge 
    Info (332119):     0.064               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.068               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.069               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.077               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.078               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.087               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.088               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.090               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.097               0.000 ETH_RefClk 
    Info (332119):     0.097               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.097               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.141               0.000 fspi_sclk 
    Info (332119):     0.220               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.244               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.275               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.294               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.310               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.314               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.325               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.446               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.639               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.742               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.871               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.980               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.995               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.061               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.174               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     1.257               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     1.437               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.571               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.802               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.992               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.438               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.569               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     1.169               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     1.301               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.930               0.000 filtered_sclk_negedge 
    Info (332119):     1.953               0.000 SYS_RefClk 
    Info (332119):     2.055               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     2.496               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     2.859               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.863               0.000 DDR4_RefClk 
    Info (332119):     2.940               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.948               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.036               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     4.529               0.000 fspi_sclk 
    Info (332119):     4.899               0.000 PCIE_REFCLK 
    Info (332119):    14.727               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    15.188               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    15.297               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    15.322               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    15.355               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    15.588               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    15.607               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    16.480               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    16.805               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    16.944               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.053               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.078               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.082               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.111               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.344               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.363               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    39.729               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    39.828               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    40.022               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    40.421               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    41.854               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    42.213               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    42.349               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    42.453               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    97.226               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 SYS_RefClk 
    Info (332119):     0.340               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.343               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.347               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.359               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.375               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.378               0.000 PCIE_REFCLK 
    Info (332119):     0.395               0.000 DDR4_RefClk 
    Info (332119):     0.412               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.422               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.434               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.452               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.462               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.479               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.954               0.000 altera_reserved_tck 
    Info (332119):     2.160               0.000 fspi_sclk 
    Info (332119):     5.167               0.000 filtered_sclk_negedge 
    Info (332119):     8.470               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.473               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.730               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.768               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.782               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.835               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.306               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.383               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.089               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.106               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.310               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.337               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.377               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.433               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.463               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    52.212               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    52.699               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    52.779               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.838               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    53.594               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    53.905               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    54.008               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    54.081               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.092               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.160               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.181               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.181               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.182               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.182               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.439               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.456               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.456               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.461               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.461               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.462               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.462               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.606               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.795               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.795               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.795               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.795               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.795               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.795               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.809               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.833               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.852               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.854               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.892               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     0.901               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     1.250               0.000 ETH_RefClk 
    Info (332119):     1.293               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.477               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.478               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.509               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.563               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.568               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.595               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.643               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.697               0.000 DDR4_RefClk 
    Info (332119):     1.736               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.736               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.736               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.736               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.736               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.736               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.772               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.836               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.855               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     1.862               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.867               0.000 hssi_pll_t_outclk1 
    Info (332119):     2.055               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.909               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.103               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.106               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.560               0.000 SYS_RefClk 
    Info (332119):     4.566               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.618               0.000 PCIE_REFCLK 
    Info (332119):     4.849               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.861               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.863               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.931               0.000 filtered_sclk_negedge 
    Info (332119):     9.935               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.582               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.872               0.000 flash_oe_clk 
    Info (332119):    49.870               0.000 altera_reserved_tck 
    Info (332119):   124.827               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 2.196 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.243 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.412 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.467 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.500 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.504 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.536 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.540 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.558 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.558 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.615 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.666 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.683 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.779 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.988 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.096 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.235 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.322 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.329 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.372 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.375 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.389 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.424 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.426 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.434 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.470 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.476 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.418 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.420 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.427 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.475 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.498 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.525 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Slow 900mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.552  2.736  1.184 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.033  2.736  0.703 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.198  4.000  1.802 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.202  3.200  0.998 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.224  3.200  0.976 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.250  3.200  0.950 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.359  2.736  0.377 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.386  2.736  0.350 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.433  3.200  0.767 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.450  3.200  0.750 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.474  4.000  1.526 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.529  3.200  0.671 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.531  3.200  0.669 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.551  3.200  0.649 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.571  4.000  1.429 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.601  3.001  0.400 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.620  4.000  1.380 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.632  3.200  0.568 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.635  3.200  0.565 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.674  3.200  0.526 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.682  3.200  0.518 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.865  4.000  1.135 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.870  4.000  1.130 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.875  4.000  1.125 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.896  4.000  1.104 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.897  4.000  1.103 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.897  4.000  1.103 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.906  4.000  1.094 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.218  4.000  0.782 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.227  4.000  0.773 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.234  4.000  0.766 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.247  4.000  0.753 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.293  4.000  0.707 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.343  4.000  0.657 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.357  4.000  0.643 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.382  4.000  0.618 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.429  4.000  0.571 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.464  4.000  0.536 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.479  4.000  0.521 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.493  4.000  0.507 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.497  4.000  0.503 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.556  4.000  0.444 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.637  4.000  0.363 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.539  8.000  2.461 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.619  8.000  2.381 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.478  8.000  1.522 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.026  8.000  0.974 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.070  8.000  0.930 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.382  8.000  0.618 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.481  8.000  0.519 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.384 32.000  1.616 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.403 32.000  1.597 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.661 32.000  1.339 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.837 32.000  1.163 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.941 32.000  1.059 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.288 32.000  0.712 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 73.767 80.000  6.233 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 78.929 80.000  1.071 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 2.991 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is 0.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.025               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.074               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.081               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.103               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.119               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.194               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.223               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.274               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.394               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.481               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.494               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.602               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.635               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.839               0.000 PCIE_REFCLK 
    Info (332119):     1.438               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     1.696               0.000 SYS_RefClk 
    Info (332119):     2.223               0.000 DDR4_RefClk 
    Info (332119):     2.320               0.000 ETH_RefClk 
    Info (332119):     2.323               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.357               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.357               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.366               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.482               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     2.547               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     2.946               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     3.017               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.706               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     3.754               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     3.812               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.761               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.767               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.844               0.000 fspi_sclk 
    Info (332119):     5.308               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     5.596               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     5.604               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     5.662               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     5.836               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     6.063               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.316               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     6.631               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     7.518               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    10.662               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.344               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.114               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.572               0.000 filtered_sclk_negedge 
    Info (332119):    40.708               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.032               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.038               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.044               0.000 SYS_RefClk 
    Info (332119):     0.045               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.046               0.000 altera_reserved_tck 
    Info (332119):     0.047               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.049               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.049               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.057               0.000 PCIE_REFCLK 
    Info (332119):     0.057               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.057               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.058               0.000 filtered_sclk_negedge 
    Info (332119):     0.059               0.000 DDR4_RefClk 
    Info (332119):     0.059               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.064               0.000 ETH_RefClk 
    Info (332119):     0.064               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.064               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.067               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.076               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.076               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.080               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.086               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.093               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.094               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.101               0.000 fspi_sclk 
    Info (332119):     0.145               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.181               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.189               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.192               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.219               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.254               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.269               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.483               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.593               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.651               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.725               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.773               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.853               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.910               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.913               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.028               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     1.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     1.325               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.409               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.622               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.775               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 0.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.492               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.545               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.758               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     1.351               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     1.400               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     2.000               0.000 SYS_RefClk 
    Info (332119):     2.103               0.000 filtered_sclk_negedge 
    Info (332119):     2.479               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     2.630               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     2.861               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.868               0.000 DDR4_RefClk 
    Info (332119):     2.950               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.952               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.043               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     4.654               0.000 fspi_sclk 
    Info (332119):     5.092               0.000 PCIE_REFCLK 
    Info (332119):    14.223               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    14.760               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    14.882               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    14.897               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    14.926               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    15.202               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    15.221               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    16.104               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    16.446               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    16.641               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    16.763               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    16.776               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    16.778               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    16.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.083               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.102               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    40.236               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    40.334               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    40.457               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    40.827               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    42.449               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    42.773               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    42.863               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    42.897               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    97.332               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.164               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.325               0.000 SYS_RefClk 
    Info (332119):     0.336               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.340               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.342               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.346               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.365               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.370               0.000 PCIE_REFCLK 
    Info (332119):     0.381               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.402               0.000 DDR4_RefClk 
    Info (332119):     0.411               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.434               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.437               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.461               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.882               0.000 altera_reserved_tck 
    Info (332119):     1.878               0.000 fspi_sclk 
    Info (332119):     4.964               0.000 filtered_sclk_negedge 
    Info (332119):     8.547               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     8.547               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     8.844               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     8.875               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     8.896               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     8.952               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.486               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.513               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.242               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.258               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.501               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.516               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.570               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.623               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    11.094               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    12.749               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    51.952               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    52.465               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.537               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    52.586               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    53.433               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    53.750               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    53.774               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    53.909               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.092               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.142               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.142               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.142               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.142               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.143               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.143               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.160               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.432               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.432               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.432               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.432               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.433               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.433               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.437               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.445               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.445               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.445               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.445               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.445               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.445               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.464               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.574               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.773               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.773               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.773               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.773               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.773               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.773               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.777               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.807               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.826               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.828               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.838               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.879               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     0.880               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     1.227               0.000 ETH_RefClk 
    Info (332119):     1.281               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.406               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.436               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.456               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.477               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.558               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.564               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.573               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.612               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.697               0.000 DDR4_RefClk 
    Info (332119):     1.714               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.714               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.714               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.714               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.714               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.714               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.744               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.806               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.837               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     1.863               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.863               0.000 hssi_pll_t_outclk1 
    Info (332119):     2.035               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.888               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.092               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.134               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.792               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.523               0.000 SYS_RefClk 
    Info (332119):     4.560               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.561               0.000 PCIE_REFCLK 
    Info (332119):     4.825               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.839               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.847               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.856               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.930               0.000 filtered_sclk_negedge 
    Info (332119):     9.931               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.601               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.859               0.000 flash_oe_clk 
    Info (332119):    49.803               0.000 altera_reserved_tck 
    Info (332119):   124.830               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 2.188 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.219 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.417 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.418 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.458 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.493 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.523 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.527 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.529 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.544 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.598 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.636 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.692 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.756 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.992 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.089 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.212 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.249 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.318 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.371 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.374 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.384 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.404 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.405 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.417 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.444 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.449 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.379 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.393 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.413 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.444 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.470 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.513 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Slow 900mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.645  2.736  1.091 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.059  2.736  0.677 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.262  3.200  0.938 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.284  3.200  0.916 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.294  3.200  0.906 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.323  4.000  1.677 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.376  2.736  0.360 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.436  2.736  0.300 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.470  3.200  0.730 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.482  3.200  0.718 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.525  3.200  0.675 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.573  3.200  0.627 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.576  3.200  0.624 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.647  4.000  1.353 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.650  3.001  0.351 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.651  3.200  0.549 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.673  3.200  0.527 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.694  3.200  0.506 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.701  4.000  1.299 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.702  3.200  0.498 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.742  4.000  1.258 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.941  4.000  1.059 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.961  4.000  1.039 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.964  4.000  1.036 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.968  4.000  1.032 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.969  4.000  1.031 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.981  4.000  1.019 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.992  4.000  1.008 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.248  4.000  0.752 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.264  4.000  0.736 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.287  4.000  0.713 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.290  4.000  0.710 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.352  4.000  0.648 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.381  4.000  0.619 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.398  4.000  0.602 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.402  4.000  0.598 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.457  4.000  0.543 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.496  4.000  0.504 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.506  4.000  0.494 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.515  4.000  0.485 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.520  4.000  0.480 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.585  4.000  0.415 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.654  4.000  0.346 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.768  8.000  2.232 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.878  8.000  2.122 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.609  8.000  1.391 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.106  8.000  0.894 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.119  8.000  0.881 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.408  8.000  0.592 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.489  8.000  0.511 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.525 32.000  1.475 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.554 32.000  1.446 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.764 32.000  1.236 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.912 32.000  1.088 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.036 32.000  0.964 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.322 32.000  0.678 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 74.101 80.000  5.899 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 79.025 80.000  0.975 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 3.142 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     1.077               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.095               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.131               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.240               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.270               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.295               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.331               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.402               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.509               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     1.572               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     1.600               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.630               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     2.546               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     2.606               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.626               0.000 ETH_RefClk 
    Info (332119):     2.659               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.798               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.837               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     2.944               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     2.980               0.000 DDR4_RefClk 
    Info (332119):     3.037               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.249               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.274               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     3.403               0.000 PCIE_REFCLK 
    Info (332119):     3.907               0.000 SYS_RefClk 
    Info (332119):     4.729               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.993               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     5.121               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     5.788               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     5.850               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     5.927               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     5.977               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     6.153               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.232               0.000 fspi_sclk 
    Info (332119):     6.365               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     6.622               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     6.882               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     7.098               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     7.368               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     8.068               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    11.281               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.748               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.472               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    23.109               0.000 filtered_sclk_negedge 
    Info (332119):    42.629               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.014               0.000 SYS_RefClk 
    Info (332119):     0.015               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.015               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.016               0.000 altera_reserved_tck 
    Info (332119):     0.017               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.018               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.018               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.020               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.021               0.000 DDR4_RefClk 
    Info (332119):     0.021               0.000 PCIE_REFCLK 
    Info (332119):     0.021               0.000 filtered_sclk_negedge 
    Info (332119):     0.021               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.021               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.024               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.024               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.025               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.026               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.026               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.026               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.027               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.029               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.030               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.031               0.000 ETH_RefClk 
    Info (332119):     0.076               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.108               0.000 fspi_sclk 
    Info (332119):     0.192               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.216               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.222               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.222               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.241               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.248               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.264               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.465               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.608               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.661               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.730               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.810               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.853               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.892               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.981               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     0.985               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     1.139               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.293               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.400               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.670               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 1.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.107               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.663               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.734               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     1.924               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     2.240               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     3.200               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     3.226               0.000 DDR4_RefClk 
    Info (332119):     3.231               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     3.287               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     3.304               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.353               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.355               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.284               0.000 SYS_RefClk 
    Info (332119):     6.064               0.000 fspi_sclk 
    Info (332119):     6.098               0.000 filtered_sclk_negedge 
    Info (332119):     6.248               0.000 PCIE_REFCLK 
    Info (332119):    17.528               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    17.562               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.724               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    17.758               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.784               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    17.818               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.844               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.878               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.888               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.888               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    17.922               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    17.978               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    18.005               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    18.012               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.039               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.499               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    42.829               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    42.908               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    43.159               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    43.388               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    44.220               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    44.451               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    44.634               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    44.734               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    97.999               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 SYS_RefClk 
    Info (332119):     0.179               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.188               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.188               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.195               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.196               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.206               0.000 PCIE_REFCLK 
    Info (332119):     0.216               0.000 DDR4_RefClk 
    Info (332119):     0.239               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.245               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.252               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.261               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.274               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.298               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.661               0.000 altera_reserved_tck 
    Info (332119):     1.712               0.000 fspi_sclk 
    Info (332119):     1.871               0.000 filtered_sclk_negedge 
    Info (332119):    10.011               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.035               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.051               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    10.067               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    10.114               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.165               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    10.174               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.183               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.218               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    10.237               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    10.237               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.282               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    10.409               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    10.474               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    10.584               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.116               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    51.562               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    51.831               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    51.972               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    52.044               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.607               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    52.738               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    52.919               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    52.983               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.125               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.160               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.202               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.202               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.203               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.203               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.203               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.203               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.429               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.429               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.454               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.454               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.457               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.457               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.457               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.457               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.461               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.816               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.822               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.885               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.885               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.885               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.885               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.885               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.885               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.896               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.949               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.970               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     1.351               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.384               0.000 ETH_RefClk 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.539               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.546               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.554               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.556               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.650               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.671               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.769               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.785               0.000 DDR4_RefClk 
    Info (332119):     1.824               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.824               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.824               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.824               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.824               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.824               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.852               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.867               0.000 hssi_pll_t_outclk1 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.939               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.124               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.934               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.157               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.175               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.638               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.658               0.000 SYS_RefClk 
    Info (332119):     4.666               0.000 PCIE_REFCLK 
    Info (332119):     4.944               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.955               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.974               0.000 filtered_sclk_negedge 
    Info (332119):     9.934               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.643               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.877               0.000 flash_oe_clk 
    Info (332119):    49.800               0.000 altera_reserved_tck 
    Info (332119):   124.797               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 2.414 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.449 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.677 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.695 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.707 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.709 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.731 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.750 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.754 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.758 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.867 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.899 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.928 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.993 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.269 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.346 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.490 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.555 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.556 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.580 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.582 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.588 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.608 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.613 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.629 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.656 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.661 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.610 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.637 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.665 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.701 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.702 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.720 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Fast 900mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.902  2.736  0.834 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.301  2.736  0.435 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.491  2.736  0.245 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.501  2.736  0.235 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.510  3.200  0.690 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.536  3.200  0.664 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.545  3.200  0.655 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.648  4.000  1.352 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.712  3.200  0.488 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.715  3.200  0.485 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.734  3.001  0.267 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.751  3.200  0.449 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.793  3.200  0.407 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.807  3.200  0.393 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.855  3.200  0.345 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.856  3.200  0.344 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.871  3.200  0.329 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.877  3.200  0.323 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.930  4.000  1.070 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.933  4.000  1.067 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.077  4.000  0.923 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.142  4.000  0.858 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.182  4.000  0.818 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.220  4.000  0.780 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.223  4.000  0.777 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.244  4.000  0.756 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.251  4.000  0.749 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.274  4.000  0.726 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.444  4.000  0.556 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.460  4.000  0.540 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.517  4.000  0.483 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.524  4.000  0.476 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.542  4.000  0.458 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.569  4.000  0.431 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.585  4.000  0.415 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.619  4.000  0.381 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.646  4.000  0.354 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.647  4.000  0.353 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.670  4.000  0.330 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.700  4.000  0.300 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.709  4.000  0.291 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.718  4.000  0.282 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.774  4.000  0.226 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.028  8.000  1.972 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.293  8.000  1.707 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.838  8.000  1.162 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.322  8.000  0.678 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.402  8.000  0.598 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.588  8.000  0.412 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.670  8.000  0.330 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.839 32.000  1.161 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 30.916 32.000  1.084 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.104 32.000  0.896 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.154 32.000  0.846 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.297 32.000  0.703 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.541 32.000  0.459 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 75.502 80.000  4.498 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 79.232 80.000  0.768 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 3.541 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 0.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.803               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     1.462               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.465               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.477               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.613               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.615               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.632               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.633               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.645               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.907               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.970               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     2.129               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.151               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     2.690               0.000 ETH_RefClk 
    Info (332119):     2.696               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     2.739               0.000 hssi_pll_t_outclk0 
    Info (332119):     2.958               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     2.993               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     3.044               0.000 DDR4_RefClk 
    Info (332119):     3.099               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.141               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.197               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.325               0.000 hssi_pll_t_outclk1 
    Info (332119):     3.331               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     4.408               0.000 PCIE_REFCLK 
    Info (332119):     4.695               0.000 SYS_RefClk 
    Info (332119):     5.647               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     5.804               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     5.865               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     5.943               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     6.008               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     6.521               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.622               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     6.686               0.000 fspi_sclk 
    Info (332119):     6.804               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     7.012               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     7.197               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     7.417               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     7.553               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     7.777               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     8.369               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    11.816               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):    18.943               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.530               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    23.821               0.000 filtered_sclk_negedge 
    Info (332119):    43.843               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.011               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.012               0.000 SYS_RefClk 
    Info (332119):     0.013               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.013               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.014               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.015               0.000 altera_reserved_tck 
    Info (332119):     0.015               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.016               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.018               0.000 PCIE_REFCLK 
    Info (332119):     0.018               0.000 hssi_pll_t_outclk1 
    Info (332119):     0.019               0.000 filtered_sclk_negedge 
    Info (332119):     0.019               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.019               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.019               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     0.019               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.020               0.000 DDR4_RefClk 
    Info (332119):     0.020               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     0.021               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     0.021               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.022               0.000 hssi_pll_t_outclk0 
    Info (332119):     0.023               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.023               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     0.024               0.000 ETH_RefClk 
    Info (332119):     0.025               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):     0.080               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     0.084               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.086               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     0.087               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     0.092               0.000 fspi_sclk 
    Info (332119):     0.093               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     0.105               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     0.118               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     0.143               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     0.355               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.493               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.505               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.563               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.587               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.632               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.705               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.725               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     0.751               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     0.908               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     1.047               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.095               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     6.329               0.000 pr_clk_enable_dclk_reg2_user_clk 
Info (332146): Worst-case recovery slack is 1.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.609               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     2.022               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     2.196               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.202               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     2.680               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     3.285               0.000 DDR4_RefClk 
    Info (332119):     3.318               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     3.363               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     3.382               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     3.422               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     3.512               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     4.026               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     4.948               0.000 SYS_RefClk 
    Info (332119):     6.552               0.000 fspi_sclk 
    Info (332119):     6.885               0.000 PCIE_REFCLK 
    Info (332119):     7.268               0.000 filtered_sclk_negedge 
    Info (332119):    17.694               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    17.886               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    17.940               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    17.944               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    17.982               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    18.074               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    18.097               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    18.546               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    18.648               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):    18.848               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):    18.902               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    18.906               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):    18.944               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):    18.954               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    19.036               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    19.059               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    44.130               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    44.187               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    44.381               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    44.578               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    45.301               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    45.473               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    45.631               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    45.703               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    98.343               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 SYS_RefClk 
    Info (332119):     0.153               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.159               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.161               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     0.165               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     0.171               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     0.172               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     0.174               0.000 PCIE_REFCLK 
    Info (332119):     0.192               0.000 DDR4_RefClk 
    Info (332119):     0.193               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     0.202               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.215               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):     0.221               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.243               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.530               0.000 altera_reserved_tck 
    Info (332119):     0.866               0.000 filtered_sclk_negedge 
    Info (332119):     1.327               0.000 fspi_sclk 
    Info (332119):     9.075               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     9.089               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     9.190               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     9.214               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     9.241               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     9.256               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     9.445               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     9.594               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.008               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):    10.028               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):    10.109               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):    10.127               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):    10.166               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):    10.179               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):    10.347               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):    11.077               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):    51.216               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    51.461               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    51.574               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    51.605               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    52.054               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    52.171               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    52.317               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    52.343               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk 
    Info (332119):     0.124               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G 
    Info (332119):     0.160               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.200               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[2]_IN 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[3]_IN 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[4]_IN 
    Info (332119):     0.204               0.000 DDR4A_DQS_P[5]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[2]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[3]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[4]_IN 
    Info (332119):     0.204               0.000 DDR4B_DQS_P[5]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[0]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[1]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[6]_IN 
    Info (332119):     0.205               0.000 DDR4A_DQS_P[7]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[0]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[1]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[6]_IN 
    Info (332119):     0.205               0.000 DDR4B_DQS_P[7]_IN 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_10 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_3 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_5 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_8 
    Info (332119):     0.446               0.000 mem|ddr4a|ddr4a_wf_clk_9 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_10 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_3 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_4 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_5 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_6 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_7 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_8 
    Info (332119):     0.446               0.000 mem|ddr4b|ddr4b_wf_clk_9 
    Info (332119):     0.458               0.000 mem|ddr4a|ddr4a_vco_clk 
    Info (332119):     0.461               0.000 mem|ddr4a|ddr4a_wf_clk_0 
    Info (332119):     0.461               0.000 mem|ddr4b|ddr4b_wf_clk_0 
    Info (332119):     0.463               0.000 mem|ddr4a|ddr4a_wf_clk_1 
    Info (332119):     0.463               0.000 mem|ddr4a|ddr4a_wf_clk_2 
    Info (332119):     0.463               0.000 mem|ddr4b|ddr4b_wf_clk_1 
    Info (332119):     0.463               0.000 mem|ddr4b|ddr4b_wf_clk_2 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4a|ddr4a_vco_clk_2 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_0 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_1 
    Info (332119):     0.466               0.000 mem|ddr4b|ddr4b_vco_clk_2 
    Info (332119):     0.825               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0] 
    Info (332119):     0.831               0.000 vl_qph_user_clk_clkpsc_clk1 
    Info (332119):     0.889               0.000 mem|ddr4a|ddr4a_phy_clk_0 
    Info (332119):     0.889               0.000 mem|ddr4a|ddr4a_phy_clk_1 
    Info (332119):     0.889               0.000 mem|ddr4a|ddr4a_phy_clk_2 
    Info (332119):     0.889               0.000 mem|ddr4b|ddr4b_phy_clk_0 
    Info (332119):     0.889               0.000 mem|ddr4b|ddr4b_phy_clk_1 
    Info (332119):     0.889               0.000 mem|ddr4b|ddr4b_phy_clk_2 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk 
    Info (332119):     0.937               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6] 
    Info (332119):     0.947               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6] 
    Info (332119):     0.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7] 
    Info (332119):     0.953               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk 
    Info (332119):     0.969               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0] 
    Info (332119):     1.400               0.000 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 
    Info (332119):     1.456               0.000 ETH_RefClk 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.538               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.548               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     1.558               0.000 mem|ddr4a|ddr4a_core_usr_clk 
    Info (332119):     1.588               0.000 hssi_pll_r_0_outclk0 
    Info (332119):     1.589               0.000 hssi_pll_t_outclk0 
    Info (332119):     1.609               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT 
    Info (332119):     1.696               0.000 vl_qph_user_clk_clkpsc_clk0 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.780               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.789               0.000 DDR4_RefClk 
    Info (332119):     1.827               0.000 mem|ddr4a|ddr4a_phy_clk_l_0 
    Info (332119):     1.827               0.000 mem|ddr4a|ddr4a_phy_clk_l_1 
    Info (332119):     1.827               0.000 mem|ddr4a|ddr4a_phy_clk_l_2 
    Info (332119):     1.827               0.000 mem|ddr4b|ddr4b_phy_clk_l_0 
    Info (332119):     1.827               0.000 mem|ddr4b|ddr4b_phy_clk_l_1 
    Info (332119):     1.827               0.000 mem|ddr4b|ddr4b_phy_clk_l_2 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.876               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.887               0.000 hssi_pll_t_outclk1 
    Info (332119):     1.888               0.000 hssi_pll_r_0_outclk1 
    Info (332119):     1.938               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2 
    Info (332119):     1.941               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2 
    Info (332119):     2.177               0.000 u0|dcp_iopll|dcp_iopll|clk1x 
    Info (332119):     2.970               0.000 mem|ddr4a|ddr4a_core_cal_slave_clk 
    Info (332119):     3.111               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk 
    Info (332119):     3.114               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk 
    Info (332119):     3.934               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk 
    Info (332119):     3.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk 
    Info (332119):     4.675               0.000 PCIE_REFCLK 
    Info (332119):     4.681               0.000 u0|dcp_iopll|dcp_iopll|clk100 
    Info (332119):     4.689               0.000 SYS_RefClk 
    Info (332119):     4.939               0.000 pr_clk_enable_dclk_reg2_user_clk 
    Info (332119):     4.950               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref 
    Info (332119):     4.951               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk 
    Info (332119):     4.956               0.000 fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk 
    Info (332119):     4.979               0.000 filtered_sclk_negedge 
    Info (332119):     9.988               0.000 u0|dcp_iopll|dcp_iopll|clk50 
    Info (332119):    19.685               0.000 u0|dcp_iopll|dcp_iopll|clk25 
    Info (332119):    19.881               0.000 flash_oe_clk 
    Info (332119):    49.784               0.000 altera_reserved_tck 
    Info (332119):   124.829               0.000 fspi_sclk 
    Info (332119):   500.000               0.000 altera_ts_clk 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 ". This assignment will be ignored.
Info (332115): Worst-case slack is 2.462 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.484 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.745 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.750 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.761 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_kernel|ddr_board_mm_clock_crossing_bridge_2|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.764 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.767 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.778 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.780 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.818 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.920 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.934 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 2.963 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.023 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.362 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.397 for "set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.542 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.588 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.606 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.624 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.631 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.634 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_cross_to_host|ddr_board_mm_clock_crossing_bridge_1|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.643 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.661 for "set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.662 for "set_max_skew -from [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_cross_to_host|ddr_board_mm_clock_crossing_bridge_4|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.682 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 3.687 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.644 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.654 for "set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.705 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.735 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.747 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 7.750 for "set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Fast 900mV 0C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  2.023  2.736  0.713 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.371  2.736  0.365 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.541  2.736  0.195 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.563  2.736  0.173 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.625  3.200  0.575 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.625  3.200  0.575 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.670  3.200  0.530 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.791  3.200  0.409 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.793  3.200  0.407 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.811  3.001  0.190 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.843  3.200  0.357 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.849  3.200  0.351 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.869  4.000  1.131 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.874  3.200  0.326 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.921  3.200  0.279 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.929  3.200  0.271 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.934  3.200  0.266 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.951  3.200  0.249 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.118  4.000  0.882 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.142  4.000  0.858 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.239  4.000  0.761 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.278  4.000  0.722 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.323  4.000  0.677 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.352  4.000  0.648 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.356  4.000  0.644 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.381  4.000  0.619 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.390  4.000  0.610 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.393  4.000  0.607 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.523  4.000  0.477 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.559  4.000  0.441 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.590  4.000  0.410 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.611  4.000  0.389 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.636  4.000  0.364 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.649  4.000  0.351 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.664  4.000  0.336 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.668  4.000  0.332 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.700  4.000  0.300 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.723  4.000  0.277 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.738  4.000  0.262 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.758  4.000  0.242 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.766  4.000  0.234 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.779  4.000  0.221 [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}]
    Info (332163):  [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.813  4.000  0.187 [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.388  8.000  1.612 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  6.613  8.000  1.387 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.050  8.000  0.950 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.440  8.000  0.560 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.507  8.000  0.493 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.651  8.000  0.349 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  7.711  8.000  0.289 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.056 32.000  0.944 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.126 32.000  0.874 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.260 32.000  0.740 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.293 32.000  0.707 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.428 32.000  0.572 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 31.617 32.000  0.383 [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]
    Info (332163):  [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 76.168 80.000  3.832 [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay 79.372 80.000  0.628 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 403 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 403
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.300
    Info (332114): Worst Case Available Settling Time: 3.783 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info: There are no clock domains failing timing
Info: Finished custom script, /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/ip/board/bsp/failing_clocks.tcl : elapsed time is 00:00:02
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 197 warnings
    Info: Peak virtual memory: 5994 megabytes
    Info: Processing ended: Sat Jun  5 10:56:59 2021
    Info: Elapsed time: 00:00:38
Info (19538): Reading SDC files took 00:00:02 cumulatively in this process.
Info (23030): Evaluation of Tcl script scripts/adjust_plls_mcp.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 222 warnings
    Info: Peak virtual memory: 3023 megabytes
    Info: Processing ended: Sat Jun  5 10:57:00 2021
    Info: Elapsed time: 00:00:51
Wrote ./output_files/afu_default.gbs

===========================================================================
OpenCL AFU compilation complete
===========================================================================

Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Jun  5 10:26:38 2021
Info: Command: quartus_sh -t build/entry.tcl default
Info: Quartus(args): default
Info: Using INI file /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/quartus.ini
Info: Compiling revision default
Info (23030): Evaluation of Tcl script build/entry.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1005 megabytes
    Info: Processing ended: Sat Jun  5 10:57:06 2021
    Info: Elapsed time: 00:30:28
