#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 31 15:35:36 2019
# Process ID: 8882
# Current directory: /media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1/main.vds
# Journal file: /media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8903 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1703.781 ; gain = 153.715 ; free physical = 2378 ; free virtual = 13865
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/new/main.vhd:48]
	Parameter DEBNC_CLOCKS bound to: 1024 - type: integer 
	Parameter PORT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at '/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/imports/DEBOUNCER/debouncer.vhd:42' bound to instance 'DBNCR' of component 'debouncer' [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/new/main.vhd:71]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/imports/DEBOUNCER/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 1024 - type: integer 
	Parameter PORT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/imports/DEBOUNCER/debouncer.vhd:50]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1/.Xil/Vivado-8882-HP-Laptop/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CLKWIZ' of component 'clk_wiz_0' [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/new/main.vhd:74]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1/.Xil/Vivado-8882-HP-Laptop/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/new/main.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1759.531 ; gain = 209.465 ; free physical = 2402 ; free virtual = 13890
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1762.500 ; gain = 212.434 ; free physical = 2400 ; free virtual = 13888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1762.500 ; gain = 212.434 ; free physical = 2400 ; free virtual = 13888
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLKWIZ'
Finished Parsing XDC File [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLKWIZ'
Parsing XDC File [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/constrs_1/imports/CONSTRAINTS/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/constrs_1/imports/CONSTRAINTS/Nexys-4-DDR-Master.xdc:82]
Finished Parsing XDC File [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/constrs_1/imports/CONSTRAINTS/Nexys-4-DDR-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/constrs_1/imports/CONSTRAINTS/Nexys-4-DDR-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/constrs_1/imports/CONSTRAINTS/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.156 ; gain = 0.000 ; free physical = 2305 ; free virtual = 13793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.156 ; gain = 0.000 ; free physical = 2305 ; free virtual = 13793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2376 ; free virtual = 13865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2376 ; free virtual = 13865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLKWIZ. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2376 ; free virtual = 13865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2364 ; free virtual = 13856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2352 ; free virtual = 13848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLKWIZ/CLK10MHZ' to pin 'CLKWIZ/bbstub_CLK10MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2230 ; free virtual = 13726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |     6|
|3     |LUT1             |     3|
|4     |LUT2             |     2|
|5     |LUT3             |     5|
|6     |LUT4             |     8|
|7     |LUT5             |    16|
|8     |LUT6             |    14|
|9     |FDRE             |    55|
|10    |IBUF             |     3|
|11    |OBUF             |     6|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   120|
|2     |  DBNCR  |debouncer |    59|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2229 ; free virtual = 13725
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1936.156 ; gain = 212.434 ; free physical = 2281 ; free virtual = 13777
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 386.090 ; free physical = 2295 ; free virtual = 13791
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.156 ; gain = 0.000 ; free physical = 2229 ; free virtual = 13725
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1936.156 ; gain = 541.383 ; free physical = 2328 ; free virtual = 13824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.156 ; gain = 0.000 ; free physical = 2328 ; free virtual = 13824
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/dmishins/1AD0BEB7D0BE9909/Users/Daniel/Desktop/Research/FPGA/DEV_BOARD/PROJECTS/PTB_SIM1/PTB_SIM1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 15:36:07 2019...
