From f4919780e251a5b2c6b282d8f0de8eb38f5f61bd Mon Sep 17 00:00:00 2001
From: Roman Beranek <roman.beranek@prusa3d.com>
Date: Sat, 18 Jan 2020 20:03:00 +0100
Subject: [PATCH] revert D-PHY modclock to148.5 MHz!

---
 drivers/phy/allwinner/phy-sun6i-mipi-dphy.c   |  2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/phy/allwinner/phy-sun6i-mipi-dphy.c b/drivers/phy/allwinner/phy-sun6i-mipi-dphy.c
index 05c6463e2d2b..3021e07c98a3 100644
--- a/drivers/phy/allwinner/phy-sun6i-mipi-dphy.c
+++ b/drivers/phy/allwinner/phy-sun6i-mipi-dphy.c
@@ -100,7 +100,7 @@ static int sun6i_dphy_init(struct phy *phy)
 
 	reset_control_deassert(dphy->reset);
 	clk_prepare_enable(dphy->mod_clk);
-	clk_set_rate_exclusive(dphy->mod_clk, 150000000);
+	clk_set_rate_exclusive(dphy->mod_clk, 148500000);
 
 	return 0;
 }
-- 
2.25.0

