#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Mar  3 16:25:01 2021
# Process ID: 27612
# Current directory: /home/lf-securitas/Documentos/ISPR/lab4/lab4.runs/system_axi_smc_1_0_synth_1
# Command line: vivado -log system_axi_smc_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_smc_1_0.tcl
# Log file: /home/lf-securitas/Documentos/ISPR/lab4/lab4.runs/system_axi_smc_1_0_synth_1/system_axi_smc_1_0.vds
# Journal file: /home/lf-securitas/Documentos/ISPR/lab4/lab4.runs/system_axi_smc_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_axi_smc_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.180 ; gain = 86.000 ; free physical = 650 ; free virtual = 4112
INFO: [Synth 8-638] synthesizing module 'system_axi_smc_1_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/synth/system_axi_smc_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_2721' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1TIETCE' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:1367]
INFO: [Synth 8-638] synthesizing module 'bd_2721_one_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_2721_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_one_0' (2#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_2721_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_2721_psr_aclk_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_2721_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_psr_aclk_0' (9#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_2721_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1TIETCE' (10#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:1367]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_5QTNF9' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:1417]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m00e_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_22/synth/bd_2721_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m00e_0' (25#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_22/synth/bd_2721_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_5QTNF9' (26#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:1417]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_J0APRT' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:1788]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m00arn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_17/synth/bd_2721_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (30#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (34#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m00arn_0' (40#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_17/synth/bd_2721_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m00awn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_19/synth/bd_2721_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m00awn_0' (41#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_19/synth/bd_2721_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m00bn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_21/synth/bd_2721_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (41#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (41#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m00bn_0' (42#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_21/synth/bd_2721_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m00rn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_18/synth/bd_2721_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (42#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m00rn_0' (43#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_18/synth/bd_2721_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m00wn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_20/synth/bd_2721_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (43#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m00wn_0' (44#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_20/synth/bd_2721_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_J0APRT' (45#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:1788]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m00s2a_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_16/synth/bd_2721_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m00s2a_0' (47#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_16/synth/bd_2721_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'm01_exit_pipeline_imp_103191' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:2084]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m01e_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_29/synth/bd_2721_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m01e_0' (48#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_29/synth/bd_2721_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_exit_pipeline_imp_103191' (49#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:2084]
INFO: [Synth 8-638] synthesizing module 'm01_nodes_imp_1OD3LOV' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:2455]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m01arn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_24/synth/bd_2721_m01arn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m01arn_0' (50#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_24/synth/bd_2721_m01arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m01awn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_26/synth/bd_2721_m01awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m01awn_0' (51#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_26/synth/bd_2721_m01awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m01bn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_28/synth/bd_2721_m01bn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m01bn_0' (52#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_28/synth/bd_2721_m01bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m01rn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_25/synth/bd_2721_m01rn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m01rn_0' (53#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_25/synth/bd_2721_m01rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m01wn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_27/synth/bd_2721_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m01wn_0' (54#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_27/synth/bd_2721_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_nodes_imp_1OD3LOV' (55#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:2455]
INFO: [Synth 8-638] synthesizing module 'bd_2721_m01s2a_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_23/synth/bd_2721_m01s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_m01s2a_0' (56#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_23/synth/bd_2721_m01s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_s00a2s_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_2721_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_s00a2s_0' (58#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_2721_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_162FMJA' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:2751]
INFO: [Synth 8-638] synthesizing module 'bd_2721_s00mmu_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_2721_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_s00mmu_0' (62#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_2721_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_s00sic_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_2721_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_s00sic_0' (65#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_2721_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_s00tr_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_2721_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_s00tr_0' (68#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_2721_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_162FMJA' (69#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:2751]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_103XT58' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:3356]
INFO: [Synth 8-638] synthesizing module 'bd_2721_sarn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_2721_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (69#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (69#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_sarn_0' (70#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_2721_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_sawn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_13/synth/bd_2721_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_sawn_0' (71#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_13/synth/bd_2721_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_sbn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_15/synth/bd_2721_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (72#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_sbn_0' (73#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_15/synth/bd_2721_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_srn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_2721_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (73#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_srn_0' (74#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_2721_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_2721_swn_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_14/synth/bd_2721_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (74#1) [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_swn_0' (75#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_14/synth/bd_2721_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_103XT58' (76#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:3356]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_1SVMJ88' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:3652]
INFO: [Synth 8-638] synthesizing module 'bd_2721_arsw_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_2721_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_arsw_0' (79#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_2721_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_2721_awsw_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_2721_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_awsw_0' (80#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_2721_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_2721_bsw_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_2721_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_bsw_0' (81#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_2721_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_2721_rsw_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_2721_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_rsw_0' (82#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_2721_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_2721_wsw_0' [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_2721_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_2721_wsw_0' (83#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_2721_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_1SVMJ88' (84#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:3652]
INFO: [Synth 8-256] done synthesizing module 'bd_2721' (85#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/hdl/bd_2721.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_axi_smc_1_0' (86#1) [/home/lf-securitas/Documentos/ISPR/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/synth/system_axi_smc_1_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1316.680 ; gain = 236.500 ; free physical = 500 ; free virtual = 3968
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1316.680 ; gain = 236.500 ; free physical = 537 ; free virtual = 4004
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2032.363 ; gain = 52.000 ; free physical = 133 ; free virtual = 3178
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 583 ; free virtual = 3634
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 583 ; free virtual = 3633
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 583 ; free virtual = 3633
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 446 ; free virtual = 3522
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 368 ; free virtual = 3571
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                 | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 6               | RAM32M x 1     | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 84              | RAM32M x 14    | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 6               | RAM32M x 1     | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 84              | RAM32M x 14    | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             | RAM32M x 24    | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             | RAM32M x 24    | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M x 4     | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 102             | RAM32M x 17    | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 89              | RAM32M x 15    | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 237 ; free virtual = 3440
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 210 ; free virtual = 3414
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 274 ; free virtual = 3477
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:17 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 274 ; free virtual = 3479
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:17 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 274 ; free virtual = 3479
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 275 ; free virtual = 3478
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 275 ; free virtual = 3478
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 286 ; free virtual = 3490
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 286 ; free virtual = 3490

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    20|
|2     |LUT1     |   176|
|3     |LUT2     |   950|
|4     |LUT3     |   245|
|5     |LUT4     |  1279|
|6     |LUT5     |   394|
|7     |LUT6     |   941|
|8     |RAM32M   |   282|
|9     |RAM32X1D |     8|
|10    |SRL16    |     1|
|11    |SRLC32E  |    62|
|12    |FDR      |     4|
|13    |FDRE     |  3768|
|14    |FDSE     |   134|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 2032.363 ; gain = 952.184 ; free physical = 286 ; free virtual = 3490
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:25 . Memory (MB): peak = 2032.363 ; gain = 964.766 ; free physical = 302 ; free virtual = 3518
