# RISC-_V-single-cycle
# Single-Cycle 32-bit RISC-V Processor

A fully compliant single-cycle 32-bit RISC-V (RV32I) processor implemented in Verilog.  
All instructions are implemented strictly according to the RISC-V specification and have been individually tested using directed testbenches.

**Features**
- RV32I base integer instruction set
- Single-cycle datapath
- Synthesizable RTL design
- Verified arithmetic, memory, and control-flow instructions

**Status**
âœ” All implemented instructions tested and verified
<img width="1913" height="924" alt="image" src="https://github.com/user-attachments/assets/a40719f2-b18c-45d6-b761-b2d52be6b461" />
<img width="1116" height="569" alt="image" src="https://github.com/user-attachments/assets/e97ef806-6db6-45d9-ab6c-7bde9a1f497d" />

