
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020b8 <.init>:
  4020b8:	stp	x29, x30, [sp, #-16]!
  4020bc:	mov	x29, sp
  4020c0:	bl	402680 <tigetstr@plt+0x60>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret

Disassembly of section .plt:

00000000004020d0 <_nc_set_writedir@plt-0x20>:
  4020d0:	stp	x16, x30, [sp, #-16]!
  4020d4:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4020d8:	ldr	x17, [x16, #4088]
  4020dc:	add	x16, x16, #0xff8
  4020e0:	br	x17
  4020e4:	nop
  4020e8:	nop
  4020ec:	nop

00000000004020f0 <_nc_set_writedir@plt>:
  4020f0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4020f4:	ldr	x17, [x16]
  4020f8:	add	x16, x16, #0x0
  4020fc:	br	x17

0000000000402100 <_nc_first_name@plt>:
  402100:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402104:	ldr	x17, [x16, #8]
  402108:	add	x16, x16, #0x8
  40210c:	br	x17

0000000000402110 <strlen@plt>:
  402110:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402114:	ldr	x17, [x16, #16]
  402118:	add	x16, x16, #0x10
  40211c:	br	x17

0000000000402120 <_nc_pathlast@plt>:
  402120:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402124:	ldr	x17, [x16, #24]
  402128:	add	x16, x16, #0x18
  40212c:	br	x17

0000000000402130 <fputs@plt>:
  402130:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402134:	ldr	x17, [x16, #32]
  402138:	add	x16, x16, #0x20
  40213c:	br	x17

0000000000402140 <exit@plt>:
  402140:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402144:	ldr	x17, [x16, #40]
  402148:	add	x16, x16, #0x28
  40214c:	br	x17

0000000000402150 <_nc_infotocap@plt>:
  402150:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402154:	ldr	x17, [x16, #48]
  402158:	add	x16, x16, #0x30
  40215c:	br	x17

0000000000402160 <perror@plt>:
  402160:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402164:	ldr	x17, [x16, #56]
  402168:	add	x16, x16, #0x38
  40216c:	br	x17

0000000000402170 <remove@plt>:
  402170:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402174:	ldr	x17, [x16, #64]
  402178:	add	x16, x16, #0x40
  40217c:	br	x17

0000000000402180 <sprintf@plt>:
  402180:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402184:	ldr	x17, [x16, #72]
  402188:	add	x16, x16, #0x48
  40218c:	br	x17

0000000000402190 <putc@plt>:
  402190:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402194:	ldr	x17, [x16, #80]
  402198:	add	x16, x16, #0x50
  40219c:	br	x17

00000000004021a0 <__cxa_atexit@plt>:
  4021a0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4021a4:	ldr	x17, [x16, #88]
  4021a8:	add	x16, x16, #0x58
  4021ac:	br	x17

00000000004021b0 <fputc@plt>:
  4021b0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4021b4:	ldr	x17, [x16, #96]
  4021b8:	add	x16, x16, #0x60
  4021bc:	br	x17

00000000004021c0 <curses_version@plt>:
  4021c0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4021c4:	ldr	x17, [x16, #104]
  4021c8:	add	x16, x16, #0x68
  4021cc:	br	x17

00000000004021d0 <tgoto@plt>:
  4021d0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4021d4:	ldr	x17, [x16, #112]
  4021d8:	add	x16, x16, #0x70
  4021dc:	br	x17

00000000004021e0 <_nc_doalloc@plt>:
  4021e0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4021e4:	ldr	x17, [x16, #120]
  4021e8:	add	x16, x16, #0x78
  4021ec:	br	x17

00000000004021f0 <_nc_read_entry_source@plt>:
  4021f0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4021f4:	ldr	x17, [x16, #128]
  4021f8:	add	x16, x16, #0x80
  4021fc:	br	x17

0000000000402200 <_nc_set_source@plt>:
  402200:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402204:	ldr	x17, [x16, #136]
  402208:	add	x16, x16, #0x88
  40220c:	br	x17

0000000000402210 <fclose@plt>:
  402210:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402214:	ldr	x17, [x16, #144]
  402218:	add	x16, x16, #0x90
  40221c:	br	x17

0000000000402220 <fopen@plt>:
  402220:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402224:	ldr	x17, [x16, #152]
  402228:	add	x16, x16, #0x98
  40222c:	br	x17

0000000000402230 <malloc@plt>:
  402230:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402234:	ldr	x17, [x16, #160]
  402238:	add	x16, x16, #0xa0
  40223c:	br	x17

0000000000402240 <tparm@plt>:
  402240:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402244:	ldr	x17, [x16, #168]
  402248:	add	x16, x16, #0xa8
  40224c:	br	x17

0000000000402250 <strncmp@plt>:
  402250:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402254:	ldr	x17, [x16, #176]
  402258:	add	x16, x16, #0xb0
  40225c:	br	x17

0000000000402260 <__libc_start_main@plt>:
  402260:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402264:	ldr	x17, [x16, #184]
  402268:	add	x16, x16, #0xb8
  40226c:	br	x17

0000000000402270 <strcat@plt>:
  402270:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402274:	ldr	x17, [x16, #192]
  402278:	add	x16, x16, #0xc0
  40227c:	br	x17

0000000000402280 <fgetc@plt>:
  402280:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402284:	ldr	x17, [x16, #200]
  402288:	add	x16, x16, #0xc8
  40228c:	br	x17

0000000000402290 <tigetflag@plt>:
  402290:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402294:	ldr	x17, [x16, #208]
  402298:	add	x16, x16, #0xd0
  40229c:	br	x17

00000000004022a0 <fdopen@plt>:
  4022a0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4022a4:	ldr	x17, [x16, #216]
  4022a8:	add	x16, x16, #0xd8
  4022ac:	br	x17

00000000004022b0 <_nc_tparm_analyze@plt>:
  4022b0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4022b4:	ldr	x17, [x16, #224]
  4022b8:	add	x16, x16, #0xe0
  4022bc:	br	x17

00000000004022c0 <getopt@plt>:
  4022c0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4022c4:	ldr	x17, [x16, #232]
  4022c8:	add	x16, x16, #0xe8
  4022cc:	br	x17

00000000004022d0 <use_extended_names@plt>:
  4022d0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4022d4:	ldr	x17, [x16, #240]
  4022d8:	add	x16, x16, #0xf0
  4022dc:	br	x17

00000000004022e0 <calloc@plt>:
  4022e0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4022e4:	ldr	x17, [x16, #248]
  4022e8:	add	x16, x16, #0xf8
  4022ec:	br	x17

00000000004022f0 <bcmp@plt>:
  4022f0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4022f4:	ldr	x17, [x16, #256]
  4022f8:	add	x16, x16, #0x100
  4022fc:	br	x17

0000000000402300 <rewind@plt>:
  402300:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402304:	ldr	x17, [x16, #264]
  402308:	add	x16, x16, #0x108
  40230c:	br	x17

0000000000402310 <strdup@plt>:
  402310:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402314:	ldr	x17, [x16, #272]
  402318:	add	x16, x16, #0x110
  40231c:	br	x17

0000000000402320 <strerror@plt>:
  402320:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402324:	ldr	x17, [x16, #280]
  402328:	add	x16, x16, #0x118
  40232c:	br	x17

0000000000402330 <keyname@plt>:
  402330:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402334:	ldr	x17, [x16, #288]
  402338:	add	x16, x16, #0x120
  40233c:	br	x17

0000000000402340 <_nc_write_entry@plt>:
  402340:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402344:	ldr	x17, [x16, #296]
  402348:	add	x16, x16, #0x128
  40234c:	br	x17

0000000000402350 <__gmon_start__@plt>:
  402350:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402354:	ldr	x17, [x16, #304]
  402358:	add	x16, x16, #0x130
  40235c:	br	x17

0000000000402360 <_nc_set_type@plt>:
  402360:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402364:	ldr	x17, [x16, #312]
  402368:	add	x16, x16, #0x138
  40236c:	br	x17

0000000000402370 <_nc_visbuf@plt>:
  402370:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402374:	ldr	x17, [x16, #320]
  402378:	add	x16, x16, #0x140
  40237c:	br	x17

0000000000402380 <fseek@plt>:
  402380:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402384:	ldr	x17, [x16, #328]
  402388:	add	x16, x16, #0x148
  40238c:	br	x17

0000000000402390 <abort@plt>:
  402390:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402394:	ldr	x17, [x16, #336]
  402398:	add	x16, x16, #0x150
  40239c:	br	x17

00000000004023a0 <_nc_write_object@plt>:
  4023a0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4023a4:	ldr	x17, [x16, #344]
  4023a8:	add	x16, x16, #0x158
  4023ac:	br	x17

00000000004023b0 <_nc_tic_expand@plt>:
  4023b0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4023b4:	ldr	x17, [x16, #352]
  4023b8:	add	x16, x16, #0x160
  4023bc:	br	x17

00000000004023c0 <access@plt>:
  4023c0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4023c4:	ldr	x17, [x16, #360]
  4023c8:	add	x16, x16, #0x168
  4023cc:	br	x17

00000000004023d0 <feof@plt>:
  4023d0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4023d4:	ldr	x17, [x16, #368]
  4023d8:	add	x16, x16, #0x170
  4023dc:	br	x17

00000000004023e0 <puts@plt>:
  4023e0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4023e4:	ldr	x17, [x16, #376]
  4023e8:	add	x16, x16, #0x178
  4023ec:	br	x17

00000000004023f0 <_nc_tic_dir@plt>:
  4023f0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4023f4:	ldr	x17, [x16, #384]
  4023f8:	add	x16, x16, #0x180
  4023fc:	br	x17

0000000000402400 <strcmp@plt>:
  402400:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402404:	ldr	x17, [x16, #392]
  402408:	add	x16, x16, #0x188
  40240c:	br	x17

0000000000402410 <__ctype_b_loc@plt>:
  402410:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402414:	ldr	x17, [x16, #400]
  402418:	add	x16, x16, #0x190
  40241c:	br	x17

0000000000402420 <_nc_find_user_entry@plt>:
  402420:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402424:	ldr	x17, [x16, #408]
  402428:	add	x16, x16, #0x198
  40242c:	br	x17

0000000000402430 <strtol@plt>:
  402430:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402434:	ldr	x17, [x16, #416]
  402438:	add	x16, x16, #0x1a0
  40243c:	br	x17

0000000000402440 <free@plt>:
  402440:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402444:	ldr	x17, [x16, #424]
  402448:	add	x16, x16, #0x1a8
  40244c:	br	x17

0000000000402450 <_nc_resolve_uses2@plt>:
  402450:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402454:	ldr	x17, [x16, #432]
  402458:	add	x16, x16, #0x1b0
  40245c:	br	x17

0000000000402460 <_nc_rootname@plt>:
  402460:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402464:	ldr	x17, [x16, #440]
  402468:	add	x16, x16, #0x1b8
  40246c:	br	x17

0000000000402470 <_nc_warning@plt>:
  402470:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402474:	ldr	x17, [x16, #448]
  402478:	add	x16, x16, #0x1c0
  40247c:	br	x17

0000000000402480 <strchr@plt>:
  402480:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402484:	ldr	x17, [x16, #456]
  402488:	add	x16, x16, #0x1c8
  40248c:	br	x17

0000000000402490 <fwrite@plt>:
  402490:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402494:	ldr	x17, [x16, #464]
  402498:	add	x16, x16, #0x1d0
  40249c:	br	x17

00000000004024a0 <clearerr@plt>:
  4024a0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4024a4:	ldr	x17, [x16, #472]
  4024a8:	add	x16, x16, #0x1d8
  4024ac:	br	x17

00000000004024b0 <fflush@plt>:
  4024b0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4024b4:	ldr	x17, [x16, #480]
  4024b8:	add	x16, x16, #0x1e0
  4024bc:	br	x17

00000000004024c0 <strcpy@plt>:
  4024c0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4024c4:	ldr	x17, [x16, #488]
  4024c8:	add	x16, x16, #0x1e8
  4024cc:	br	x17

00000000004024d0 <_nc_tic_written@plt>:
  4024d0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4024d4:	ldr	x17, [x16, #496]
  4024d8:	add	x16, x16, #0x1f0
  4024dc:	br	x17

00000000004024e0 <_nc_capcmp@plt>:
  4024e0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4024e4:	ldr	x17, [x16, #504]
  4024e8:	add	x16, x16, #0x1f8
  4024ec:	br	x17

00000000004024f0 <memchr@plt>:
  4024f0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4024f4:	ldr	x17, [x16, #512]
  4024f8:	add	x16, x16, #0x200
  4024fc:	br	x17

0000000000402500 <mkstemp@plt>:
  402500:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402504:	ldr	x17, [x16, #520]
  402508:	add	x16, x16, #0x208
  40250c:	br	x17

0000000000402510 <_nc_name_match@plt>:
  402510:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402514:	ldr	x17, [x16, #528]
  402518:	add	x16, x16, #0x210
  40251c:	br	x17

0000000000402520 <strstr@plt>:
  402520:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402524:	ldr	x17, [x16, #536]
  402528:	add	x16, x16, #0x218
  40252c:	br	x17

0000000000402530 <_nc_get_hash_table@plt>:
  402530:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402534:	ldr	x17, [x16, #544]
  402538:	add	x16, x16, #0x220
  40253c:	br	x17

0000000000402540 <__isoc99_sscanf@plt>:
  402540:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402544:	ldr	x17, [x16, #552]
  402548:	add	x16, x16, #0x228
  40254c:	br	x17

0000000000402550 <_nc_home_terminfo@plt>:
  402550:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402554:	ldr	x17, [x16, #560]
  402558:	add	x16, x16, #0x230
  40255c:	br	x17

0000000000402560 <_nc_find_entry@plt>:
  402560:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402564:	ldr	x17, [x16, #568]
  402568:	add	x16, x16, #0x238
  40256c:	br	x17

0000000000402570 <_nc_trim_sgr0@plt>:
  402570:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402574:	ldr	x17, [x16, #576]
  402578:	add	x16, x16, #0x240
  40257c:	br	x17

0000000000402580 <strncpy@plt>:
  402580:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402584:	ldr	x17, [x16, #584]
  402588:	add	x16, x16, #0x248
  40258c:	br	x17

0000000000402590 <umask@plt>:
  402590:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402594:	ldr	x17, [x16, #592]
  402598:	add	x16, x16, #0x250
  40259c:	br	x17

00000000004025a0 <printf@plt>:
  4025a0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4025a4:	ldr	x17, [x16, #600]
  4025a8:	add	x16, x16, #0x258
  4025ac:	br	x17

00000000004025b0 <__errno_location@plt>:
  4025b0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4025b4:	ldr	x17, [x16, #608]
  4025b8:	add	x16, x16, #0x260
  4025bc:	br	x17

00000000004025c0 <getenv@plt>:
  4025c0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4025c4:	ldr	x17, [x16, #616]
  4025c8:	add	x16, x16, #0x268
  4025cc:	br	x17

00000000004025d0 <__xstat@plt>:
  4025d0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4025d4:	ldr	x17, [x16, #624]
  4025d8:	add	x16, x16, #0x270
  4025dc:	br	x17

00000000004025e0 <fprintf@plt>:
  4025e0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4025e4:	ldr	x17, [x16, #632]
  4025e8:	add	x16, x16, #0x278
  4025ec:	br	x17

00000000004025f0 <fgets@plt>:
  4025f0:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  4025f4:	ldr	x17, [x16, #640]
  4025f8:	add	x16, x16, #0x280
  4025fc:	br	x17

0000000000402600 <_nc_visbuf2@plt>:
  402600:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402604:	ldr	x17, [x16, #648]
  402608:	add	x16, x16, #0x288
  40260c:	br	x17

0000000000402610 <ferror@plt>:
  402610:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402614:	ldr	x17, [x16, #656]
  402618:	add	x16, x16, #0x290
  40261c:	br	x17

0000000000402620 <tigetstr@plt>:
  402620:	adrp	x16, 423000 <tigetstr@plt+0x209e0>
  402624:	ldr	x17, [x16, #664]
  402628:	add	x16, x16, #0x298
  40262c:	br	x17

Disassembly of section .text:

0000000000402630 <.text>:
  402630:	mov	x29, #0x0                   	// #0
  402634:	mov	x30, #0x0                   	// #0
  402638:	mov	x5, x0
  40263c:	ldr	x1, [sp]
  402640:	add	x2, sp, #0x8
  402644:	mov	x6, sp
  402648:	movz	x0, #0x0, lsl #48
  40264c:	movk	x0, #0x0, lsl #32
  402650:	movk	x0, #0x40, lsl #16
  402654:	movk	x0, #0x273c
  402658:	movz	x3, #0x0, lsl #48
  40265c:	movk	x3, #0x0, lsl #32
  402660:	movk	x3, #0x40, lsl #16
  402664:	movk	x3, #0xdae8
  402668:	movz	x4, #0x0, lsl #48
  40266c:	movk	x4, #0x0, lsl #32
  402670:	movk	x4, #0x40, lsl #16
  402674:	movk	x4, #0xdb68
  402678:	bl	402260 <__libc_start_main@plt>
  40267c:	bl	402390 <abort@plt>
  402680:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  402684:	ldr	x0, [x0, #3936]
  402688:	cbz	x0, 402690 <tigetstr@plt+0x70>
  40268c:	b	402350 <__gmon_start__@plt>
  402690:	ret
  402694:	nop
  402698:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  40269c:	add	x0, x0, #0x2d0
  4026a0:	adrp	x1, 423000 <tigetstr@plt+0x209e0>
  4026a4:	add	x1, x1, #0x2d0
  4026a8:	cmp	x1, x0
  4026ac:	b.eq	4026c4 <tigetstr@plt+0xa4>  // b.none
  4026b0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4026b4:	ldr	x1, [x1, #2968]
  4026b8:	cbz	x1, 4026c4 <tigetstr@plt+0xa4>
  4026bc:	mov	x16, x1
  4026c0:	br	x16
  4026c4:	ret
  4026c8:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  4026cc:	add	x0, x0, #0x2d0
  4026d0:	adrp	x1, 423000 <tigetstr@plt+0x209e0>
  4026d4:	add	x1, x1, #0x2d0
  4026d8:	sub	x1, x1, x0
  4026dc:	lsr	x2, x1, #63
  4026e0:	add	x1, x2, x1, asr #3
  4026e4:	cmp	xzr, x1, asr #1
  4026e8:	asr	x1, x1, #1
  4026ec:	b.eq	402704 <tigetstr@plt+0xe4>  // b.none
  4026f0:	adrp	x2, 40d000 <tigetstr@plt+0xa9e0>
  4026f4:	ldr	x2, [x2, #2976]
  4026f8:	cbz	x2, 402704 <tigetstr@plt+0xe4>
  4026fc:	mov	x16, x2
  402700:	br	x16
  402704:	ret
  402708:	stp	x29, x30, [sp, #-32]!
  40270c:	mov	x29, sp
  402710:	str	x19, [sp, #16]
  402714:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  402718:	ldrb	w0, [x19, #720]
  40271c:	cbnz	w0, 40272c <tigetstr@plt+0x10c>
  402720:	bl	402698 <tigetstr@plt+0x78>
  402724:	mov	w0, #0x1                   	// #1
  402728:	strb	w0, [x19, #720]
  40272c:	ldr	x19, [sp, #16]
  402730:	ldp	x29, x30, [sp], #32
  402734:	ret
  402738:	b	4026c8 <tigetstr@plt+0xa8>
  40273c:	stp	x29, x30, [sp, #-96]!
  402740:	stp	x28, x27, [sp, #16]
  402744:	stp	x26, x25, [sp, #32]
  402748:	stp	x24, x23, [sp, #48]
  40274c:	stp	x22, x21, [sp, #64]
  402750:	stp	x20, x19, [sp, #80]
  402754:	mov	x29, sp
  402758:	sub	sp, sp, #0xa, lsl #12
  40275c:	sub	sp, sp, #0x70
  402760:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402764:	ldr	x8, [x8, #3856]
  402768:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  40276c:	add	x22, x22, #0x2d8
  402770:	mov	w27, w0
  402774:	ldr	x8, [x8]
  402778:	mov	x26, x1
  40277c:	str	x8, [x22, #16]
  402780:	ldr	x8, [x1]
  402784:	mov	x0, x8
  402788:	bl	402460 <_nc_rootname@plt>
  40278c:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  402790:	ldr	x19, [x19, #3968]
  402794:	str	x0, [x19]
  402798:	adrp	x0, 403000 <tigetstr@plt+0x9e0>
  40279c:	add	x0, x0, #0x864
  4027a0:	bl	40db70 <tigetstr@plt+0xb550>
  4027a4:	ldr	x0, [x19]
  4027a8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4027ac:	add	x1, x1, #0xa94
  4027b0:	bl	40da7c <tigetstr@plt+0xb45c>
  4027b4:	ldr	x8, [x19]
  4027b8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4027bc:	and	w9, w0, #0x1
  4027c0:	add	x1, x1, #0xa9e
  4027c4:	mov	x0, x8
  4027c8:	strb	w9, [x22]
  4027cc:	bl	40da7c <tigetstr@plt+0xb45c>
  4027d0:	and	w8, w0, #0x1
  4027d4:	tst	w0, #0x1
  4027d8:	mov	w9, #0x2                   	// #2
  4027dc:	mov	w10, #0x4                   	// #4
  4027e0:	strb	w8, [x22, #4]
  4027e4:	csel	w8, w10, w9, ne  // ne = any
  4027e8:	str	w8, [sp, #56]
  4027ec:	csel	w8, w9, wzr, ne  // ne = any
  4027f0:	mov	w0, wzr
  4027f4:	str	w8, [sp, #52]
  4027f8:	bl	4022d0 <use_extended_names@plt>
  4027fc:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402800:	ldr	x8, [x8, #4024]
  402804:	adrp	x2, 40e000 <tigetstr@plt+0xb9e0>
  402808:	add	x2, x2, #0xaa8
  40280c:	mov	w0, w27
  402810:	mov	x1, x26
  402814:	str	wzr, [x8]
  402818:	bl	4022c0 <getopt@plt>
  40281c:	cmn	w0, #0x1
  402820:	adrp	x23, 423000 <tigetstr@plt+0x209e0>
  402824:	b.eq	402b80 <tigetstr@plt+0x560>  // b.none
  402828:	mov	w8, #0xffff                	// #65535
  40282c:	str	w8, [sp, #80]
  402830:	mov	w8, #0x1                   	// #1
  402834:	mov	w25, w0
  402838:	mov	w19, #0xffffffff            	// #-1
  40283c:	mov	w24, #0x3c                  	// #60
  402840:	str	w8, [sp, #68]
  402844:	mov	w21, #0x3f                  	// #63
  402848:	bl	402410 <__ctype_b_loc@plt>
  40284c:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  402850:	mov	x22, x0
  402854:	add	x20, x20, #0xaa8
  402858:	mov	w8, #0x1                   	// #1
  40285c:	str	wzr, [sp, #48]
  402860:	str	xzr, [sp, #88]
  402864:	stp	wzr, wzr, [sp, #60]
  402868:	str	wzr, [sp, #28]
  40286c:	str	xzr, [sp, #16]
  402870:	stp	xzr, xzr, [sp, #32]
  402874:	str	wzr, [sp, #76]
  402878:	str	w8, [sp, #84]
  40287c:	mov	w28, w21
  402880:	mov	w21, w25
  402884:	ldr	w25, [sp, #76]
  402888:	b	4028bc <tigetstr@plt+0x29c>
  40288c:	mov	w8, #0xa                   	// #10
  402890:	madd	w8, w19, w8, w21
  402894:	sub	w19, w8, #0x30
  402898:	mov	w21, #0x76                  	// #118
  40289c:	mov	w0, w27
  4028a0:	mov	x1, x26
  4028a4:	mov	x2, x20
  4028a8:	mov	w28, w21
  4028ac:	bl	4022c0 <getopt@plt>
  4028b0:	mov	w21, w0
  4028b4:	cmn	w0, #0x1
  4028b8:	b.eq	402b5c <tigetstr@plt+0x53c>  // b.none
  4028bc:	ldr	x8, [x22]
  4028c0:	ldrh	w8, [x8, w21, sxtw #1]
  4028c4:	tbz	w8, #11, 402930 <tigetstr@plt+0x310>
  4028c8:	cmp	w28, #0x77
  4028cc:	b.eq	4028f4 <tigetstr@plt+0x2d4>  // b.none
  4028d0:	cmp	w28, #0x76
  4028d4:	b.eq	40288c <tigetstr@plt+0x26c>  // b.none
  4028d8:	cmp	w28, #0x51
  4028dc:	b.ne	402908 <tigetstr@plt+0x2e8>  // b.any
  4028e0:	mov	w8, #0xa                   	// #10
  4028e4:	madd	w8, w25, w8, w21
  4028e8:	sub	w25, w8, #0x30
  4028ec:	mov	w21, #0x51                  	// #81
  4028f0:	b	40289c <tigetstr@plt+0x27c>
  4028f4:	mov	w8, #0xa                   	// #10
  4028f8:	madd	w8, w24, w8, w21
  4028fc:	sub	w24, w8, #0x30
  402900:	mov	w21, #0x77                  	// #119
  402904:	b	40289c <tigetstr@plt+0x27c>
  402908:	cmp	w21, #0x30
  40290c:	b.eq	402920 <tigetstr@plt+0x300>  // b.none
  402910:	cmp	w21, #0x31
  402914:	b.ne	4034f8 <tigetstr@plt+0xed8>  // b.any
  402918:	mov	w24, wzr
  40291c:	b	40289c <tigetstr@plt+0x27c>
  402920:	mov	w8, #0x1                   	// #1
  402924:	str	w8, [sp, #80]
  402928:	mov	w24, #0xffff                	// #65535
  40292c:	b	40289c <tigetstr@plt+0x27c>
  402930:	sub	w8, w21, #0x43
  402934:	cmp	w8, #0x35
  402938:	str	w25, [sp, #76]
  40293c:	b.hi	4034f8 <tigetstr@plt+0xed8>  // b.pmore
  402940:	adrp	x11, 40d000 <tigetstr@plt+0xa9e0>
  402944:	add	x11, x11, #0xba8
  402948:	adr	x9, 402960 <tigetstr@plt+0x340>
  40294c:	ldrh	w10, [x11, x8, lsl #1]
  402950:	add	x9, x9, x10, lsl #2
  402954:	mov	w20, wzr
  402958:	mov	w28, #0x1                   	// #1
  40295c:	br	x9
  402960:	ldr	w28, [sp, #64]
  402964:	mov	w8, #0x1                   	// #1
  402968:	mov	w9, #0x2                   	// #2
  40296c:	strb	w8, [x23, #732]
  402970:	mov	w8, #0x4                   	// #4
  402974:	stp	w9, w8, [sp, #52]
  402978:	b	402b20 <tigetstr@plt+0x500>
  40297c:	ldr	w28, [sp, #64]
  402980:	mov	w8, #0x1                   	// #1
  402984:	str	w8, [sp, #92]
  402988:	b	402b20 <tigetstr@plt+0x500>
  40298c:	ldr	w28, [sp, #64]
  402990:	mov	w8, #0x1                   	// #1
  402994:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  402998:	strb	w8, [x9, #728]
  40299c:	mov	w8, #0x2                   	// #2
  4029a0:	stp	wzr, w8, [sp, #52]
  4029a4:	b	402b20 <tigetstr@plt+0x500>
  4029a8:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4029ac:	ldr	x9, [x9, #4024]
  4029b0:	ldr	w28, [sp, #64]
  4029b4:	mov	w8, #0x1                   	// #1
  4029b8:	str	w8, [x9]
  4029bc:	b	402b20 <tigetstr@plt+0x500>
  4029c0:	ldr	w28, [sp, #64]
  4029c4:	mov	w10, #0x1                   	// #1
  4029c8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4029cc:	mov	w9, #0x1                   	// #1
  4029d0:	strb	w10, [x8, #728]
  4029d4:	mov	w8, #0x3                   	// #3
  4029d8:	stp	w9, w8, [sp, #52]
  4029dc:	b	402b20 <tigetstr@plt+0x500>
  4029e0:	ldr	w28, [sp, #64]
  4029e4:	str	wzr, [sp, #76]
  4029e8:	b	402b20 <tigetstr@plt+0x500>
  4029ec:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4029f0:	ldr	x8, [x8, #3872]
  4029f4:	ldr	w28, [sp, #64]
  4029f8:	ldr	x8, [x8]
  4029fc:	str	x8, [sp, #40]
  402a00:	b	402b20 <tigetstr@plt+0x500>
  402a04:	ldr	w28, [sp, #64]
  402a08:	str	wzr, [sp, #84]
  402a0c:	b	402b20 <tigetstr@plt+0x500>
  402a10:	mov	w28, #0x1                   	// #1
  402a14:	b	402b20 <tigetstr@plt+0x500>
  402a18:	ldr	w28, [sp, #64]
  402a1c:	mov	w8, #0x1                   	// #1
  402a20:	str	w8, [sp, #48]
  402a24:	b	402b20 <tigetstr@plt+0x500>
  402a28:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402a2c:	ldr	x8, [x8, #3904]
  402a30:	mov	w9, #0x1                   	// #1
  402a34:	strb	w9, [x8]
  402a38:	mov	w0, #0x1                   	// #1
  402a3c:	mov	w25, #0x1                   	// #1
  402a40:	bl	4022d0 <use_extended_names@plt>
  402a44:	ldr	w28, [sp, #64]
  402a48:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402a4c:	strb	w25, [x8, #734]
  402a50:	b	402b20 <tigetstr@plt+0x500>
  402a54:	ldr	w28, [sp, #64]
  402a58:	mov	w8, #0x1                   	// #1
  402a5c:	str	w8, [sp, #28]
  402a60:	b	402b20 <tigetstr@plt+0x500>
  402a64:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402a68:	ldr	x8, [x8, #3872]
  402a6c:	ldr	x0, [x8]
  402a70:	bl	4039f8 <tigetstr@plt+0x13d8>
  402a74:	ldr	w28, [sp, #64]
  402a78:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402a7c:	str	x0, [x8, #752]
  402a80:	b	402b20 <tigetstr@plt+0x500>
  402a84:	ldr	w28, [sp, #64]
  402a88:	mov	w8, #0x1                   	// #1
  402a8c:	str	w8, [sp, #36]
  402a90:	b	402b20 <tigetstr@plt+0x500>
  402a94:	ldr	w28, [sp, #64]
  402a98:	mov	w8, #0xffffffff            	// #-1
  402a9c:	str	w8, [sp, #92]
  402aa0:	b	402b20 <tigetstr@plt+0x500>
  402aa4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402aa8:	ldr	x8, [x8, #3872]
  402aac:	ldr	w28, [sp, #64]
  402ab0:	ldr	x8, [x8]
  402ab4:	str	x8, [sp, #16]
  402ab8:	b	402b20 <tigetstr@plt+0x500>
  402abc:	ldr	w28, [sp, #64]
  402ac0:	mov	w8, #0x1                   	// #1
  402ac4:	str	w8, [sp, #88]
  402ac8:	b	402b20 <tigetstr@plt+0x500>
  402acc:	ldr	w28, [sp, #64]
  402ad0:	mov	w8, #0x1                   	// #1
  402ad4:	str	w8, [sp, #32]
  402ad8:	b	402b20 <tigetstr@plt+0x500>
  402adc:	ldr	w28, [sp, #64]
  402ae0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402ae4:	mov	w9, #0x1                   	// #1
  402ae8:	strb	w9, [x8, #733]
  402aec:	b	402b20 <tigetstr@plt+0x500>
  402af0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402af4:	ldr	x8, [x8, #3904]
  402af8:	ldr	w28, [sp, #64]
  402afc:	strb	wzr, [x8]
  402b00:	mov	w8, #0x1                   	// #1
  402b04:	str	w8, [sp, #60]
  402b08:	b	402b20 <tigetstr@plt+0x500>
  402b0c:	ldr	w28, [sp, #64]
  402b10:	mov	w19, wzr
  402b14:	b	402b20 <tigetstr@plt+0x500>
  402b18:	ldr	w28, [sp, #64]
  402b1c:	mov	w24, wzr
  402b20:	ldr	w20, [sp, #68]
  402b24:	adrp	x2, 40e000 <tigetstr@plt+0xb9e0>
  402b28:	add	x2, x2, #0xaa8
  402b2c:	mov	w0, w27
  402b30:	mov	x1, x26
  402b34:	bl	4022c0 <getopt@plt>
  402b38:	stp	w20, w28, [sp, #68]
  402b3c:	str	w28, [sp, #64]
  402b40:	mov	w28, w20
  402b44:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  402b48:	mov	w25, w0
  402b4c:	cmn	w0, #0x1
  402b50:	add	x20, x20, #0xaa8
  402b54:	b.ne	40287c <tigetstr@plt+0x25c>  // b.any
  402b58:	b	402b64 <tigetstr@plt+0x544>
  402b5c:	ldp	w8, w28, [sp, #64]
  402b60:	stp	w8, w25, [sp, #72]
  402b64:	ldp	w21, w25, [sp, #28]
  402b68:	cmp	w19, #0x0
  402b6c:	cset	w8, eq  // eq = none
  402b70:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  402b74:	csel	w8, w19, w8, gt
  402b78:	add	x22, x22, #0x2d8
  402b7c:	b	402bc0 <tigetstr@plt+0x5a0>
  402b80:	mov	w9, #0xffff                	// #65535
  402b84:	str	w9, [sp, #80]
  402b88:	mov	w9, #0x1                   	// #1
  402b8c:	str	xzr, [sp, #72]
  402b90:	str	wzr, [sp, #48]
  402b94:	str	xzr, [sp, #88]
  402b98:	str	wzr, [sp, #60]
  402b9c:	mov	w21, wzr
  402ba0:	str	xzr, [sp, #16]
  402ba4:	str	xzr, [sp, #40]
  402ba8:	mov	w25, wzr
  402bac:	str	wzr, [sp, #36]
  402bb0:	mov	w8, wzr
  402bb4:	mov	w28, #0x1                   	// #1
  402bb8:	mov	w24, #0x3c                  	// #60
  402bbc:	str	w9, [sp, #84]
  402bc0:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  402bc4:	ldr	x9, [x9, #3944]
  402bc8:	adrp	x11, 423000 <tigetstr@plt+0x209e0>
  402bcc:	str	w8, [x11, #736]
  402bd0:	mov	w11, #0xbfff                	// #49151
  402bd4:	ldr	w10, [x9]
  402bd8:	movk	w11, #0x3, lsl #16
  402bdc:	and	w10, w10, w11
  402be0:	orr	w8, w10, w8, lsl #13
  402be4:	str	w8, [x9]
  402be8:	cbz	w8, 402c0c <tigetstr@plt+0x5ec>
  402bec:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402bf0:	ldr	x8, [x8, #4048]
  402bf4:	adrp	x11, 403000 <tigetstr@plt+0x9e0>
  402bf8:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  402bfc:	add	x11, x11, #0xd20
  402c00:	ldr	x9, [x8]
  402c04:	str	x11, [x8]
  402c08:	str	x9, [x10, #760]
  402c0c:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  402c10:	ldr	x9, [x9, #3880]
  402c14:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  402c18:	ldrsw	x8, [x9]
  402c1c:	cmp	w8, w27
  402c20:	b.ge	402cd4 <tigetstr@plt+0x6b4>  // b.tcont
  402c24:	add	w10, w8, #0x1
  402c28:	cmp	w10, w27
  402c2c:	str	w10, [x9]
  402c30:	b.lt	403550 <tigetstr@plt+0xf30>  // b.tstop
  402c34:	ldr	x20, [x26, x8, lsl #3]
  402c38:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  402c3c:	ldr	x0, [x19, #768]
  402c40:	cbnz	x0, 402c74 <tigetstr@plt+0x654>
  402c44:	add	x1, sp, #0x60
  402c48:	mov	x0, x20
  402c4c:	bl	408210 <tigetstr@plt+0x5bf0>
  402c50:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  402c54:	str	x0, [x19, #768]
  402c58:	add	x1, x1, #0xb3e
  402c5c:	mov	x0, x20
  402c60:	bl	402400 <strcmp@plt>
  402c64:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  402c68:	add	x8, x8, #0xb40
  402c6c:	cmp	w0, #0x0
  402c70:	csel	x20, x8, x20, eq  // eq = none
  402c74:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402c78:	ldrb	w8, [x8, #728]
  402c7c:	cmp	w8, #0x0
  402c80:	cset	w8, eq  // eq = none
  402c84:	bic	w8, w8, w21
  402c88:	tbnz	w8, #0, 402dd8 <tigetstr@plt+0x7b8>
  402c8c:	ldp	w9, w2, [sp, #52]
  402c90:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402c94:	cmp	w28, #0x0
  402c98:	ldr	w6, [x8, #736]
  402c9c:	mov	w8, #0x4                   	// #4
  402ca0:	csel	w1, w8, w9, eq  // eq = none
  402ca4:	ldr	w8, [sp, #36]
  402ca8:	ldp	w9, w5, [sp, #76]
  402cac:	ldr	x0, [sp, #40]
  402cb0:	mov	w4, w24
  402cb4:	orr	w8, w8, w21
  402cb8:	and	w7, w8, #0x1
  402cbc:	ldr	w8, [sp, #48]
  402cc0:	str	w9, [sp, #8]
  402cc4:	and	w9, w21, #0x1
  402cc8:	strb	w9, [sp]
  402ccc:	and	w3, w8, #0x1
  402cd0:	b	402e0c <tigetstr@plt+0x7ec>
  402cd4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402cd8:	ldrb	w8, [x8, #728]
  402cdc:	cbz	w8, 403564 <tigetstr@plt+0xf44>
  402ce0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  402ce4:	add	x0, x0, #0xb05
  402ce8:	bl	4025c0 <getenv@plt>
  402cec:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  402cf0:	cbz	x0, 4034a0 <tigetstr@plt+0xe80>
  402cf4:	mov	x20, x0
  402cf8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  402cfc:	add	x0, x0, #0xb0d
  402d00:	bl	4025c0 <getenv@plt>
  402d04:	bl	4039f8 <tigetstr@plt+0x13d8>
  402d08:	str	x0, [x27, #752]
  402d0c:	cbz	x0, 4034a0 <tigetstr@plt+0xe80>
  402d10:	mov	x0, x20
  402d14:	mov	w1, wzr
  402d18:	bl	4023c0 <access@plt>
  402d1c:	cbz	w0, 402c3c <tigetstr@plt+0x61c>
  402d20:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  402d24:	add	x8, x8, #0xc16
  402d28:	ldr	x8, [x8]
  402d2c:	mov	w9, #0x5858                	// #22616
  402d30:	movk	w9, #0x58, lsl #16
  402d34:	mov	w0, #0x3f                  	// #63
  402d38:	str	w25, [sp, #32]
  402d3c:	mov	w26, w21
  402d40:	str	w9, [sp, #4200]
  402d44:	str	x8, [sp, #4192]
  402d48:	bl	402590 <umask@plt>
  402d4c:	mov	w21, w0
  402d50:	add	x0, sp, #0x1, lsl #12
  402d54:	add	x0, x0, #0x60
  402d58:	bl	402500 <mkstemp@plt>
  402d5c:	tbnz	w0, #31, 40359c <tigetstr@plt+0xf7c>
  402d60:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  402d64:	add	x1, x1, #0xc22
  402d68:	bl	4022a0 <fdopen@plt>
  402d6c:	mov	x25, x0
  402d70:	mov	w0, w21
  402d74:	bl	402590 <umask@plt>
  402d78:	str	x25, [x19, #768]
  402d7c:	cbz	x25, 4035a8 <tigetstr@plt+0xf88>
  402d80:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  402d84:	add	x21, sp, #0x1, lsl #12
  402d88:	add	x1, x1, #0xba6
  402d8c:	mov	x0, x25
  402d90:	mov	x2, x20
  402d94:	add	x21, x21, #0x60
  402d98:	bl	4025e0 <fprintf@plt>
  402d9c:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  402da0:	add	x20, x20, #0x300
  402da4:	ldr	x0, [x20]
  402da8:	bl	402210 <fclose@plt>
  402dac:	add	x0, sp, #0x1, lsl #12
  402db0:	add	x0, x0, #0x60
  402db4:	mov	x1, xzr
  402db8:	bl	408210 <tigetstr@plt+0x5bf0>
  402dbc:	ldr	w25, [sp, #32]
  402dc0:	stp	x0, x21, [x20]
  402dc4:	add	x20, sp, #0x1, lsl #12
  402dc8:	add	x20, x20, #0x60
  402dcc:	mov	w21, w26
  402dd0:	cbnz	x0, 402c74 <tigetstr@plt+0x654>
  402dd4:	b	402c44 <tigetstr@plt+0x624>
  402dd8:	ldrb	w8, [x23, #732]
  402ddc:	cbz	w8, 402e10 <tigetstr@plt+0x7f0>
  402de0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402de4:	ldr	w6, [x8, #736]
  402de8:	ldp	w8, w1, [sp, #48]
  402dec:	ldr	x0, [sp, #40]
  402df0:	ldr	w2, [sp, #56]
  402df4:	ldr	w5, [sp, #80]
  402df8:	and	w3, w8, #0x1
  402dfc:	mov	w4, w24
  402e00:	mov	w7, wzr
  402e04:	str	wzr, [sp, #8]
  402e08:	strb	wzr, [sp]
  402e0c:	bl	409840 <tigetstr@plt+0x7220>
  402e10:	mov	x0, x20
  402e14:	bl	402200 <_nc_set_source@plt>
  402e18:	ldrb	w8, [x22]
  402e1c:	ldrb	w9, [x22, #4]
  402e20:	cmp	w28, #0x0
  402e24:	ldr	w20, [sp, #72]
  402e28:	cset	w10, eq  // eq = none
  402e2c:	orr	w8, w9, w8
  402e30:	cmp	w8, #0x0
  402e34:	ldr	x0, [x22, #40]
  402e38:	cset	w8, ne  // ne = any
  402e3c:	orr	w8, w21, w8
  402e40:	adrp	x9, 408000 <tigetstr@plt+0x59e0>
  402e44:	orr	w10, w20, w10
  402e48:	add	x9, x9, #0x378
  402e4c:	tst	w8, #0x1
  402e50:	and	w2, w10, #0x1
  402e54:	csel	x4, xzr, x9, ne  // ne = any
  402e58:	mov	x1, xzr
  402e5c:	mov	w3, wzr
  402e60:	bl	4021f0 <_nc_read_entry_source@plt>
  402e64:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  402e68:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  402e6c:	ldr	x24, [x24, #3864]
  402e70:	ldr	x28, [x28, #3984]
  402e74:	tbz	w21, #0, 402f78 <tigetstr@plt+0x958>
  402e78:	and	w1, w20, #0x1
  402e7c:	mov	w0, #0x1                   	// #1
  402e80:	bl	402450 <_nc_resolve_uses2@plt>
  402e84:	ldr	w8, [sp, #84]
  402e88:	and	w8, w8, w21
  402e8c:	tbz	w8, #0, 4035d8 <tigetstr@plt+0xfb8>
  402e90:	ldrb	w8, [x22, #4]
  402e94:	ldrb	w9, [x22]
  402e98:	orr	w8, w9, w8
  402e9c:	cbz	w8, 4035d8 <tigetstr@plt+0xfb8>
  402ea0:	ldr	x20, [x24]
  402ea4:	cbz	x20, 4035b4 <tigetstr@plt+0xf94>
  402ea8:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  402eac:	mov	w28, w21
  402eb0:	mov	w27, #0x1000                	// #4096
  402eb4:	mov	w21, #0x3ff                 	// #1023
  402eb8:	add	x22, x22, #0xc9e
  402ebc:	b	402efc <tigetstr@plt+0x8dc>
  402ec0:	adrp	x24, 423000 <tigetstr@plt+0x209e0>
  402ec4:	ldrb	w4, [x24, #728]
  402ec8:	ldr	w5, [sp, #92]
  402ecc:	mov	w3, #0x1                   	// #1
  402ed0:	mov	x0, x20
  402ed4:	mov	x1, xzr
  402ed8:	mov	w2, wzr
  402edc:	bl	409c78 <tigetstr@plt+0x7658>
  402ee0:	ldrb	w8, [x24, #728]
  402ee4:	cmp	w8, #0x0
  402ee8:	csel	w8, w21, w27, eq  // eq = none
  402eec:	cmp	w0, w8
  402ef0:	b.gt	402f34 <tigetstr@plt+0x914>
  402ef4:	ldr	x20, [x20, #1008]
  402ef8:	cbz	x20, 402fb8 <tigetstr@plt+0x998>
  402efc:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  402f00:	ldr	x8, [x8, #752]
  402f04:	cbz	x8, 402ec0 <tigetstr@plt+0x8a0>
  402f08:	ldr	x1, [x8]
  402f0c:	cbz	x1, 402ef4 <tigetstr@plt+0x8d4>
  402f10:	ldr	x24, [x20]
  402f14:	add	x25, x8, #0x8
  402f18:	mov	x0, x24
  402f1c:	mov	x2, x22
  402f20:	bl	402510 <_nc_name_match@plt>
  402f24:	cbnz	w0, 402ec0 <tigetstr@plt+0x8a0>
  402f28:	ldr	x1, [x25], #8
  402f2c:	cbnz	x1, 402f18 <tigetstr@plt+0x8f8>
  402f30:	b	402ef4 <tigetstr@plt+0x8d4>
  402f34:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402f38:	ldr	x8, [x8, #3856]
  402f3c:	mov	w26, w0
  402f40:	ldr	x24, [x8]
  402f44:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402f48:	ldr	x8, [x8, #3968]
  402f4c:	ldr	x0, [x20]
  402f50:	ldr	x25, [x8]
  402f54:	bl	402100 <_nc_first_name@plt>
  402f58:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  402f5c:	mov	x3, x0
  402f60:	mov	x0, x24
  402f64:	add	x1, x1, #0xb48
  402f68:	mov	x2, x25
  402f6c:	mov	w4, w26
  402f70:	bl	4025e0 <fprintf@plt>
  402f74:	b	402ef4 <tigetstr@plt+0x8d4>
  402f78:	ldrb	w8, [x22]
  402f7c:	ldrb	w9, [x22, #4]
  402f80:	orr	w10, w9, w8
  402f84:	cmp	w10, #0x0
  402f88:	cset	w10, ne  // ne = any
  402f8c:	bic	w10, w10, w25
  402f90:	tbnz	w10, #0, 402fe4 <tigetstr@plt+0x9c4>
  402f94:	and	w1, w20, #0x1
  402f98:	mov	w0, #0x1                   	// #1
  402f9c:	bl	402450 <_nc_resolve_uses2@plt>
  402fa0:	cmp	w0, #0x0
  402fa4:	cset	w8, ne  // ne = any
  402fa8:	orr	w8, w21, w8
  402fac:	tbnz	w8, #0, 402fdc <tigetstr@plt+0x9bc>
  402fb0:	mov	w0, #0x1                   	// #1
  402fb4:	bl	402140 <exit@plt>
  402fb8:	mov	w21, w28
  402fbc:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  402fc0:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  402fc4:	ldr	x28, [x28, #3984]
  402fc8:	ldr	x24, [x24, #3864]
  402fcc:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  402fd0:	add	x22, x22, #0x2d8
  402fd4:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  402fd8:	tbnz	w21, #0, 4035d8 <tigetstr@plt+0xfb8>
  402fdc:	ldrb	w8, [x22]
  402fe0:	ldrb	w9, [x22, #4]
  402fe4:	orr	w8, w9, w8
  402fe8:	cbz	w8, 4035fc <tigetstr@plt+0xfdc>
  402fec:	mov	w9, #0xffffffff            	// #-1
  402ff0:	str	w9, [x28]
  402ff4:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  402ff8:	ldr	x20, [x24]
  402ffc:	ldr	x8, [x27, #752]
  403000:	ldr	x10, [x10, #4016]
  403004:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  403008:	str	w9, [x10]
  40300c:	ldr	x28, [x28, #3896]
  403010:	cbz	x20, 40337c <tigetstr@plt+0xd5c>
  403014:	ldr	w9, [sp, #60]
  403018:	adrp	x21, 423000 <tigetstr@plt+0x209e0>
  40301c:	adrp	x24, 40e000 <tigetstr@plt+0xb9e0>
  403020:	add	x21, x21, #0x310
  403024:	and	w9, w9, #0x1
  403028:	str	w9, [sp, #80]
  40302c:	ldr	w9, [sp, #84]
  403030:	add	x24, x24, #0xc9e
  403034:	and	w9, w9, #0x1
  403038:	str	w9, [sp, #76]
  40303c:	b	40304c <tigetstr@plt+0xa2c>
  403040:	ldr	x20, [x20, #1008]
  403044:	ldr	x8, [x27, #752]
  403048:	cbz	x20, 40337c <tigetstr@plt+0xd5c>
  40304c:	ldr	x25, [x20]
  403050:	cbz	x8, 403080 <tigetstr@plt+0xa60>
  403054:	ldr	x1, [x8]
  403058:	cbz	x1, 403040 <tigetstr@plt+0xa20>
  40305c:	add	x22, x8, #0x8
  403060:	mov	x0, x25
  403064:	mov	x2, x24
  403068:	bl	402510 <_nc_name_match@plt>
  40306c:	cbnz	w0, 40307c <tigetstr@plt+0xa5c>
  403070:	ldr	x1, [x22], #8
  403074:	cbnz	x1, 403060 <tigetstr@plt+0xa40>
  403078:	b	403040 <tigetstr@plt+0xa20>
  40307c:	ldr	x25, [x20]
  403080:	ldr	x22, [x20, #992]
  403084:	ldr	x26, [x20, #984]
  403088:	mov	x0, x25
  40308c:	bl	402100 <_nc_first_name@plt>
  403090:	bl	402360 <_nc_set_type@plt>
  403094:	ldr	w8, [sp, #88]
  403098:	tbnz	w8, #0, 4032f8 <tigetstr@plt+0xcd8>
  40309c:	ldr	x0, [x19, #768]
  4030a0:	ldr	x1, [x20, #984]
  4030a4:	mov	w2, wzr
  4030a8:	sub	x22, x22, x26
  4030ac:	bl	402380 <fseek@plt>
  4030b0:	cmp	x22, #0x1
  4030b4:	b.lt	4032f8 <tigetstr@plt+0xcd8>  // b.tstop
  4030b8:	add	x22, x22, #0x1
  4030bc:	b	4030d8 <tigetstr@plt+0xab8>
  4030c0:	ldr	x1, [x28]
  4030c4:	mov	w0, w25
  4030c8:	bl	402190 <putc@plt>
  4030cc:	sub	x22, x22, #0x1
  4030d0:	cmp	x22, #0x1
  4030d4:	b.le	4032f8 <tigetstr@plt+0xcd8>
  4030d8:	ldr	x0, [x19, #768]
  4030dc:	bl	402280 <fgetc@plt>
  4030e0:	cmn	w0, #0x1
  4030e4:	b.eq	4032f8 <tigetstr@plt+0xcd8>  // b.none
  4030e8:	mov	w25, w0
  4030ec:	ldr	x0, [x19, #768]
  4030f0:	bl	402610 <ferror@plt>
  4030f4:	cbnz	w0, 4032f8 <tigetstr@plt+0xcd8>
  4030f8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4030fc:	ldrb	w8, [x8, #728]
  403100:	cbnz	w8, 4030c0 <tigetstr@plt+0xaa0>
  403104:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403108:	ldrb	w8, [x8, #735]
  40310c:	cmp	w8, #0x1
  403110:	b.ne	4031b0 <tigetstr@plt+0xb90>  // b.any
  403114:	ldp	x8, x9, [x21]
  403118:	add	x9, x9, #0x1
  40311c:	cmp	x9, x8
  403120:	b.cc	403150 <tigetstr@plt+0xb30>  // b.lo, b.ul, b.last
  403124:	ldr	x0, [x21, #16]
  403128:	add	x1, x8, #0x84
  40312c:	str	x1, [x21]
  403130:	bl	4021e0 <_nc_doalloc@plt>
  403134:	str	x0, [x21, #16]
  403138:	cbz	x0, 4034e0 <tigetstr@plt+0xec0>
  40313c:	ldr	x0, [x21, #24]
  403140:	ldr	x1, [x21]
  403144:	bl	4021e0 <_nc_doalloc@plt>
  403148:	str	x0, [x21, #24]
  40314c:	cbz	x0, 4034ec <tigetstr@plt+0xecc>
  403150:	cmp	w25, #0x40
  403154:	b.eq	403168 <tigetstr@plt+0xb48>  // b.none
  403158:	cmp	w25, #0x3e
  40315c:	b.eq	4031d0 <tigetstr@plt+0xbb0>  // b.none
  403160:	cmp	w25, #0xa
  403164:	b.ne	40327c <tigetstr@plt+0xc5c>  // b.any
  403168:	adrp	x26, 423000 <tigetstr@plt+0x209e0>
  40316c:	add	x26, x26, #0x2df
  403170:	ldur	x8, [x26, #57]
  403174:	ldur	x9, [x26, #65]
  403178:	mov	w0, #0x3c                  	// #60
  40317c:	add	x10, x8, #0x1
  403180:	stur	x10, [x26, #57]
  403184:	strb	wzr, [x9, x8]
  403188:	ldr	x1, [x28]
  40318c:	bl	402190 <putc@plt>
  403190:	ldur	x0, [x26, #65]
  403194:	ldr	x1, [x28]
  403198:	bl	402130 <fputs@plt>
  40319c:	ldr	x1, [x28]
  4031a0:	mov	w0, w25
  4031a4:	bl	402190 <putc@plt>
  4031a8:	strb	wzr, [x26]
  4031ac:	b	4030cc <tigetstr@plt+0xaac>
  4031b0:	cmp	w25, #0x3c
  4031b4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4031b8:	str	xzr, [x8, #792]
  4031bc:	b.ne	4030c0 <tigetstr@plt+0xaa0>  // b.any
  4031c0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4031c4:	mov	w9, #0x1                   	// #1
  4031c8:	strb	w9, [x8, #735]
  4031cc:	b	4030cc <tigetstr@plt+0xaac>
  4031d0:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  4031d4:	add	x10, x10, #0x2df
  4031d8:	ldur	x8, [x10, #57]
  4031dc:	ldur	x25, [x10, #65]
  4031e0:	mov	w1, #0x23                  	// #35
  4031e4:	add	x9, x8, #0x1
  4031e8:	stur	x9, [x10, #57]
  4031ec:	strb	wzr, [x25, x8]
  4031f0:	ldur	x26, [x10, #73]
  4031f4:	mov	x0, x25
  4031f8:	strb	wzr, [x10]
  4031fc:	strb	wzr, [x26]
  403200:	bl	402480 <strchr@plt>
  403204:	mov	x27, x0
  403208:	cbnz	x0, 403220 <tigetstr@plt+0xc00>
  40320c:	mov	w1, #0x3d                  	// #61
  403210:	mov	x0, x25
  403214:	bl	402480 <strchr@plt>
  403218:	mov	x27, x0
  40321c:	cbz	x0, 4032d4 <tigetstr@plt+0xcb4>
  403220:	mov	x0, x26
  403224:	mov	x1, x27
  403228:	bl	4024c0 <strcpy@plt>
  40322c:	strb	wzr, [x27]
  403230:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403234:	ldr	x25, [x8, #800]
  403238:	mov	x0, x25
  40323c:	bl	409744 <tigetstr@plt+0x7124>
  403240:	ldr	x1, [x28]
  403244:	cbz	x0, 403298 <tigetstr@plt+0xc78>
  403248:	mov	x25, x0
  40324c:	mov	w0, #0x3a                  	// #58
  403250:	bl	402190 <putc@plt>
  403254:	ldr	x1, [x28]
  403258:	mov	x0, x25
  40325c:	bl	402130 <fputs@plt>
  403260:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403264:	ldr	x0, [x8, #808]
  403268:	ldr	x1, [x28]
  40326c:	bl	402130 <fputs@plt>
  403270:	ldr	x1, [x28]
  403274:	mov	w0, #0x3a                  	// #58
  403278:	b	4032c8 <tigetstr@plt+0xca8>
  40327c:	adrp	x11, 423000 <tigetstr@plt+0x209e0>
  403280:	add	x11, x11, #0x318
  403284:	ldp	x8, x9, [x11]
  403288:	add	x10, x8, #0x1
  40328c:	str	x10, [x11]
  403290:	strb	w25, [x9, x8]
  403294:	b	4030cc <tigetstr@plt+0xaac>
  403298:	mov	w0, #0x3c                  	// #60
  40329c:	bl	402190 <putc@plt>
  4032a0:	adrp	x25, 423000 <tigetstr@plt+0x209e0>
  4032a4:	add	x25, x25, #0x320
  4032a8:	ldr	x0, [x25]
  4032ac:	ldr	x1, [x28]
  4032b0:	bl	402130 <fputs@plt>
  4032b4:	ldr	x0, [x25, #8]
  4032b8:	ldr	x1, [x28]
  4032bc:	bl	402130 <fputs@plt>
  4032c0:	ldr	x1, [x28]
  4032c4:	mov	w0, #0x3e                  	// #62
  4032c8:	bl	402190 <putc@plt>
  4032cc:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  4032d0:	b	4030cc <tigetstr@plt+0xaac>
  4032d4:	mov	w1, #0x40                  	// #64
  4032d8:	mov	x0, x25
  4032dc:	bl	402480 <strchr@plt>
  4032e0:	cbz	x0, 403238 <tigetstr@plt+0xc18>
  4032e4:	ldrb	w8, [x0, #1]
  4032e8:	mov	x27, x0
  4032ec:	cmp	w8, #0x3e
  4032f0:	b.eq	403220 <tigetstr@plt+0xc00>  // b.none
  4032f4:	b	403238 <tigetstr@plt+0xc18>
  4032f8:	mov	x0, x20
  4032fc:	bl	40d5e8 <tigetstr@plt+0xafc8>
  403300:	ldp	w2, w1, [sp, #76]
  403304:	ldr	w3, [sp, #92]
  403308:	mov	x0, x20
  40330c:	mov	x4, xzr
  403310:	bl	40c554 <tigetstr@plt+0x9f34>
  403314:	ldr	w8, [x20, #72]
  403318:	cbz	w8, 403348 <tigetstr@plt+0xd28>
  40331c:	mov	x22, xzr
  403320:	add	x25, x20, #0x50
  403324:	ldr	x0, [x25], #24
  403328:	ldrb	w8, [x23, #732]
  40332c:	cmp	w8, #0x0
  403330:	cset	w1, eq  // eq = none
  403334:	bl	40d060 <tigetstr@plt+0xaa40>
  403338:	ldr	w8, [x20, #72]
  40333c:	add	x22, x22, #0x1
  403340:	cmp	x22, x8
  403344:	b.cc	403324 <tigetstr@plt+0xd04>  // b.lo, b.ul, b.last
  403348:	bl	40d10c <tigetstr@plt+0xaaec>
  40334c:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403350:	ldr	w8, [x8, #736]
  403354:	ldr	w9, [sp, #84]
  403358:	cmp	w8, #0x0
  40335c:	cset	w8, eq  // eq = none
  403360:	orr	w8, w9, w8
  403364:	tbnz	w8, #0, 403040 <tigetstr@plt+0xa20>
  403368:	mov	w1, w0
  40336c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403370:	add	x0, x0, #0xb70
  403374:	bl	4025a0 <printf@plt>
  403378:	b	403040 <tigetstr@plt+0xa20>
  40337c:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  403380:	ldr	x9, [x9, #3848]
  403384:	cmp	x8, #0x0
  403388:	cset	w8, ne  // ne = any
  40338c:	ldr	x9, [x9]
  403390:	cmp	x9, #0x0
  403394:	cset	w10, eq  // eq = none
  403398:	orr	w8, w8, w10
  40339c:	ldr	w10, [sp, #88]
  4033a0:	orr	w8, w10, w8
  4033a4:	tbz	w8, #0, 4033b0 <tigetstr@plt+0xd90>
  4033a8:	mov	w25, wzr
  4033ac:	b	403444 <tigetstr@plt+0xe24>
  4033b0:	ldr	x0, [x19, #768]
  4033b4:	ldr	x1, [x9, #992]
  4033b8:	mov	w2, wzr
  4033bc:	bl	402380 <fseek@plt>
  4033c0:	ldr	x0, [x19, #768]
  4033c4:	bl	402280 <fgetc@plt>
  4033c8:	cmn	w0, #0x1
  4033cc:	mov	w25, wzr
  4033d0:	b.eq	403444 <tigetstr@plt+0xe24>  // b.none
  4033d4:	mov	w21, wzr
  4033d8:	mov	w22, wzr
  4033dc:	mov	w20, wzr
  4033e0:	mov	w8, w20
  4033e4:	cmp	w0, #0x23
  4033e8:	cset	w9, eq  // eq = none
  4033ec:	cmp	w8, #0xa
  4033f0:	cset	w10, eq  // eq = none
  4033f4:	and	w10, w10, w9
  4033f8:	mov	w20, w0
  4033fc:	orr	w21, w21, w10
  403400:	csel	w22, w9, w22, eq  // eq = none
  403404:	tbz	w21, #0, 403430 <tigetstr@plt+0xe10>
  403408:	cmp	w8, #0xa
  40340c:	cset	w8, eq  // eq = none
  403410:	cmp	w20, #0xa
  403414:	cset	w9, eq  // eq = none
  403418:	and	w8, w8, w9
  40341c:	orr	w8, w22, w8
  403420:	tbz	w8, #0, 403430 <tigetstr@plt+0xe10>
  403424:	ldr	x1, [x28]
  403428:	mov	w0, w20
  40342c:	bl	402190 <putc@plt>
  403430:	ldr	x0, [x19, #768]
  403434:	bl	402280 <fgetc@plt>
  403438:	cmn	w0, #0x1
  40343c:	mov	w25, wzr
  403440:	b.ne	4033e0 <tigetstr@plt+0xdc0>  // b.any
  403444:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  403448:	add	x9, x9, #0x2d8
  40344c:	ldrb	w8, [x9, #5]
  403450:	cmp	w8, #0x1
  403454:	b.ne	403498 <tigetstr@plt+0xe78>  // b.any
  403458:	tbnz	w25, #0, 403498 <tigetstr@plt+0xe78>
  40345c:	ldrb	w8, [x9]
  403460:	ldrb	w9, [x9, #4]
  403464:	orr	w8, w9, w8
  403468:	tst	w8, #0xff
  40346c:	b.ne	403498 <tigetstr@plt+0xe78>  // b.any
  403470:	bl	4024d0 <_nc_tic_written@plt>
  403474:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403478:	ldr	x19, [x8, #744]
  40347c:	cbnz	w0, 4034b4 <tigetstr@plt+0xe94>
  403480:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403484:	add	x0, x0, #0xb97
  403488:	mov	w1, #0x13                  	// #19
  40348c:	mov	w2, #0x1                   	// #1
  403490:	mov	x3, x19
  403494:	bl	402490 <fwrite@plt>
  403498:	mov	w0, wzr
  40349c:	bl	402140 <exit@plt>
  4034a0:	ldr	x0, [x19, #768]
  4034a4:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4034a8:	add	x20, x20, #0xaf8
  4034ac:	cbnz	x0, 402c74 <tigetstr@plt+0x654>
  4034b0:	b	402c44 <tigetstr@plt+0x624>
  4034b4:	mov	w20, w0
  4034b8:	mov	x0, xzr
  4034bc:	bl	4023f0 <_nc_tic_dir@plt>
  4034c0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4034c4:	mov	x3, x0
  4034c8:	add	x1, x1, #0xb7d
  4034cc:	mov	x0, x19
  4034d0:	mov	w2, w20
  4034d4:	bl	4025e0 <fprintf@plt>
  4034d8:	mov	w0, wzr
  4034dc:	bl	402140 <exit@plt>
  4034e0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4034e4:	add	x0, x0, #0xca0
  4034e8:	bl	408364 <tigetstr@plt+0x5d44>
  4034ec:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4034f0:	add	x0, x0, #0xcb6
  4034f4:	bl	408364 <tigetstr@plt+0x5d44>
  4034f8:	bl	4038b0 <tigetstr@plt+0x1290>
  4034fc:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403500:	ldr	x8, [x8, #3944]
  403504:	cmp	w19, #0x0
  403508:	cset	w9, eq  // eq = none
  40350c:	csel	w9, w19, w9, gt
  403510:	ldr	w10, [x8]
  403514:	adrp	x11, 423000 <tigetstr@plt+0x209e0>
  403518:	str	w9, [x11, #736]
  40351c:	mov	w11, #0xbfff                	// #49151
  403520:	ldr	x0, [sp, #16]
  403524:	movk	w11, #0x3, lsl #16
  403528:	and	w10, w10, w11
  40352c:	orr	w9, w10, w9, lsl #13
  403530:	str	w9, [x8]
  403534:	bl	403908 <tigetstr@plt+0x12e8>
  403538:	mov	w0, wzr
  40353c:	bl	402140 <exit@plt>
  403540:	bl	4021c0 <curses_version@plt>
  403544:	bl	4023e0 <puts@plt>
  403548:	mov	w0, wzr
  40354c:	bl	402140 <exit@plt>
  403550:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403554:	ldr	x8, [x8, #3856]
  403558:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40355c:	add	x1, x1, #0xad0
  403560:	b	403574 <tigetstr@plt+0xf54>
  403564:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403568:	ldr	x8, [x8, #3856]
  40356c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  403570:	add	x1, x1, #0xb19
  403574:	ldr	x0, [x8]
  403578:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40357c:	ldr	x8, [x8, #3968]
  403580:	ldr	x2, [x8]
  403584:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  403588:	add	x4, x4, #0xc32
  40358c:	mov	x3, x2
  403590:	bl	4025e0 <fprintf@plt>
  403594:	mov	w0, #0x1                   	// #1
  403598:	bl	402140 <exit@plt>
  40359c:	mov	w0, w21
  4035a0:	bl	402590 <umask@plt>
  4035a4:	str	xzr, [x19, #768]
  4035a8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4035ac:	add	x0, x0, #0xb12
  4035b0:	bl	408364 <tigetstr@plt+0x5d44>
  4035b4:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4035b8:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  4035bc:	ldr	x9, [x9, #4016]
  4035c0:	ldr	x10, [x10, #3984]
  4035c4:	mov	w8, #0xffffffff            	// #-1
  4035c8:	mov	w25, #0x1                   	// #1
  4035cc:	str	w8, [x9]
  4035d0:	str	w8, [x10]
  4035d4:	b	403444 <tigetstr@plt+0xe24>
  4035d8:	mov	w8, #0xffffffff            	// #-1
  4035dc:	str	w8, [x28]
  4035e0:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4035e4:	ldr	x20, [x24]
  4035e8:	ldr	x9, [x9, #4016]
  4035ec:	str	w8, [x9]
  4035f0:	cbnz	x20, 4037c8 <tigetstr@plt+0x11a8>
  4035f4:	mov	w25, #0x1                   	// #1
  4035f8:	b	403444 <tigetstr@plt+0xe24>
  4035fc:	ldr	x0, [sp, #16]
  403600:	bl	4020f0 <_nc_set_writedir@plt>
  403604:	ldr	x19, [x24]
  403608:	cbz	x19, 4033a8 <tigetstr@plt+0xd88>
  40360c:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  403610:	mov	w23, #0x27                  	// #39
  403614:	add	x20, x20, #0xc9e
  403618:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40361c:	ldr	x8, [x8, #752]
  403620:	cbnz	x8, 403790 <tigetstr@plt+0x1170>
  403624:	mov	x24, xzr
  403628:	ldr	x8, [x19, #32]
  40362c:	ldr	x21, [x8, x24, lsl #3]
  403630:	add	x8, x21, #0x1
  403634:	cmp	x8, #0x2
  403638:	b.cc	403764 <tigetstr@plt+0x1144>  // b.lo, b.ul, b.last
  40363c:	mov	w1, #0x7b                  	// #123
  403640:	mov	x0, x21
  403644:	bl	402480 <strchr@plt>
  403648:	cbz	x0, 403764 <tigetstr@plt+0x1144>
  40364c:	ldrb	w8, [x21]
  403650:	cbnz	w8, 403660 <tigetstr@plt+0x1040>
  403654:	add	x25, sp, #0x2, lsl #12
  403658:	add	x25, x25, #0x68
  40365c:	b	403730 <tigetstr@plt+0x1110>
  403660:	add	x27, sp, #0x2, lsl #12
  403664:	add	x27, x27, #0x68
  403668:	mov	x9, x21
  40366c:	mov	x25, x27
  403670:	and	w10, w8, #0xff
  403674:	add	x26, x9, #0x1
  403678:	cmp	w10, #0x25
  40367c:	strb	w8, [x25], #1
  403680:	b.eq	4036a4 <tigetstr@plt+0x1084>  // b.none
  403684:	cmp	w10, #0x5c
  403688:	b.ne	403720 <tigetstr@plt+0x1100>  // b.any
  40368c:	ldrb	w8, [x9, #1]
  403690:	add	x25, x27, #0x2
  403694:	strb	w8, [x27, #1]
  403698:	cbz	w8, 403730 <tigetstr@plt+0x1110>
  40369c:	add	x26, x9, #0x2
  4036a0:	b	403720 <tigetstr@plt+0x1100>
  4036a4:	ldrb	w8, [x26]
  4036a8:	cmp	w8, #0x7b
  4036ac:	b.ne	403724 <tigetstr@plt+0x1104>  // b.any
  4036b0:	add	x1, sp, #0x2, lsl #12
  4036b4:	add	x0, x9, #0x2
  4036b8:	add	x1, x1, #0x60
  4036bc:	mov	w2, wzr
  4036c0:	str	xzr, [sp, #8288]
  4036c4:	bl	402430 <strtol@plt>
  4036c8:	ldr	x8, [sp, #8288]
  4036cc:	cbz	x8, 403720 <tigetstr@plt+0x1100>
  4036d0:	mov	x22, x0
  4036d4:	cmp	x0, #0x7e
  4036d8:	b.gt	403720 <tigetstr@plt+0x1100>
  4036dc:	cmp	x22, #0x5c
  4036e0:	b.eq	403720 <tigetstr@plt+0x1100>  // b.none
  4036e4:	cmp	x22, #0x1
  4036e8:	b.lt	403720 <tigetstr@plt+0x1100>  // b.tstop
  4036ec:	ldrb	w8, [x8]
  4036f0:	cmp	w8, #0x7d
  4036f4:	b.ne	403720 <tigetstr@plt+0x1100>  // b.any
  4036f8:	bl	402410 <__ctype_b_loc@plt>
  4036fc:	ldr	x8, [x0]
  403700:	ldrh	w8, [x8, x22, lsl #1]
  403704:	tbz	w8, #14, 403720 <tigetstr@plt+0x1100>
  403708:	ldr	x8, [sp, #8288]
  40370c:	add	x25, x27, #0x4
  403710:	strb	w23, [x27, #1]
  403714:	strb	w22, [x27, #2]
  403718:	add	x26, x8, #0x1
  40371c:	strb	w23, [x27, #3]
  403720:	ldrb	w8, [x26]
  403724:	mov	x9, x26
  403728:	mov	x27, x25
  40372c:	cbnz	w8, 403670 <tigetstr@plt+0x1050>
  403730:	add	x0, sp, #0x2, lsl #12
  403734:	add	x0, x0, #0x68
  403738:	strb	wzr, [x25]
  40373c:	bl	402110 <strlen@plt>
  403740:	mov	x22, x0
  403744:	mov	x0, x21
  403748:	bl	402110 <strlen@plt>
  40374c:	cmp	x22, x0
  403750:	b.cs	403764 <tigetstr@plt+0x1144>  // b.hs, b.nlast
  403754:	add	x1, sp, #0x2, lsl #12
  403758:	add	x1, x1, #0x68
  40375c:	mov	x0, x21
  403760:	bl	4024c0 <strcpy@plt>
  403764:	add	x24, x24, #0x1
  403768:	cmp	x24, #0x19e
  40376c:	b.ne	403628 <tigetstr@plt+0x1008>  // b.any
  403770:	ldr	x0, [x19]
  403774:	bl	402100 <_nc_first_name@plt>
  403778:	bl	402360 <_nc_set_type@plt>
  40377c:	ldr	x8, [x19, #1000]
  403780:	mov	x0, x19
  403784:	str	w8, [x28]
  403788:	bl	402340 <_nc_write_entry@plt>
  40378c:	b	4037b8 <tigetstr@plt+0x1198>
  403790:	ldr	x1, [x8]
  403794:	cbz	x1, 4037b8 <tigetstr@plt+0x1198>
  403798:	ldr	x21, [x19]
  40379c:	add	x22, x8, #0x8
  4037a0:	mov	x0, x21
  4037a4:	mov	x2, x20
  4037a8:	bl	402510 <_nc_name_match@plt>
  4037ac:	cbnz	w0, 403624 <tigetstr@plt+0x1004>
  4037b0:	ldr	x1, [x22], #8
  4037b4:	cbnz	x1, 4037a0 <tigetstr@plt+0x1180>
  4037b8:	ldr	x19, [x19, #1008]
  4037bc:	mov	w25, wzr
  4037c0:	cbnz	x19, 403618 <tigetstr@plt+0xff8>
  4037c4:	b	403444 <tigetstr@plt+0xe24>
  4037c8:	ldr	w8, [sp, #60]
  4037cc:	mov	w25, w21
  4037d0:	adrp	x23, 40e000 <tigetstr@plt+0xb9e0>
  4037d4:	mov	x26, x28
  4037d8:	and	w21, w8, #0x1
  4037dc:	ldr	w8, [sp, #84]
  4037e0:	add	x23, x23, #0xc9e
  4037e4:	and	w22, w8, #0x1
  4037e8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4037ec:	ldr	x8, [x8, #752]
  4037f0:	ldr	x24, [x20]
  4037f4:	cbz	x8, 403824 <tigetstr@plt+0x1204>
  4037f8:	ldr	x1, [x8]
  4037fc:	cbz	x1, 403858 <tigetstr@plt+0x1238>
  403800:	add	x19, x8, #0x8
  403804:	mov	x0, x24
  403808:	mov	x2, x23
  40380c:	bl	402510 <_nc_name_match@plt>
  403810:	cbnz	w0, 403820 <tigetstr@plt+0x1200>
  403814:	ldr	x1, [x19], #8
  403818:	cbz	x1, 403858 <tigetstr@plt+0x1238>
  40381c:	b	403804 <tigetstr@plt+0x11e4>
  403820:	ldr	x24, [x20]
  403824:	mov	x0, x24
  403828:	bl	402100 <_nc_first_name@plt>
  40382c:	bl	402360 <_nc_set_type@plt>
  403830:	ldr	x8, [x20, #1000]
  403834:	mov	x0, x20
  403838:	str	w8, [x26]
  40383c:	bl	40d5e8 <tigetstr@plt+0xafc8>
  403840:	ldr	w3, [sp, #92]
  403844:	mov	x0, x20
  403848:	mov	w1, w21
  40384c:	mov	w2, w22
  403850:	mov	x4, xzr
  403854:	bl	40c554 <tigetstr@plt+0x9f34>
  403858:	ldr	x20, [x20, #1008]
  40385c:	cbnz	x20, 4037e8 <tigetstr@plt+0x11c8>
  403860:	b	403444 <tigetstr@plt+0xe24>
  403864:	stp	x29, x30, [sp, #-32]!
  403868:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40386c:	ldr	x0, [x8, #768]
  403870:	str	x19, [sp, #16]
  403874:	mov	x29, sp
  403878:	cbz	x0, 403880 <tigetstr@plt+0x1260>
  40387c:	bl	402210 <fclose@plt>
  403880:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  403884:	ldr	x0, [x19, #776]
  403888:	cbz	x0, 403894 <tigetstr@plt+0x1274>
  40388c:	bl	402170 <remove@plt>
  403890:	cbnz	w0, 4038a0 <tigetstr@plt+0x1280>
  403894:	ldr	x19, [sp, #16]
  403898:	ldp	x29, x30, [sp], #32
  40389c:	ret
  4038a0:	ldr	x0, [x19, #776]
  4038a4:	ldr	x19, [sp, #16]
  4038a8:	ldp	x29, x30, [sp], #32
  4038ac:	b	402160 <perror@plt>
  4038b0:	stp	x29, x30, [sp, #-32]!
  4038b4:	str	x19, [sp, #16]
  4038b8:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  4038bc:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4038c0:	ldr	x19, [x19, #3856]
  4038c4:	ldr	x8, [x8, #3968]
  4038c8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4038cc:	adrp	x3, 40d000 <tigetstr@plt+0xa9e0>
  4038d0:	ldr	x0, [x19]
  4038d4:	ldr	x2, [x8]
  4038d8:	add	x1, x1, #0xbab
  4038dc:	add	x3, x3, #0xc32
  4038e0:	mov	x29, sp
  4038e4:	bl	4025e0 <fprintf@plt>
  4038e8:	ldr	x3, [x19]
  4038ec:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4038f0:	add	x0, x0, #0xc88
  4038f4:	mov	w1, #0x64e                 	// #1614
  4038f8:	mov	w2, #0x1                   	// #1
  4038fc:	bl	402490 <fwrite@plt>
  403900:	mov	w0, #0x1                   	// #1
  403904:	bl	402140 <exit@plt>
  403908:	stp	x29, x30, [sp, #-48]!
  40390c:	stp	x22, x21, [sp, #16]
  403910:	stp	x20, x19, [sp, #32]
  403914:	mov	x29, sp
  403918:	cbz	x0, 40396c <tigetstr@plt+0x134c>
  40391c:	mov	x19, x0
  403920:	mov	w22, #0x1                   	// #1
  403924:	mov	x0, x19
  403928:	bl	408380 <tigetstr@plt+0x5d60>
  40392c:	cbz	x0, 403944 <tigetstr@plt+0x1324>
  403930:	mov	x20, x0
  403934:	bl	4023e0 <puts@plt>
  403938:	mov	x0, x20
  40393c:	bl	402440 <free@plt>
  403940:	mov	x19, xzr
  403944:	bl	402550 <_nc_home_terminfo@plt>
  403948:	cbz	x0, 4039a0 <tigetstr@plt+0x1380>
  40394c:	mov	x20, x0
  403950:	bl	408380 <tigetstr@plt+0x5d60>
  403954:	cbz	x0, 40399c <tigetstr@plt+0x137c>
  403958:	mov	x21, x0
  40395c:	bl	4023e0 <puts@plt>
  403960:	mov	x0, x21
  403964:	bl	402440 <free@plt>
  403968:	b	4039a0 <tigetstr@plt+0x1380>
  40396c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403970:	add	x0, x0, #0xbb9
  403974:	bl	4025c0 <getenv@plt>
  403978:	cmp	x0, #0x0
  40397c:	mov	x0, xzr
  403980:	cset	w22, ne  // ne = any
  403984:	bl	4023f0 <_nc_tic_dir@plt>
  403988:	mov	x19, x0
  40398c:	mov	x0, x19
  403990:	bl	408380 <tigetstr@plt+0x5d60>
  403994:	cbnz	x0, 403930 <tigetstr@plt+0x1310>
  403998:	b	403944 <tigetstr@plt+0x1324>
  40399c:	cbz	w22, 4039b8 <tigetstr@plt+0x1398>
  4039a0:	mov	x20, x19
  4039a4:	cbnz	x19, 4039b8 <tigetstr@plt+0x1398>
  4039a8:	ldp	x20, x19, [sp, #32]
  4039ac:	ldp	x22, x21, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #48
  4039b4:	ret
  4039b8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4039bc:	ldr	x8, [x8, #3896]
  4039c0:	ldr	x0, [x8]
  4039c4:	bl	4024b0 <fflush@plt>
  4039c8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4039cc:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4039d0:	ldr	x8, [x8, #3856]
  4039d4:	ldr	x9, [x9, #3968]
  4039d8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4039dc:	add	x1, x1, #0xbc2
  4039e0:	ldr	x0, [x8]
  4039e4:	ldr	x2, [x9]
  4039e8:	mov	x3, x20
  4039ec:	bl	4025e0 <fprintf@plt>
  4039f0:	mov	w0, #0x1                   	// #1
  4039f4:	bl	402140 <exit@plt>
  4039f8:	stp	x29, x30, [sp, #-80]!
  4039fc:	stp	x28, x25, [sp, #16]
  403a00:	stp	x24, x23, [sp, #32]
  403a04:	stp	x22, x21, [sp, #48]
  403a08:	stp	x20, x19, [sp, #64]
  403a0c:	mov	x29, sp
  403a10:	sub	sp, sp, #0x2, lsl #12
  403a14:	cbz	x0, 403ad4 <tigetstr@plt+0x14b4>
  403a18:	mov	w1, #0x2f                  	// #47
  403a1c:	mov	x20, x0
  403a20:	bl	402480 <strchr@plt>
  403a24:	cbz	x0, 403adc <tigetstr@plt+0x14bc>
  403a28:	mov	x0, x20
  403a2c:	mov	x1, xzr
  403a30:	bl	408210 <tigetstr@plt+0x5bf0>
  403a34:	mov	x20, x0
  403a38:	mov	x0, sp
  403a3c:	mov	w1, #0x2000                	// #8192
  403a40:	mov	x2, x20
  403a44:	mov	x21, sp
  403a48:	bl	4025f0 <fgets@plt>
  403a4c:	cbz	x0, 403bcc <tigetstr@plt+0x15ac>
  403a50:	bl	402410 <__ctype_b_loc@plt>
  403a54:	mov	x19, x0
  403a58:	mov	w22, wzr
  403a5c:	sub	x23, x21, #0x1
  403a60:	b	403a84 <tigetstr@plt+0x1464>
  403a64:	mov	x0, x21
  403a68:	bl	402440 <free@plt>
  403a6c:	add	w22, w22, #0x1
  403a70:	mov	x0, sp
  403a74:	mov	w1, #0x2000                	// #8192
  403a78:	mov	x2, x20
  403a7c:	bl	4025f0 <fgets@plt>
  403a80:	cbz	x0, 403bd0 <tigetstr@plt+0x15b0>
  403a84:	ldr	x8, [x19]
  403a88:	mov	x0, x23
  403a8c:	ldrb	w9, [x0, #1]!
  403a90:	ldrh	w10, [x8, x9, lsl #1]
  403a94:	tbnz	w10, #13, 403a8c <tigetstr@plt+0x146c>
  403a98:	cbz	w9, 403a70 <tigetstr@plt+0x1450>
  403a9c:	bl	402310 <strdup@plt>
  403aa0:	cbz	x0, 403d08 <tigetstr@plt+0x16e8>
  403aa4:	mov	x21, x0
  403aa8:	bl	402110 <strlen@plt>
  403aac:	subs	x8, x0, #0x1
  403ab0:	b.eq	403a64 <tigetstr@plt+0x1444>  // b.none
  403ab4:	ldr	x9, [x19]
  403ab8:	ldrb	w10, [x21, x8]
  403abc:	ldrh	w10, [x9, x10, lsl #1]
  403ac0:	tbz	w10, #13, 403a64 <tigetstr@plt+0x1444>
  403ac4:	strb	wzr, [x21, x8]
  403ac8:	subs	x8, x8, #0x1
  403acc:	b.ne	403ab8 <tigetstr@plt+0x1498>  // b.any
  403ad0:	b	403a64 <tigetstr@plt+0x1444>
  403ad4:	mov	x19, xzr
  403ad8:	b	403ce8 <tigetstr@plt+0x16c8>
  403adc:	mov	w9, wzr
  403ae0:	mov	w8, wzr
  403ae4:	b	403af4 <tigetstr@plt+0x14d4>
  403ae8:	add	w8, w8, #0x1
  403aec:	add	w9, w9, #0x1
  403af0:	cbz	w10, 403b08 <tigetstr@plt+0x14e8>
  403af4:	ldrb	w10, [x20, w9, uxtw]
  403af8:	cmp	w10, #0x2c
  403afc:	b.eq	403ae8 <tigetstr@plt+0x14c8>  // b.none
  403b00:	cbz	w10, 403ae8 <tigetstr@plt+0x14c8>
  403b04:	b	403aec <tigetstr@plt+0x14cc>
  403b08:	add	w0, w8, #0x1
  403b0c:	mov	w1, #0x8                   	// #8
  403b10:	bl	4022e0 <calloc@plt>
  403b14:	cbz	x0, 403d14 <tigetstr@plt+0x16f4>
  403b18:	mov	x19, x0
  403b1c:	mov	w8, wzr
  403b20:	mov	w23, wzr
  403b24:	mov	x22, x20
  403b28:	b	403b34 <tigetstr@plt+0x1514>
  403b2c:	add	w8, w25, #0x1
  403b30:	cbz	w24, 403bb8 <tigetstr@plt+0x1598>
  403b34:	mov	w25, w8
  403b38:	ldrb	w24, [x20, x25]
  403b3c:	cbz	w24, 403b48 <tigetstr@plt+0x1528>
  403b40:	cmp	w24, #0x2c
  403b44:	b.ne	403b2c <tigetstr@plt+0x150c>  // b.any
  403b48:	strb	wzr, [x20, x25]
  403b4c:	bl	402410 <__ctype_b_loc@plt>
  403b50:	ldr	x8, [x0]
  403b54:	mov	x21, x0
  403b58:	sub	x0, x22, #0x1
  403b5c:	ldrb	w9, [x0, #1]!
  403b60:	ldrh	w10, [x8, x9, lsl #1]
  403b64:	tbnz	w10, #13, 403b5c <tigetstr@plt+0x153c>
  403b68:	cbz	w9, 403bac <tigetstr@plt+0x158c>
  403b6c:	bl	402310 <strdup@plt>
  403b70:	cbz	x0, 403d08 <tigetstr@plt+0x16e8>
  403b74:	mov	x22, x0
  403b78:	bl	402110 <strlen@plt>
  403b7c:	subs	x8, x0, #0x1
  403b80:	b.eq	403ba0 <tigetstr@plt+0x1580>  // b.none
  403b84:	ldr	x9, [x21]
  403b88:	ldrb	w10, [x22, x8]
  403b8c:	ldrh	w10, [x9, x10, lsl #1]
  403b90:	tbz	w10, #13, 403ba0 <tigetstr@plt+0x1580>
  403b94:	strb	wzr, [x22, x8]
  403b98:	subs	x8, x8, #0x1
  403b9c:	b.ne	403b88 <tigetstr@plt+0x1568>  // b.any
  403ba0:	add	w8, w23, #0x1
  403ba4:	str	x22, [x19, w23, uxtw #3]
  403ba8:	mov	w23, w8
  403bac:	add	w8, w25, #0x1
  403bb0:	add	x22, x20, x8
  403bb4:	cbnz	w24, 403b34 <tigetstr@plt+0x1514>
  403bb8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403bbc:	ldrb	w8, [x8, #733]
  403bc0:	cmp	w8, #0x1
  403bc4:	b.eq	403c9c <tigetstr@plt+0x167c>  // b.none
  403bc8:	b	403ce8 <tigetstr@plt+0x16c8>
  403bcc:	mov	w22, wzr
  403bd0:	add	w0, w22, #0x1
  403bd4:	mov	w1, #0x8                   	// #8
  403bd8:	bl	4022e0 <calloc@plt>
  403bdc:	cbz	x0, 403d14 <tigetstr@plt+0x16f4>
  403be0:	mov	x19, x0
  403be4:	mov	x0, x20
  403be8:	bl	402300 <rewind@plt>
  403bec:	mov	x0, sp
  403bf0:	mov	w1, #0x2000                	// #8192
  403bf4:	mov	x2, x20
  403bf8:	mov	x22, sp
  403bfc:	bl	4025f0 <fgets@plt>
  403c00:	cbz	x0, 403c84 <tigetstr@plt+0x1664>
  403c04:	bl	402410 <__ctype_b_loc@plt>
  403c08:	mov	x21, x0
  403c0c:	mov	w23, wzr
  403c10:	sub	x24, x22, #0x1
  403c14:	b	403c34 <tigetstr@plt+0x1614>
  403c18:	str	x22, [x19, w23, uxtw #3]
  403c1c:	add	w23, w23, #0x1
  403c20:	mov	x0, sp
  403c24:	mov	w1, #0x2000                	// #8192
  403c28:	mov	x2, x20
  403c2c:	bl	4025f0 <fgets@plt>
  403c30:	cbz	x0, 403c84 <tigetstr@plt+0x1664>
  403c34:	ldr	x8, [x21]
  403c38:	mov	x0, x24
  403c3c:	ldrb	w9, [x0, #1]!
  403c40:	ldrh	w10, [x8, x9, lsl #1]
  403c44:	tbnz	w10, #13, 403c3c <tigetstr@plt+0x161c>
  403c48:	cbz	w9, 403c20 <tigetstr@plt+0x1600>
  403c4c:	bl	402310 <strdup@plt>
  403c50:	cbz	x0, 403d08 <tigetstr@plt+0x16e8>
  403c54:	mov	x22, x0
  403c58:	bl	402110 <strlen@plt>
  403c5c:	subs	x8, x0, #0x1
  403c60:	b.eq	403c18 <tigetstr@plt+0x15f8>  // b.none
  403c64:	ldr	x9, [x21]
  403c68:	ldrb	w10, [x22, x8]
  403c6c:	ldrh	w10, [x9, x10, lsl #1]
  403c70:	tbz	w10, #13, 403c18 <tigetstr@plt+0x15f8>
  403c74:	strb	wzr, [x22, x8]
  403c78:	subs	x8, x8, #0x1
  403c7c:	b.ne	403c68 <tigetstr@plt+0x1648>  // b.any
  403c80:	b	403c18 <tigetstr@plt+0x15f8>
  403c84:	mov	x0, x20
  403c88:	bl	402210 <fclose@plt>
  403c8c:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403c90:	ldrb	w8, [x8, #733]
  403c94:	cmp	w8, #0x1
  403c98:	b.ne	403ce8 <tigetstr@plt+0x16c8>  // b.any
  403c9c:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  403ca0:	ldr	x3, [x22, #744]
  403ca4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403ca8:	add	x0, x0, #0xbe8
  403cac:	mov	w1, #0x1f                  	// #31
  403cb0:	mov	w2, #0x1                   	// #1
  403cb4:	bl	402490 <fwrite@plt>
  403cb8:	ldr	x3, [x19]
  403cbc:	cbz	x3, 403ce8 <tigetstr@plt+0x16c8>
  403cc0:	adrp	x21, 40e000 <tigetstr@plt+0xb9e0>
  403cc4:	mov	w20, #0x1                   	// #1
  403cc8:	add	x21, x21, #0xc08
  403ccc:	ldr	x0, [x22, #744]
  403cd0:	mov	x1, x21
  403cd4:	mov	w2, w20
  403cd8:	bl	4025e0 <fprintf@plt>
  403cdc:	ldr	x3, [x19, w20, uxtw #3]
  403ce0:	add	w20, w20, #0x1
  403ce4:	cbnz	x3, 403ccc <tigetstr@plt+0x16ac>
  403ce8:	mov	x0, x19
  403cec:	add	sp, sp, #0x2, lsl #12
  403cf0:	ldp	x20, x19, [sp, #64]
  403cf4:	ldp	x22, x21, [sp, #48]
  403cf8:	ldp	x24, x23, [sp, #32]
  403cfc:	ldp	x28, x25, [sp, #16]
  403d00:	ldp	x29, x30, [sp], #80
  403d04:	ret
  403d08:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403d0c:	add	x0, x0, #0xc0f
  403d10:	bl	408364 <tigetstr@plt+0x5d44>
  403d14:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403d18:	add	x0, x0, #0xbda
  403d1c:	bl	408364 <tigetstr@plt+0x5d44>
  403d20:	stp	x29, x30, [sp, #-96]!
  403d24:	stp	x28, x27, [sp, #16]
  403d28:	stp	x26, x25, [sp, #32]
  403d2c:	stp	x24, x23, [sp, #48]
  403d30:	stp	x22, x21, [sp, #64]
  403d34:	stp	x20, x19, [sp, #80]
  403d38:	mov	x29, sp
  403d3c:	sub	sp, sp, #0x250
  403d40:	str	w1, [sp, #28]
  403d44:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403d48:	ldr	x8, [x8, #3960]
  403d4c:	mov	x25, x0
  403d50:	str	x0, [sp, #56]
  403d54:	ldr	w8, [x8]
  403d58:	cmp	w8, #0x1
  403d5c:	b.ne	403d6c <tigetstr@plt+0x174c>  // b.any
  403d60:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  403d64:	ldrb	w8, [x8, #732]
  403d68:	cbnz	w8, 4044ec <tigetstr@plt+0x1ecc>
  403d6c:	ldrh	w19, [x25, #60]
  403d70:	mov	w1, #0x1                   	// #1
  403d74:	add	x0, x19, #0x1
  403d78:	bl	4022e0 <calloc@plt>
  403d7c:	mov	w8, #0x18                  	// #24
  403d80:	orr	x9, xzr, #0x18
  403d84:	str	x0, [sp, #48]
  403d88:	madd	x0, x19, x8, x9
  403d8c:	bl	402230 <malloc@plt>
  403d90:	cbz	x0, 4081f8 <tigetstr@plt+0x5bd8>
  403d94:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  403d98:	ldr	x9, [x9, #3952]
  403d9c:	mov	x21, x0
  403da0:	ldr	w14, [x9, #4]
  403da4:	cbz	w14, 403e10 <tigetstr@plt+0x17f0>
  403da8:	adrp	x13, 422000 <tigetstr@plt+0x1f9e0>
  403dac:	ldr	x10, [x25, #32]
  403db0:	ldr	x13, [x13, #4000]
  403db4:	ldr	x18, [sp, #48]
  403db8:	mov	x15, xzr
  403dbc:	mov	w8, wzr
  403dc0:	mov	w11, #0x1                   	// #1
  403dc4:	mov	w12, #0x18                  	// #24
  403dc8:	b	403de0 <tigetstr@plt+0x17c0>
  403dcc:	add	x14, x9, w11, uxtw #3
  403dd0:	ldr	w14, [x14, #4]
  403dd4:	mov	w15, w11
  403dd8:	add	w11, w11, #0x1
  403ddc:	cbz	w14, 403e18 <tigetstr@plt+0x17f8>
  403de0:	lsl	x15, x15, #3
  403de4:	ldr	w15, [x9, x15]
  403de8:	ldr	x16, [x10, x15, lsl #3]
  403dec:	add	x17, x16, #0x1
  403df0:	cmp	x17, #0x2
  403df4:	b.cc	403dcc <tigetstr@plt+0x17ac>  // b.lo, b.ul, b.last
  403df8:	ldr	x15, [x13, x15, lsl #3]
  403dfc:	smaddl	x17, w8, w12, x21
  403e00:	add	w8, w8, #0x1
  403e04:	str	w14, [x17]
  403e08:	stp	x15, x16, [x17, #8]
  403e0c:	b	403dcc <tigetstr@plt+0x17ac>
  403e10:	ldr	x18, [sp, #48]
  403e14:	mov	w8, wzr
  403e18:	cmp	w19, #0x19f
  403e1c:	b.cc	403e9c <tigetstr@plt+0x187c>  // b.lo, b.ul, b.last
  403e20:	ldrh	w13, [x25, #66]
  403e24:	ldrh	w14, [x25, #64]
  403e28:	ldrh	w15, [x25, #62]
  403e2c:	ldr	x9, [x25, #48]
  403e30:	mov	w10, #0x19e                 	// #414
  403e34:	add	w13, w13, w14
  403e38:	add	w13, w13, w15
  403e3c:	sub	w13, w13, w19
  403e40:	add	w13, w13, #0x19e
  403e44:	mov	w11, #0x18                  	// #24
  403e48:	mov	w12, #0xffffffff            	// #-1
  403e4c:	lsl	x13, x13, #32
  403e50:	mov	x14, #0x100000000           	// #4294967296
  403e54:	b	403e68 <tigetstr@plt+0x1848>
  403e58:	add	x10, x10, #0x1
  403e5c:	cmp	x19, x10
  403e60:	add	x13, x13, x14
  403e64:	b.eq	403e9c <tigetstr@plt+0x187c>  // b.none
  403e68:	asr	x15, x13, #29
  403e6c:	ldr	x15, [x9, x15]
  403e70:	ldrb	w16, [x15]
  403e74:	cmp	w16, #0x6b
  403e78:	b.ne	403e58 <tigetstr@plt+0x1838>  // b.any
  403e7c:	smaddl	x16, w8, w11, x21
  403e80:	str	w12, [x16]
  403e84:	str	x15, [x16, #8]
  403e88:	ldr	x15, [x25, #32]
  403e8c:	add	w8, w8, #0x1
  403e90:	ldr	x15, [x15, x10, lsl #3]
  403e94:	str	x15, [x16, #16]
  403e98:	b	403e58 <tigetstr@plt+0x1838>
  403e9c:	mov	w9, #0x18                  	// #24
  403ea0:	smull	x8, w8, w9
  403ea4:	str	wzr, [x21, x8]
  403ea8:	cbz	x18, 408204 <tigetstr@plt+0x5be4>
  403eac:	ldr	w28, [x21]
  403eb0:	cbz	w28, 4044d8 <tigetstr@plt+0x1eb8>
  403eb4:	ldr	x9, [sp, #48]
  403eb8:	mov	x24, xzr
  403ebc:	mov	w26, wzr
  403ec0:	mov	w19, #0x2                   	// #2
  403ec4:	mov	w23, #0x18                  	// #24
  403ec8:	str	wzr, [sp, #24]
  403ecc:	b	403ef0 <tigetstr@plt+0x18d0>
  403ed0:	ldr	w8, [sp, #40]
  403ed4:	tbz	w8, #0, 403f30 <tigetstr@plt+0x1910>
  403ed8:	add	w24, w26, #0x1
  403edc:	umull	x8, w24, w23
  403ee0:	ldr	w28, [x21, x8]
  403ee4:	add	w19, w19, #0x1
  403ee8:	mov	w26, w24
  403eec:	cbz	w28, 40415c <tigetstr@plt+0x1b3c>
  403ef0:	madd	x8, x24, x23, x21
  403ef4:	ldr	x22, [x8, #16]
  403ef8:	add	x8, x22, #0x1
  403efc:	cmp	x8, #0x2
  403f00:	b.cc	403ed8 <tigetstr@plt+0x18b8>  // b.lo, b.ul, b.last
  403f04:	add	w20, w26, #0x1
  403f08:	umull	x8, w20, w23
  403f0c:	ldr	w25, [x21, x8]
  403f10:	cbz	w25, 403ed8 <tigetstr@plt+0x18b8>
  403f14:	madd	x8, x24, x23, x21
  403f18:	add	x8, x8, #0x8
  403f1c:	str	x8, [sp, #32]
  403f20:	mov	w8, #0x1                   	// #1
  403f24:	mov	w27, w19
  403f28:	str	w8, [sp, #40]
  403f2c:	b	403f7c <tigetstr@plt+0x195c>
  403f30:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403f34:	ldr	x8, [x8, #3856]
  403f38:	mov	w0, #0xa                   	// #10
  403f3c:	ldr	x1, [x8]
  403f40:	bl	4021b0 <fputc@plt>
  403f44:	ldr	x9, [sp, #48]
  403f48:	b	403ed8 <tigetstr@plt+0x18b8>
  403f4c:	madd	x8, x20, x23, x21
  403f50:	ldr	x2, [x8, #8]
  403f54:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  403f58:	add	x1, x1, #0x7c
  403f5c:	bl	4025e0 <fprintf@plt>
  403f60:	str	wzr, [sp, #40]
  403f64:	ldr	x9, [sp, #48]
  403f68:	umull	x8, w27, w23
  403f6c:	ldr	w25, [x21, x8]
  403f70:	mov	w20, w27
  403f74:	add	w27, w27, #0x1
  403f78:	cbz	w25, 403ed0 <tigetstr@plt+0x18b0>
  403f7c:	madd	x8, x20, x23, x21
  403f80:	ldr	x1, [x8, #16]
  403f84:	add	x8, x1, #0x1
  403f88:	cmp	x8, #0x2
  403f8c:	b.cc	403f68 <tigetstr@plt+0x1948>  // b.lo, b.ul, b.last
  403f90:	ldrb	w8, [x9, x20]
  403f94:	cbnz	w8, 403f68 <tigetstr@plt+0x1948>
  403f98:	mov	x0, x22
  403f9c:	bl	4024e0 <_nc_capcmp@plt>
  403fa0:	cbnz	w0, 403f64 <tigetstr@plt+0x1944>
  403fa4:	ldr	x8, [sp, #48]
  403fa8:	mov	w9, #0x1                   	// #1
  403fac:	strb	w9, [x8, x24]
  403fb0:	strb	w9, [x8, x20]
  403fb4:	ldr	w8, [sp, #40]
  403fb8:	tbz	w8, #0, 404040 <tigetstr@plt+0x1a20>
  403fbc:	ldr	w8, [sp, #24]
  403fc0:	tbnz	w8, #0, 403fd0 <tigetstr@plt+0x19b0>
  403fc4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403fc8:	add	x0, x0, #0xf88
  403fcc:	bl	402470 <_nc_warning@plt>
  403fd0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403fd4:	ldr	x8, [x8, #3856]
  403fd8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  403fdc:	mov	w1, #0x3                   	// #3
  403fe0:	mov	w2, #0x1                   	// #1
  403fe4:	ldr	x3, [x8]
  403fe8:	add	x0, x0, #0xfb5
  403fec:	bl	402490 <fwrite@plt>
  403ff0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403ff4:	ldr	x8, [x8, #3856]
  403ff8:	cmp	w28, #0x1
  403ffc:	ldr	x0, [x8]
  404000:	b.lt	4040b4 <tigetstr@plt+0x1a94>  // b.tstop
  404004:	str	x0, [sp, #40]
  404008:	mov	w0, w28
  40400c:	bl	402330 <keyname@plt>
  404010:	mov	x2, x0
  404014:	ldr	x0, [sp, #40]
  404018:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  40401c:	add	x1, x1, #0x476
  404020:	bl	4025e0 <fprintf@plt>
  404024:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404028:	ldr	x8, [x8, #3856]
  40402c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404030:	add	x1, x1, #0x69
  404034:	ldr	x0, [x8]
  404038:	ldr	x8, [sp, #32]
  40403c:	b	4040c0 <tigetstr@plt+0x1aa0>
  404040:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404044:	ldr	x8, [x8, #3856]
  404048:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40404c:	mov	w1, #0x2                   	// #2
  404050:	mov	w2, #0x1                   	// #1
  404054:	ldr	x3, [x8]
  404058:	add	x0, x0, #0xfc9
  40405c:	bl	402490 <fwrite@plt>
  404060:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404064:	ldr	x8, [x8, #3856]
  404068:	cmp	w25, #0x1
  40406c:	ldr	x0, [x8]
  404070:	b.lt	403f4c <tigetstr@plt+0x192c>  // b.tstop
  404074:	str	x0, [sp, #40]
  404078:	mov	w0, w25
  40407c:	bl	402330 <keyname@plt>
  404080:	mov	x2, x0
  404084:	ldr	x0, [sp, #40]
  404088:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  40408c:	add	x1, x1, #0x476
  404090:	bl	4025e0 <fprintf@plt>
  404094:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404098:	ldr	x8, [x8, #3856]
  40409c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  4040a0:	add	x1, x1, #0x69
  4040a4:	ldr	x0, [x8]
  4040a8:	madd	x8, x20, x23, x21
  4040ac:	ldr	x2, [x8, #8]
  4040b0:	b	403f5c <tigetstr@plt+0x193c>
  4040b4:	ldr	x8, [sp, #32]
  4040b8:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  4040bc:	add	x1, x1, #0x7c
  4040c0:	ldr	x2, [x8]
  4040c4:	bl	4025e0 <fprintf@plt>
  4040c8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4040cc:	ldr	x8, [x8, #3856]
  4040d0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4040d4:	mov	w1, #0xf                   	// #15
  4040d8:	mov	w2, #0x1                   	// #1
  4040dc:	ldr	x3, [x8]
  4040e0:	add	x0, x0, #0xfb9
  4040e4:	bl	402490 <fwrite@plt>
  4040e8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4040ec:	ldr	x8, [x8, #3856]
  4040f0:	cmp	w25, #0x1
  4040f4:	ldr	x0, [x8]
  4040f8:	b.lt	404138 <tigetstr@plt+0x1b18>  // b.tstop
  4040fc:	str	x0, [sp, #40]
  404100:	mov	w0, w25
  404104:	mov	x25, x8
  404108:	bl	402330 <keyname@plt>
  40410c:	mov	x2, x0
  404110:	ldr	x0, [sp, #40]
  404114:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404118:	add	x1, x1, #0x476
  40411c:	bl	4025e0 <fprintf@plt>
  404120:	madd	x8, x20, x23, x21
  404124:	ldr	x0, [x25]
  404128:	ldr	x2, [x8, #8]
  40412c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404130:	add	x1, x1, #0x69
  404134:	b	404148 <tigetstr@plt+0x1b28>
  404138:	madd	x8, x20, x23, x21
  40413c:	ldr	x2, [x8, #8]
  404140:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404144:	add	x1, x1, #0x7c
  404148:	bl	4025e0 <fprintf@plt>
  40414c:	mov	w8, #0x1                   	// #1
  404150:	str	wzr, [sp, #40]
  404154:	str	w8, [sp, #24]
  404158:	b	403f64 <tigetstr@plt+0x1944>
  40415c:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  404160:	ldrb	w8, [x8, #734]
  404164:	cmp	w8, #0x1
  404168:	b.ne	4044d8 <tigetstr@plt+0x1eb8>  // b.any
  40416c:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  404170:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  404174:	adrp	x28, 40e000 <tigetstr@plt+0xb9e0>
  404178:	adrp	x24, 40e000 <tigetstr@plt+0xb9e0>
  40417c:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  404180:	adrp	x10, 40e000 <tigetstr@plt+0xb9e0>
  404184:	mov	x8, xzr
  404188:	mov	w19, #0x1                   	// #1
  40418c:	mov	w25, #0x18                  	// #24
  404190:	add	x26, x26, #0xfcc
  404194:	add	x22, x22, #0xfd0
  404198:	add	x28, x28, #0xfd9
  40419c:	add	x24, x24, #0xfde
  4041a0:	add	x20, x20, #0xfe3
  4041a4:	add	x10, x10, #0xfe8
  4041a8:	b	4041f4 <tigetstr@plt+0x1bd4>
  4041ac:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4041b0:	add	x0, x0, #0x3a
  4041b4:	mov	x1, x27
  4041b8:	bl	402470 <_nc_warning@plt>
  4041bc:	adrp	x24, 40e000 <tigetstr@plt+0xb9e0>
  4041c0:	adrp	x28, 40e000 <tigetstr@plt+0xb9e0>
  4041c4:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4041c8:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  4041cc:	add	x24, x24, #0xfde
  4041d0:	add	x28, x28, #0xfd9
  4041d4:	add	x20, x20, #0xfe3
  4041d8:	mov	x10, x23
  4041dc:	add	x22, x22, #0xfd0
  4041e0:	umull	x8, w19, w25
  4041e4:	ldr	w9, [x21, x8]
  4041e8:	mov	w8, w19
  4041ec:	add	w19, w19, #0x1
  4041f0:	cbz	w9, 4044d8 <tigetstr@plt+0x1eb8>
  4041f4:	madd	x8, x8, x25, x21
  4041f8:	ldr	x9, [x8, #16]
  4041fc:	add	x9, x9, #0x1
  404200:	cmp	x9, #0x2
  404204:	b.cc	4041e0 <tigetstr@plt+0x1bc0>  // b.lo, b.ul, b.last
  404208:	ldr	x27, [x8, #8]
  40420c:	mov	w2, #0x3                   	// #3
  404210:	mov	x1, x26
  404214:	mov	x23, x10
  404218:	mov	x0, x27
  40421c:	bl	402250 <strncmp@plt>
  404220:	cbz	w0, 40431c <tigetstr@plt+0x1cfc>
  404224:	mov	w2, #0x3                   	// #3
  404228:	mov	x0, x27
  40422c:	mov	x1, x22
  404230:	bl	402250 <strncmp@plt>
  404234:	cbz	w0, 40433c <tigetstr@plt+0x1d1c>
  404238:	mov	w2, #0x4                   	// #4
  40423c:	mov	x0, x27
  404240:	mov	x1, x28
  404244:	bl	402250 <strncmp@plt>
  404248:	cbz	w0, 40435c <tigetstr@plt+0x1d3c>
  40424c:	mov	w2, #0x4                   	// #4
  404250:	mov	x0, x27
  404254:	mov	x1, x24
  404258:	bl	402250 <strncmp@plt>
  40425c:	cbz	w0, 404380 <tigetstr@plt+0x1d60>
  404260:	mov	w2, #0x4                   	// #4
  404264:	mov	x0, x27
  404268:	mov	x1, x20
  40426c:	bl	402250 <strncmp@plt>
  404270:	cbz	w0, 4043a4 <tigetstr@plt+0x1d84>
  404274:	mov	w2, #0x4                   	// #4
  404278:	mov	x0, x27
  40427c:	mov	x1, x23
  404280:	mov	x22, x23
  404284:	bl	402250 <strncmp@plt>
  404288:	cbz	w0, 4043c8 <tigetstr@plt+0x1da8>
  40428c:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  404290:	add	x26, x26, #0xfed
  404294:	mov	w2, #0x4                   	// #4
  404298:	mov	x0, x27
  40429c:	mov	x1, x26
  4042a0:	bl	402250 <strncmp@plt>
  4042a4:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  4042a8:	add	x22, x22, #0xfd0
  4042ac:	cbz	w0, 4043e8 <tigetstr@plt+0x1dc8>
  4042b0:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  4042b4:	add	x26, x26, #0xff2
  4042b8:	mov	w2, #0x4                   	// #4
  4042bc:	mov	x0, x27
  4042c0:	mov	x1, x26
  4042c4:	bl	402250 <strncmp@plt>
  4042c8:	cbz	w0, 404408 <tigetstr@plt+0x1de8>
  4042cc:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4042d0:	mov	w2, #0x3                   	// #3
  4042d4:	mov	x0, x27
  4042d8:	add	x1, x1, #0xff7
  4042dc:	bl	402250 <strncmp@plt>
  4042e0:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  4042e4:	mov	x10, x23
  4042e8:	add	x26, x26, #0xfcc
  4042ec:	cbnz	w0, 4041e0 <tigetstr@plt+0x1bc0>
  4042f0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4042f4:	mov	x0, x27
  4042f8:	add	x1, x1, #0xff7
  4042fc:	bl	402400 <strcmp@plt>
  404300:	mov	x10, x23
  404304:	cbz	w0, 4041e0 <tigetstr@plt+0x1bc0>
  404308:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  40430c:	mov	w20, #0x8                   	// #8
  404310:	add	x22, x22, #0xff7
  404314:	mov	w28, #0x8                   	// #8
  404318:	b	404354 <tigetstr@plt+0x1d34>
  40431c:	mov	x0, x27
  404320:	mov	x1, x26
  404324:	bl	402400 <strcmp@plt>
  404328:	cbz	w0, 404224 <tigetstr@plt+0x1c04>
  40432c:	mov	x20, xzr
  404330:	mov	w28, wzr
  404334:	mov	x22, x26
  404338:	b	404354 <tigetstr@plt+0x1d34>
  40433c:	mov	x0, x27
  404340:	mov	x1, x22
  404344:	bl	402400 <strcmp@plt>
  404348:	cbz	w0, 404238 <tigetstr@plt+0x1c18>
  40434c:	mov	w20, #0x1                   	// #1
  404350:	mov	w28, #0x1                   	// #1
  404354:	mov	w8, #0x3                   	// #3
  404358:	b	404430 <tigetstr@plt+0x1e10>
  40435c:	mov	x0, x27
  404360:	mov	x1, x28
  404364:	bl	402400 <strcmp@plt>
  404368:	cbz	w0, 40424c <tigetstr@plt+0x1c2c>
  40436c:	mov	w20, #0x2                   	// #2
  404370:	mov	x22, x28
  404374:	mov	w28, #0x2                   	// #2
  404378:	mov	w8, #0x4                   	// #4
  40437c:	b	404430 <tigetstr@plt+0x1e10>
  404380:	mov	x0, x27
  404384:	mov	x1, x24
  404388:	bl	402400 <strcmp@plt>
  40438c:	cbz	w0, 404260 <tigetstr@plt+0x1c40>
  404390:	mov	w20, #0x3                   	// #3
  404394:	mov	x22, x24
  404398:	mov	w28, #0x3                   	// #3
  40439c:	mov	w8, #0x4                   	// #4
  4043a0:	b	404430 <tigetstr@plt+0x1e10>
  4043a4:	mov	x0, x27
  4043a8:	mov	x1, x20
  4043ac:	bl	402400 <strcmp@plt>
  4043b0:	cbz	w0, 404274 <tigetstr@plt+0x1c54>
  4043b4:	mov	x22, x20
  4043b8:	mov	w20, #0x4                   	// #4
  4043bc:	mov	w28, #0x4                   	// #4
  4043c0:	mov	w8, #0x4                   	// #4
  4043c4:	b	404430 <tigetstr@plt+0x1e10>
  4043c8:	mov	x0, x27
  4043cc:	mov	x1, x22
  4043d0:	bl	402400 <strcmp@plt>
  4043d4:	cbz	w0, 40428c <tigetstr@plt+0x1c6c>
  4043d8:	mov	w20, #0x5                   	// #5
  4043dc:	mov	w28, #0x5                   	// #5
  4043e0:	mov	w8, #0x4                   	// #4
  4043e4:	b	404430 <tigetstr@plt+0x1e10>
  4043e8:	mov	x0, x27
  4043ec:	mov	x1, x26
  4043f0:	bl	402400 <strcmp@plt>
  4043f4:	cbz	w0, 4042b0 <tigetstr@plt+0x1c90>
  4043f8:	mov	w20, #0x6                   	// #6
  4043fc:	mov	x22, x26
  404400:	mov	w28, #0x6                   	// #6
  404404:	b	404424 <tigetstr@plt+0x1e04>
  404408:	mov	x0, x27
  40440c:	mov	x1, x26
  404410:	bl	402400 <strcmp@plt>
  404414:	cbz	w0, 4042cc <tigetstr@plt+0x1cac>
  404418:	mov	w20, #0x7                   	// #7
  40441c:	mov	x22, x26
  404420:	mov	w28, #0x7                   	// #7
  404424:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  404428:	mov	w8, #0x4                   	// #4
  40442c:	add	x26, x26, #0xfcc
  404430:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404434:	add	x0, x27, x8
  404438:	add	x2, sp, #0x140
  40443c:	add	x3, sp, #0x40
  404440:	add	x1, x1, #0x859
  404444:	bl	402540 <__isoc99_sscanf@plt>
  404448:	cmp	w0, #0x1
  40444c:	b.ne	4041ac <tigetstr@plt+0x1b8c>  // b.any
  404450:	ldr	w8, [sp, #320]
  404454:	subs	w8, w8, #0x2
  404458:	b.ne	404494 <tigetstr@plt+0x1e74>  // b.any
  40445c:	cmp	w28, #0x8
  404460:	b.eq	40446c <tigetstr@plt+0x1e4c>  // b.none
  404464:	cmp	w28, #0x1
  404468:	b.ne	40447c <tigetstr@plt+0x1e5c>  // b.any
  40446c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404470:	add	x8, x8, #0xc58
  404474:	add	x8, x8, x20, lsl #4
  404478:	ldr	x22, [x8, #8]
  40447c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404480:	add	x0, x0, #0xfff
  404484:	mov	x1, x22
  404488:	mov	x2, x27
  40448c:	bl	402470 <_nc_warning@plt>
  404490:	b	4041bc <tigetstr@plt+0x1b9c>
  404494:	adrp	x24, 40e000 <tigetstr@plt+0xb9e0>
  404498:	adrp	x28, 40e000 <tigetstr@plt+0xb9e0>
  40449c:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4044a0:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  4044a4:	cmp	w8, #0xe
  4044a8:	add	x24, x24, #0xfde
  4044ac:	add	x28, x28, #0xfd9
  4044b0:	add	x20, x20, #0xfe3
  4044b4:	mov	x10, x23
  4044b8:	add	x22, x22, #0xfd0
  4044bc:	b.cc	4041e0 <tigetstr@plt+0x1bc0>  // b.lo, b.ul, b.last
  4044c0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4044c4:	add	x0, x0, #0x1e
  4044c8:	mov	x1, x27
  4044cc:	bl	402470 <_nc_warning@plt>
  4044d0:	mov	x10, x23
  4044d4:	b	4041e0 <tigetstr@plt+0x1bc0>
  4044d8:	mov	x0, x21
  4044dc:	bl	402440 <free@plt>
  4044e0:	ldr	x0, [sp, #48]
  4044e4:	bl	402440 <free@plt>
  4044e8:	ldr	x25, [sp, #56]
  4044ec:	ldrh	w8, [x25, #60]
  4044f0:	cbz	w8, 40545c <tigetstr@plt+0x2e3c>
  4044f4:	mov	x23, xzr
  4044f8:	b	404520 <tigetstr@plt+0x1f00>
  4044fc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404500:	add	x0, x0, #0x353
  404504:	mov	x1, x25
  404508:	bl	402470 <_nc_warning@plt>
  40450c:	ldr	x25, [sp, #56]
  404510:	add	x23, x23, #0x1
  404514:	ldrh	w8, [x25, #60]
  404518:	cmp	x23, x8
  40451c:	b.cs	40545c <tigetstr@plt+0x2e3c>  // b.hs, b.nlast
  404520:	ldr	x9, [x25, #32]
  404524:	ldr	x24, [x9, x23, lsl #3]
  404528:	add	x9, x24, #0x1
  40452c:	cmp	x9, #0x2
  404530:	b.cc	40450c <tigetstr@plt+0x1eec>  // b.lo, b.ul, b.last
  404534:	cmp	x23, #0x19e
  404538:	b.cc	404574 <tigetstr@plt+0x1f54>  // b.lo, b.ul, b.last
  40453c:	ldr	x12, [sp, #56]
  404540:	and	x8, x8, #0xffff
  404544:	sub	w8, w23, w8
  404548:	mov	w19, #0x1                   	// #1
  40454c:	ldrh	w10, [x12, #66]
  404550:	ldrh	w11, [x12, #64]
  404554:	ldr	x9, [x12, #48]
  404558:	ldrh	w12, [x12, #62]
  40455c:	add	w8, w8, w10
  404560:	add	w8, w8, w11
  404564:	add	w8, w8, w12
  404568:	sbfiz	x8, x8, #3, #32
  40456c:	ldr	x25, [x9, x8]
  404570:	b	4045f4 <tigetstr@plt+0x1fd4>
  404574:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404578:	ldr	x8, [x8, #4000]
  40457c:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  404580:	add	x22, x22, #0x690
  404584:	ldr	x25, [x8, x23, lsl #3]
  404588:	ldrb	w8, [x25]
  40458c:	cmp	w8, #0x75
  404590:	b.ne	4045ac <tigetstr@plt+0x1f8c>  // b.any
  404594:	ldrb	w9, [x25, #1]
  404598:	sub	w9, w9, #0x30
  40459c:	cmp	w9, #0x9
  4045a0:	b.hi	4045ac <tigetstr@plt+0x1f8c>  // b.pmore
  4045a4:	ldrb	w9, [x25, #2]
  4045a8:	cbz	w9, 4045d4 <tigetstr@plt+0x1fb4>
  4045ac:	cmp	w8, #0x6b
  4045b0:	b.eq	4045dc <tigetstr@plt+0x1fbc>  // b.none
  4045b4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4045b8:	ldrb	w8, [x8, #734]
  4045bc:	cbz	w8, 4045dc <tigetstr@plt+0x1fbc>
  4045c0:	mov	x0, x25
  4045c4:	bl	402420 <_nc_find_user_entry@plt>
  4045c8:	cbz	x0, 4045dc <tigetstr@plt+0x1fbc>
  4045cc:	ldr	w8, [x0, #12]
  4045d0:	tbnz	w8, #31, 4045dc <tigetstr@plt+0x1fbc>
  4045d4:	mov	w19, wzr
  4045d8:	b	4045fc <tigetstr@plt+0x1fdc>
  4045dc:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  4045e0:	add	x8, x8, #0x2d8
  4045e4:	ldrsh	w8, [x8, x23, lsl #1]
  4045e8:	cmp	w8, #0x1
  4045ec:	b.lt	40497c <tigetstr@plt+0x235c>  // b.tstop
  4045f0:	mov	w19, wzr
  4045f4:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  4045f8:	add	x22, x22, #0x690
  4045fc:	mov	x21, xzr
  404600:	add	x20, x22, x21
  404604:	mov	x0, x25
  404608:	mov	x1, x20
  40460c:	bl	402400 <strcmp@plt>
  404610:	cbz	w0, 404628 <tigetstr@plt+0x2008>
  404614:	add	x21, x21, #0x10
  404618:	cmp	x21, #0x400
  40461c:	b.ne	404600 <tigetstr@plt+0x1fe0>  // b.any
  404620:	mov	w26, wzr
  404624:	b	40462c <tigetstr@plt+0x200c>
  404628:	ldr	w26, [x20, #12]
  40462c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404630:	mov	x0, x25
  404634:	add	x1, x1, #0x8d
  404638:	bl	402400 <strcmp@plt>
  40463c:	cbnz	w0, 404658 <tigetstr@plt+0x2038>
  404640:	ldr	x8, [sp, #56]
  404644:	ldr	x8, [x8, #32]
  404648:	ldr	x8, [x8, #2760]
  40464c:	cmp	x8, #0x0
  404650:	mov	w8, #0x2                   	// #2
  404654:	csel	w26, w8, w26, eq  // eq = none
  404658:	mov	w21, wzr
  40465c:	mov	x20, x24
  404660:	strb	wzr, [sp, #72]
  404664:	str	xzr, [sp, #64]
  404668:	ldrb	w8, [x20]
  40466c:	cmp	w8, #0x25
  404670:	b.eq	404684 <tigetstr@plt+0x2064>  // b.none
  404674:	cbz	w8, 404700 <tigetstr@plt+0x20e0>
  404678:	ldrb	w8, [x20, #1]!
  40467c:	cmp	w8, #0x25
  404680:	b.ne	404674 <tigetstr@plt+0x2054>  // b.any
  404684:	mov	x8, x20
  404688:	ldrb	w9, [x8, #1]!
  40468c:	cmp	w9, #0x70
  404690:	b.eq	4046b0 <tigetstr@plt+0x2090>  // b.none
  404694:	cbz	w9, 4046f0 <tigetstr@plt+0x20d0>
  404698:	mov	x20, x8
  40469c:	add	x20, x8, #0x1
  4046a0:	ldrb	w8, [x20]
  4046a4:	cmp	w8, #0x25
  4046a8:	b.ne	404674 <tigetstr@plt+0x2054>  // b.any
  4046ac:	b	404684 <tigetstr@plt+0x2064>
  4046b0:	ldrb	w22, [x20, #2]!
  4046b4:	cbz	w22, 40475c <tigetstr@plt+0x213c>
  4046b8:	bl	402410 <__ctype_b_loc@plt>
  4046bc:	ldr	x8, [x0]
  4046c0:	ldrh	w8, [x8, w22, uxtw #1]
  4046c4:	tbz	w8, #11, 40475c <tigetstr@plt+0x213c>
  4046c8:	sub	x8, x22, #0x30
  4046cc:	cmp	w8, w21
  4046d0:	csel	w21, w8, w21, gt
  4046d4:	add	x9, sp, #0x40
  4046d8:	mov	w10, #0x1                   	// #1
  4046dc:	strb	w10, [x9, x8]
  4046e0:	ldrb	w8, [x20, #1]!
  4046e4:	cmp	w8, #0x25
  4046e8:	b.ne	404674 <tigetstr@plt+0x2054>  // b.any
  4046ec:	b	404684 <tigetstr@plt+0x2064>
  4046f0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4046f4:	add	x0, x0, #0x93
  4046f8:	mov	x1, x25
  4046fc:	bl	402470 <_nc_warning@plt>
  404700:	cbz	w19, 4047dc <tigetstr@plt+0x21bc>
  404704:	ldrb	w8, [x25]
  404708:	cmp	w8, #0x75
  40470c:	b.ne	404728 <tigetstr@plt+0x2108>  // b.any
  404710:	ldrb	w9, [x25, #1]
  404714:	sub	w10, w9, #0x30
  404718:	cmp	w10, #0x9
  40471c:	b.hi	404728 <tigetstr@plt+0x2108>  // b.pmore
  404720:	ldrb	w10, [x25, #2]
  404724:	cbz	w10, 40479c <tigetstr@plt+0x217c>
  404728:	cmp	w8, #0x6b
  40472c:	mov	w3, #0xffffffff            	// #-1
  404730:	b.eq	404774 <tigetstr@plt+0x2154>  // b.none
  404734:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  404738:	ldrb	w8, [x8, #734]
  40473c:	cbz	w8, 404774 <tigetstr@plt+0x2154>
  404740:	mov	x0, x25
  404744:	bl	402420 <_nc_find_user_entry@plt>
  404748:	cbz	x0, 404770 <tigetstr@plt+0x2150>
  40474c:	ldr	w3, [x0, #12]
  404750:	cmp	w3, w21
  404754:	b.ne	40477c <tigetstr@plt+0x215c>  // b.any
  404758:	b	4047b0 <tigetstr@plt+0x2190>
  40475c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404760:	add	x0, x0, #0xb5
  404764:	mov	x1, x25
  404768:	bl	402470 <_nc_warning@plt>
  40476c:	b	404940 <tigetstr@plt+0x2320>
  404770:	mov	w3, #0xffffffff            	// #-1
  404774:	cmp	w3, w21
  404778:	b.eq	4047b0 <tigetstr@plt+0x2190>  // b.none
  40477c:	orr	w8, w3, w21
  404780:	tbnz	w8, #31, 4047b0 <tigetstr@plt+0x2190>
  404784:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404788:	add	x0, x0, #0xd4
  40478c:	mov	x1, x25
  404790:	mov	w2, w21
  404794:	bl	402470 <_nc_warning@plt>
  404798:	b	4047d8 <tigetstr@plt+0x21b8>
  40479c:	cmp	w9, #0x36
  4047a0:	cset	w8, eq  // eq = none
  4047a4:	lsl	w3, w8, #1
  4047a8:	cmp	w3, w21
  4047ac:	b.ne	40477c <tigetstr@plt+0x215c>  // b.any
  4047b0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4047b4:	ldr	w8, [x8, #736]
  4047b8:	mov	w26, w21
  4047bc:	cmp	w8, #0x2
  4047c0:	b.cc	4047dc <tigetstr@plt+0x21bc>  // b.lo, b.ul, b.last
  4047c4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4047c8:	add	x0, x0, #0x10a
  4047cc:	mov	x1, x25
  4047d0:	mov	w2, w21
  4047d4:	bl	402470 <_nc_warning@plt>
  4047d8:	mov	w26, w21
  4047dc:	ldrb	w8, [sp, #64]
  4047e0:	cbz	w8, 4047f4 <tigetstr@plt+0x21d4>
  4047e4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4047e8:	add	x0, x0, #0x140
  4047ec:	mov	x1, x25
  4047f0:	bl	402470 <_nc_warning@plt>
  4047f4:	cmp	w26, w21
  4047f8:	b.eq	404870 <tigetstr@plt+0x2250>  // b.none
  4047fc:	tbnz	w26, #31, 404870 <tigetstr@plt+0x2250>
  404800:	ldr	x8, [sp, #56]
  404804:	ldr	x8, [x8, #32]
  404808:	ldr	x8, [x8, #1048]
  40480c:	cmp	x8, x24
  404810:	b.eq	404870 <tigetstr@plt+0x2250>  // b.none
  404814:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404818:	add	x0, x0, #0x176
  40481c:	mov	x1, x25
  404820:	mov	w2, w21
  404824:	mov	w3, w26
  404828:	bl	402470 <_nc_warning@plt>
  40482c:	cmp	w21, #0x2
  404830:	b.lt	404870 <tigetstr@plt+0x2250>  // b.tstop
  404834:	mov	w19, w21
  404838:	mov	w20, #0x1                   	// #1
  40483c:	b	40484c <tigetstr@plt+0x222c>
  404840:	add	x20, x20, #0x1
  404844:	cmp	x19, x20
  404848:	b.eq	404870 <tigetstr@plt+0x2250>  // b.none
  40484c:	add	x8, sp, #0x40
  404850:	ldrb	w8, [x8, x20]
  404854:	cbnz	w8, 404840 <tigetstr@plt+0x2220>
  404858:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40485c:	add	x0, x0, #0x199
  404860:	mov	x1, x25
  404864:	mov	w2, w20
  404868:	bl	402470 <_nc_warning@plt>
  40486c:	b	404840 <tigetstr@plt+0x2220>
  404870:	tbnz	w21, #31, 404940 <tigetstr@plt+0x2320>
  404874:	add	x1, sp, #0x140
  404878:	sub	x2, x29, #0xc
  40487c:	mov	x0, x24
  404880:	bl	4022b0 <_nc_tparm_analyze@plt>
  404884:	ldur	w8, [x29, #-12]
  404888:	cmp	w0, w8
  40488c:	csel	w20, w8, w0, lt  // lt = tstop
  404890:	cmp	w21, w20
  404894:	b.eq	404940 <tigetstr@plt+0x2320>  // b.none
  404898:	cmp	w26, w20
  40489c:	b.eq	404940 <tigetstr@plt+0x2320>  // b.none
  4048a0:	ldrb	w8, [x25]
  4048a4:	cmp	w8, #0x75
  4048a8:	b.ne	4048c4 <tigetstr@plt+0x22a4>  // b.any
  4048ac:	ldrb	w9, [x25, #1]
  4048b0:	sub	w10, w9, #0x30
  4048b4:	cmp	w10, #0x9
  4048b8:	b.hi	4048c4 <tigetstr@plt+0x22a4>  // b.pmore
  4048bc:	ldrb	w10, [x25, #2]
  4048c0:	cbz	w10, 404eb8 <tigetstr@plt+0x2898>
  4048c4:	cmp	w8, #0x6b
  4048c8:	mov	w3, #0xffffffff            	// #-1
  4048cc:	b.eq	4048fc <tigetstr@plt+0x22dc>  // b.none
  4048d0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4048d4:	ldrb	w8, [x8, #734]
  4048d8:	cbz	w8, 4048fc <tigetstr@plt+0x22dc>
  4048dc:	mov	x0, x25
  4048e0:	bl	402420 <_nc_find_user_entry@plt>
  4048e4:	cbz	x0, 4048f8 <tigetstr@plt+0x22d8>
  4048e8:	ldr	w3, [x0, #12]
  4048ec:	cmp	w3, w20
  4048f0:	b.eq	404904 <tigetstr@plt+0x22e4>  // b.none
  4048f4:	b	404910 <tigetstr@plt+0x22f0>
  4048f8:	mov	w3, #0xffffffff            	// #-1
  4048fc:	cmp	w3, w20
  404900:	b.ne	404910 <tigetstr@plt+0x22f0>  // b.any
  404904:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  404908:	ldrb	w8, [x8, #734]
  40490c:	tbnz	w8, #0, 404940 <tigetstr@plt+0x2320>
  404910:	tbnz	w3, #31, 404928 <tigetstr@plt+0x2308>
  404914:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404918:	add	x0, x0, #0x1af
  40491c:	mov	w1, w20
  404920:	mov	x2, x25
  404924:	b	40493c <tigetstr@plt+0x231c>
  404928:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40492c:	add	x0, x0, #0x1e0
  404930:	mov	w1, w20
  404934:	mov	x2, x25
  404938:	mov	w3, w21
  40493c:	bl	402470 <_nc_warning@plt>
  404940:	cmp	x23, #0x19e
  404944:	b.cc	40497c <tigetstr@plt+0x235c>  // b.lo, b.ul, b.last
  404948:	ldr	x12, [sp, #56]
  40494c:	ldrh	w9, [x12, #60]
  404950:	ldrh	w10, [x12, #66]
  404954:	ldrh	w11, [x12, #64]
  404958:	ldr	x8, [x12, #48]
  40495c:	ldrh	w12, [x12, #62]
  404960:	sub	w9, w23, w9
  404964:	add	w9, w9, w10
  404968:	add	w9, w9, w11
  40496c:	add	w9, w9, w12
  404970:	lsl	x9, x9, #32
  404974:	add	x8, x8, x9, asr #29
  404978:	b	404988 <tigetstr@plt+0x2368>
  40497c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404980:	ldr	x8, [x8, #4000]
  404984:	add	x8, x8, x23, lsl #3
  404988:	ldr	x25, [x8]
  40498c:	mov	x19, xzr
  404990:	mov	x20, xzr
  404994:	mov	x26, x24
  404998:	str	x24, [sp, #48]
  40499c:	ldrb	w8, [x26]
  4049a0:	cmp	w8, #0x24
  4049a4:	b.eq	4049b8 <tigetstr@plt+0x2398>  // b.none
  4049a8:	cbz	w8, 404dcc <tigetstr@plt+0x27ac>
  4049ac:	ldrb	w8, [x26, #1]!
  4049b0:	cmp	w8, #0x24
  4049b4:	b.ne	4049a8 <tigetstr@plt+0x2388>  // b.any
  4049b8:	ldrb	w8, [x26, #1]
  4049bc:	cmp	w8, #0x3c
  4049c0:	b.ne	4049ac <tigetstr@plt+0x238c>  // b.any
  4049c4:	mov	x28, xzr
  4049c8:	mov	w22, wzr
  4049cc:	mov	w27, wzr
  4049d0:	mov	w19, wzr
  4049d4:	add	x21, x26, #0x2
  4049d8:	add	x20, x26, #0x3
  4049dc:	mov	x8, x20
  4049e0:	ldrb	w24, [x8, #-1]!
  4049e4:	cmp	w24, #0x2e
  4049e8:	b.le	404a1c <tigetstr@plt+0x23fc>
  4049ec:	cmp	w24, #0x2f
  4049f0:	b.eq	404a00 <tigetstr@plt+0x23e0>  // b.none
  4049f4:	cmp	w24, #0x3e
  4049f8:	b.ne	404a28 <tigetstr@plt+0x2408>  // b.any
  4049fc:	b	404a90 <tigetstr@plt+0x2470>
  404a00:	cmp	w24, #0x2a
  404a04:	cinc	w27, w27, eq  // eq = none
  404a08:	cmp	w24, #0x2f
  404a0c:	cinc	w19, w19, eq  // eq = none
  404a10:	cmp	x28, #0x0
  404a14:	csel	x28, x8, x28, eq  // eq = none
  404a18:	b	404a70 <tigetstr@plt+0x2450>
  404a1c:	cmp	w24, #0x2a
  404a20:	b.eq	404a00 <tigetstr@plt+0x23e0>  // b.none
  404a24:	cbz	w24, 404a88 <tigetstr@plt+0x2468>
  404a28:	bl	402410 <__ctype_b_loc@plt>
  404a2c:	ldr	x8, [x0]
  404a30:	ldrh	w8, [x8, x24, lsl #1]
  404a34:	tbnz	w8, #3, 404a58 <tigetstr@plt+0x2438>
  404a38:	cmp	w24, #0x3f
  404a3c:	b.hi	404b00 <tigetstr@plt+0x24e0>  // b.pmore
  404a40:	mov	w8, #0x1                   	// #1
  404a44:	mov	x9, #0x1                   	// #1
  404a48:	lsl	x8, x8, x24
  404a4c:	movk	x9, #0x6800, lsl #32
  404a50:	and	x8, x8, x9
  404a54:	cbz	x8, 404b00 <tigetstr@plt+0x24e0>
  404a58:	orr	w8, w19, w27
  404a5c:	cmp	w8, #0x0
  404a60:	cset	w8, ne  // ne = any
  404a64:	csel	w27, wzr, w27, eq  // eq = none
  404a68:	orr	w22, w22, w8
  404a6c:	csel	w19, wzr, w19, eq  // eq = none
  404a70:	add	x20, x20, #0x1
  404a74:	mov	x8, x20
  404a78:	ldrb	w24, [x8, #-1]!
  404a7c:	cmp	w24, #0x2e
  404a80:	b.gt	4049ec <tigetstr@plt+0x23cc>
  404a84:	b	404a1c <tigetstr@plt+0x23fc>
  404a88:	sub	x20, x20, #0x1
  404a8c:	b	404aec <tigetstr@plt+0x24cc>
  404a90:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404a94:	add	x2, sp, #0x140
  404a98:	add	x3, sp, #0x40
  404a9c:	mov	x0, x21
  404aa0:	add	x1, x1, #0x211
  404aa4:	bl	402540 <__isoc99_sscanf@plt>
  404aa8:	cmp	w0, #0x2
  404aac:	sub	x8, x20, #0x1
  404ab0:	b.ne	404ad4 <tigetstr@plt+0x24b4>  // b.any
  404ab4:	cmp	x28, #0x0
  404ab8:	csel	x9, x8, x28, eq  // eq = none
  404abc:	ldrb	w10, [sp, #64]
  404ac0:	ldrb	w9, [x9]
  404ac4:	cmp	w10, w9
  404ac8:	cset	w9, eq  // eq = none
  404acc:	bic	w9, w9, w22
  404ad0:	tbnz	w9, #0, 404b28 <tigetstr@plt+0x2508>
  404ad4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404ad8:	sub	w2, w8, w21
  404adc:	add	x0, x0, #0x216
  404ae0:	mov	x1, x25
  404ae4:	mov	x3, x21
  404ae8:	bl	402470 <_nc_warning@plt>
  404aec:	mov	x19, x26
  404af0:	ldrb	w8, [x26, #1]!
  404af4:	cmp	w8, #0x24
  404af8:	b.ne	4049a8 <tigetstr@plt+0x2388>  // b.any
  404afc:	b	4049b8 <tigetstr@plt+0x2398>
  404b00:	sub	x9, x20, #0x2
  404b04:	cmp	w24, #0x0
  404b08:	sub	x8, x20, #0x1
  404b0c:	mov	x19, x26
  404b10:	csel	x26, x26, x9, eq  // eq = none
  404b14:	csel	x20, x8, x20, eq  // eq = none
  404b18:	ldrb	w8, [x26, #1]!
  404b1c:	cmp	w8, #0x24
  404b20:	b.ne	4049a8 <tigetstr@plt+0x2388>  // b.any
  404b24:	b	4049b8 <tigetstr@plt+0x2398>
  404b28:	ldrb	w8, [x25]
  404b2c:	cmp	w8, #0x6b
  404b30:	b.ne	404b48 <tigetstr@plt+0x2528>  // b.any
  404b34:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404b38:	add	x0, x0, #0x236
  404b3c:	mov	x1, x25
  404b40:	bl	402470 <_nc_warning@plt>
  404b44:	b	404aec <tigetstr@plt+0x24cc>
  404b48:	cbz	w27, 404d74 <tigetstr@plt+0x2754>
  404b4c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404b50:	mov	x0, x25
  404b54:	add	x1, x1, #0x2fb
  404b58:	bl	402400 <strcmp@plt>
  404b5c:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404b60:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404b64:	mov	x0, x25
  404b68:	add	x1, x1, #0x2ff
  404b6c:	bl	402400 <strcmp@plt>
  404b70:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404b74:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404b78:	mov	x0, x25
  404b7c:	add	x1, x1, #0x36b
  404b80:	bl	402400 <strcmp@plt>
  404b84:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404b88:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404b8c:	mov	x0, x25
  404b90:	add	x1, x1, #0x305
  404b94:	bl	402400 <strcmp@plt>
  404b98:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404b9c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404ba0:	mov	x0, x25
  404ba4:	add	x1, x1, #0x316
  404ba8:	bl	402400 <strcmp@plt>
  404bac:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404bb0:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404bb4:	mov	x0, x25
  404bb8:	add	x1, x1, #0x30a
  404bbc:	bl	402400 <strcmp@plt>
  404bc0:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404bc4:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404bc8:	mov	x0, x25
  404bcc:	add	x1, x1, #0x30f
  404bd0:	bl	402400 <strcmp@plt>
  404bd4:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404bd8:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404bdc:	mov	x0, x25
  404be0:	add	x1, x1, #0x314
  404be4:	bl	402400 <strcmp@plt>
  404be8:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404bec:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404bf0:	mov	x0, x25
  404bf4:	add	x1, x1, #0x31a
  404bf8:	bl	402400 <strcmp@plt>
  404bfc:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c00:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c04:	mov	x0, x25
  404c08:	add	x1, x1, #0x31d
  404c0c:	bl	402400 <strcmp@plt>
  404c10:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c14:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c18:	mov	x0, x25
  404c1c:	add	x1, x1, #0x322
  404c20:	bl	402400 <strcmp@plt>
  404c24:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c28:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c2c:	mov	x0, x25
  404c30:	add	x1, x1, #0x326
  404c34:	bl	402400 <strcmp@plt>
  404c38:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c3c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c40:	mov	x0, x25
  404c44:	add	x1, x1, #0x2b7
  404c48:	bl	402400 <strcmp@plt>
  404c4c:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c50:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c54:	mov	x0, x25
  404c58:	add	x1, x1, #0x2a1
  404c5c:	bl	402400 <strcmp@plt>
  404c60:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c64:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c68:	mov	x0, x25
  404c6c:	add	x1, x1, #0x329
  404c70:	bl	402400 <strcmp@plt>
  404c74:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c78:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c7c:	mov	x0, x25
  404c80:	add	x1, x1, #0x32d
  404c84:	bl	402400 <strcmp@plt>
  404c88:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404c8c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404c90:	mov	x0, x25
  404c94:	add	x1, x1, #0x331
  404c98:	bl	402400 <strcmp@plt>
  404c9c:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404ca0:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404ca4:	mov	x0, x25
  404ca8:	add	x1, x1, #0x334
  404cac:	bl	402400 <strcmp@plt>
  404cb0:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404cb4:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404cb8:	mov	x0, x25
  404cbc:	add	x1, x1, #0x338
  404cc0:	bl	402400 <strcmp@plt>
  404cc4:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404cc8:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404ccc:	mov	x0, x25
  404cd0:	add	x1, x1, #0x33d
  404cd4:	bl	402400 <strcmp@plt>
  404cd8:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404cdc:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404ce0:	mov	x0, x25
  404ce4:	add	x1, x1, #0x340
  404ce8:	bl	402400 <strcmp@plt>
  404cec:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404cf0:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404cf4:	mov	x0, x25
  404cf8:	add	x1, x1, #0x344
  404cfc:	bl	402400 <strcmp@plt>
  404d00:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404d04:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404d08:	mov	x0, x25
  404d0c:	add	x1, x1, #0x348
  404d10:	bl	402400 <strcmp@plt>
  404d14:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404d18:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404d1c:	mov	x0, x25
  404d20:	add	x1, x1, #0x34c
  404d24:	bl	402400 <strcmp@plt>
  404d28:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404d2c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404d30:	mov	x0, x25
  404d34:	add	x1, x1, #0xfd5
  404d38:	bl	402400 <strcmp@plt>
  404d3c:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404d40:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404d44:	mov	x0, x25
  404d48:	add	x1, x1, #0xffc
  404d4c:	bl	402400 <strcmp@plt>
  404d50:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404d54:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404d58:	mov	x0, x25
  404d5c:	add	x1, x1, #0x350
  404d60:	bl	402400 <strcmp@plt>
  404d64:	cbz	w0, 404d74 <tigetstr@plt+0x2754>
  404d68:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404d6c:	add	x0, x0, #0x250
  404d70:	b	404b3c <tigetstr@plt+0x251c>
  404d74:	cbnz	w19, 404aec <tigetstr@plt+0x24cc>
  404d78:	ldr	x8, [sp, #56]
  404d7c:	ldr	x8, [x8, #16]
  404d80:	ldrb	w8, [x8, #20]
  404d84:	cbnz	w8, 404aec <tigetstr@plt+0x24cc>
  404d88:	ldr	x8, [sp, #56]
  404d8c:	ldr	x0, [x8]
  404d90:	bl	402100 <_nc_first_name@plt>
  404d94:	mov	w1, #0x2b                  	// #43
  404d98:	bl	402480 <strchr@plt>
  404d9c:	cbnz	x0, 404aec <tigetstr@plt+0x24cc>
  404da0:	adrp	x8, 40f000 <tigetstr@plt+0xc9e0>
  404da4:	adrp	x9, 40f000 <tigetstr@plt+0xc9e0>
  404da8:	cmp	w27, #0x0
  404dac:	add	x8, x8, #0x43f
  404db0:	add	x9, x9, #0x2a4
  404db4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404db8:	csel	x1, x9, x8, ne  // ne = any
  404dbc:	add	x0, x0, #0x281
  404dc0:	mov	x2, x25
  404dc4:	bl	402470 <_nc_warning@plt>
  404dc8:	b	404aec <tigetstr@plt+0x24cc>
  404dcc:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404dd0:	mov	x0, x25
  404dd4:	add	x1, x1, #0x2b7
  404dd8:	bl	402400 <strcmp@plt>
  404ddc:	ldr	x21, [sp, #48]
  404de0:	cbz	w0, 404df8 <tigetstr@plt+0x27d8>
  404de4:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404de8:	mov	x0, x25
  404dec:	add	x1, x1, #0x2bd
  404df0:	bl	402400 <strcmp@plt>
  404df4:	cbnz	w0, 404f0c <tigetstr@plt+0x28ec>
  404df8:	cbz	x19, 404e20 <tigetstr@plt+0x2800>
  404dfc:	cmp	x19, x21
  404e00:	b.eq	404e0c <tigetstr@plt+0x27ec>  // b.none
  404e04:	ldrb	w8, [x20]
  404e08:	cbnz	w8, 404f0c <tigetstr@plt+0x28ec>
  404e0c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404e10:	add	x0, x0, #0x2c2
  404e14:	mov	x1, x25
  404e18:	bl	402470 <_nc_warning@plt>
  404e1c:	b	404f0c <tigetstr@plt+0x28ec>
  404e20:	cbz	x21, 404f0c <tigetstr@plt+0x28ec>
  404e24:	ldrb	w8, [x21]
  404e28:	cmp	w8, #0x9a
  404e2c:	b.eq	404e58 <tigetstr@plt+0x2838>  // b.none
  404e30:	cmp	w8, #0x1b
  404e34:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404e38:	ldrb	w8, [x21, #1]
  404e3c:	cmp	w8, #0x5b
  404e40:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404e44:	mov	w8, #0x2                   	// #2
  404e48:	ldrb	w9, [x21, w8, uxtw]
  404e4c:	cmp	w9, #0x3f
  404e50:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404e54:	b	404e68 <tigetstr@plt+0x2848>
  404e58:	mov	w8, #0x1                   	// #1
  404e5c:	ldrb	w9, [x21, w8, uxtw]
  404e60:	cmp	w9, #0x3f
  404e64:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404e68:	add	x9, x8, x21
  404e6c:	ldrb	w9, [x9, #1]
  404e70:	cmp	w9, #0x35
  404e74:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404e78:	add	x9, x8, x21
  404e7c:	ldrb	w9, [x9, #2]
  404e80:	cmp	w9, #0x68
  404e84:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404e88:	add	w8, w8, #0x3
  404e8c:	add	x8, x21, x8
  404e90:	ldrb	w9, [x8]
  404e94:	cmp	w9, #0x9a
  404e98:	b.eq	404ed0 <tigetstr@plt+0x28b0>  // b.none
  404e9c:	cmp	w9, #0x1b
  404ea0:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404ea4:	ldrb	w9, [x8, #1]
  404ea8:	cmp	w9, #0x5b
  404eac:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404eb0:	mov	w9, #0x2                   	// #2
  404eb4:	b	404ed4 <tigetstr@plt+0x28b4>
  404eb8:	cmp	w9, #0x36
  404ebc:	cset	w8, eq  // eq = none
  404ec0:	lsl	w3, w8, #1
  404ec4:	cmp	w3, w20
  404ec8:	b.eq	404904 <tigetstr@plt+0x22e4>  // b.none
  404ecc:	b	404910 <tigetstr@plt+0x22f0>
  404ed0:	mov	w9, #0x1                   	// #1
  404ed4:	ldrb	w10, [x8, w9, uxtw]
  404ed8:	cmp	w10, #0x3f
  404edc:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404ee0:	add	x10, x9, x8
  404ee4:	ldrb	w10, [x10, #1]
  404ee8:	cmp	w10, #0x35
  404eec:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404ef0:	add	x8, x9, x8
  404ef4:	ldrb	w8, [x8, #2]
  404ef8:	cmp	w8, #0x6c
  404efc:	b.ne	404f0c <tigetstr@plt+0x28ec>  // b.any
  404f00:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  404f04:	add	x0, x0, #0x2e4
  404f08:	b	404e14 <tigetstr@plt+0x27f4>
  404f0c:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  404f10:	ldrb	w8, [x8, #732]
  404f14:	cbz	w8, 40450c <tigetstr@plt+0x1eec>
  404f18:	cmp	x23, #0x19d
  404f1c:	b.ls	404f64 <tigetstr@plt+0x2944>  // b.plast
  404f20:	ldr	x12, [sp, #56]
  404f24:	ldrh	w9, [x12, #60]
  404f28:	ldrh	w10, [x12, #66]
  404f2c:	ldrh	w11, [x12, #64]
  404f30:	ldr	x8, [x12, #48]
  404f34:	ldrh	w12, [x12, #62]
  404f38:	sub	w9, w23, w9
  404f3c:	add	w9, w9, w10
  404f40:	add	w9, w9, w11
  404f44:	add	w9, w9, w12
  404f48:	ldrb	w10, [x21]
  404f4c:	sbfiz	x9, x9, #3, #32
  404f50:	ldr	x25, [x8, x9]
  404f54:	cmp	w10, #0x6b
  404f58:	b.ne	404f80 <tigetstr@plt+0x2960>  // b.any
  404f5c:	mov	w20, wzr
  404f60:	b	404f8c <tigetstr@plt+0x296c>
  404f64:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404f68:	ldr	x8, [x8, #4000]
  404f6c:	ldr	x25, [x8, x23, lsl #3]
  404f70:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  404f74:	add	x8, x8, #0x2d8
  404f78:	ldrsh	w20, [x8, x23, lsl #1]
  404f7c:	b	404f8c <tigetstr@plt+0x296c>
  404f80:	mov	x0, x21
  404f84:	bl	409bd0 <tigetstr@plt+0x75b0>
  404f88:	and	w20, w0, #0x1
  404f8c:	mov	w1, #0x1                   	// #1
  404f90:	mov	x0, x21
  404f94:	mov	w2, wzr
  404f98:	bl	4023b0 <_nc_tic_expand@plt>
  404f9c:	cbz	x0, 4044fc <tigetstr@plt+0x1edc>
  404fa0:	mov	x28, x0
  404fa4:	mov	x0, x25
  404fa8:	mov	x1, x28
  404fac:	mov	w2, w20
  404fb0:	bl	402150 <_nc_infotocap@plt>
  404fb4:	cbz	x0, 40501c <tigetstr@plt+0x29fc>
  404fb8:	mov	x24, x0
  404fbc:	cmp	w20, #0x1
  404fc0:	b.lt	405048 <tigetstr@plt+0x2a28>  // b.tstop
  404fc4:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404fc8:	mov	x0, x25
  404fcc:	add	x1, x1, #0x38a
  404fd0:	bl	402400 <strcmp@plt>
  404fd4:	cbz	w0, 405028 <tigetstr@plt+0x2a08>
  404fd8:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404fdc:	mov	x0, x25
  404fe0:	add	x1, x1, #0x38f
  404fe4:	bl	402400 <strcmp@plt>
  404fe8:	cbz	w0, 405028 <tigetstr@plt+0x2a08>
  404fec:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  404ff0:	mov	x0, x25
  404ff4:	add	x1, x1, #0x394
  404ff8:	bl	402400 <strcmp@plt>
  404ffc:	cbz	w0, 405028 <tigetstr@plt+0x2a08>
  405000:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  405004:	mov	x0, x25
  405008:	add	x1, x1, #0x39a
  40500c:	bl	402400 <strcmp@plt>
  405010:	cbz	w0, 405028 <tigetstr@plt+0x2a08>
  405014:	mov	w19, #0x5                   	// #5
  405018:	b	40511c <tigetstr@plt+0x2afc>
  40501c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405020:	add	x0, x0, #0x36e
  405024:	b	404504 <tigetstr@plt+0x1ee4>
  405028:	ldr	x8, [sp, #56]
  40502c:	ldr	x8, [x8, #24]
  405030:	ldr	w19, [x8, #52]
  405034:	cmp	w19, #0xf
  405038:	b.gt	405118 <tigetstr@plt+0x2af8>
  40503c:	cmp	w19, #0x1
  405040:	b.ge	40511c <tigetstr@plt+0x2afc>  // b.tcont
  405044:	b	40450c <tigetstr@plt+0x1eec>
  405048:	cbnz	w20, 40450c <tigetstr@plt+0x1eec>
  40504c:	mov	x20, x28
  405050:	ldrb	w8, [x20]
  405054:	cmp	w8, #0x5c
  405058:	b.ne	40506c <tigetstr@plt+0x2a4c>  // b.any
  40505c:	b	40507c <tigetstr@plt+0x2a5c>
  405060:	ldrb	w8, [x20, #1]!
  405064:	cmp	w8, #0x5c
  405068:	b.eq	40507c <tigetstr@plt+0x2a5c>  // b.none
  40506c:	cbz	w8, 4051e8 <tigetstr@plt+0x2bc8>
  405070:	cmp	w8, #0x24
  405074:	b.ne	405060 <tigetstr@plt+0x2a40>  // b.any
  405078:	b	405088 <tigetstr@plt+0x2a68>
  40507c:	ldrb	w8, [x20, #1]!
  405080:	cmp	w8, #0x24
  405084:	b.ne	405060 <tigetstr@plt+0x2a40>  // b.any
  405088:	ldrb	w8, [x20, #1]
  40508c:	cmp	w8, #0x3c
  405090:	b.ne	405060 <tigetstr@plt+0x2a40>  // b.any
  405094:	mov	x19, x20
  405098:	ldrb	w21, [x19, #2]!
  40509c:	bl	402410 <__ctype_b_loc@plt>
  4050a0:	ldr	x9, [x0]
  4050a4:	cmp	x21, #0x2e
  4050a8:	b.ne	4050b8 <tigetstr@plt+0x2a98>  // b.any
  4050ac:	ldrb	w8, [x9, #93]
  4050b0:	tbz	w8, #3, 4050d4 <tigetstr@plt+0x2ab4>
  4050b4:	b	4050c0 <tigetstr@plt+0x2aa0>
  4050b8:	ldrh	w8, [x9, x21, lsl #1]
  4050bc:	tbz	w8, #11, 405060 <tigetstr@plt+0x2a40>
  4050c0:	ldrb	w8, [x19, #1]!
  4050c4:	ldrh	w10, [x9, x8, lsl #1]
  4050c8:	tbnz	w10, #11, 4050c0 <tigetstr@plt+0x2aa0>
  4050cc:	cmp	w8, #0x2e
  4050d0:	b.ne	4050e8 <tigetstr@plt+0x2ac8>  // b.any
  4050d4:	ldrb	w8, [x19, #1]!
  4050d8:	ldrh	w10, [x9, x8, lsl #1]
  4050dc:	tbnz	w10, #11, 4050d4 <tigetstr@plt+0x2ab4>
  4050e0:	b	4050e8 <tigetstr@plt+0x2ac8>
  4050e4:	ldrb	w8, [x19, #1]!
  4050e8:	and	w9, w8, #0xff
  4050ec:	cmp	w9, #0x2f
  4050f0:	b.eq	4050e4 <tigetstr@plt+0x2ac4>  // b.none
  4050f4:	cmp	w9, #0x2a
  4050f8:	b.eq	4050e4 <tigetstr@plt+0x2ac4>  // b.none
  4050fc:	and	w8, w8, #0xff
  405100:	cmp	w8, #0x3e
  405104:	csel	x20, x19, x20, eq  // eq = none
  405108:	ldrb	w8, [x20]
  40510c:	cmp	w8, #0x5c
  405110:	b.ne	40506c <tigetstr@plt+0x2a4c>  // b.any
  405114:	b	40507c <tigetstr@plt+0x2a5c>
  405118:	mov	w19, #0x10                  	// #16
  40511c:	mov	w26, wzr
  405120:	mov	w21, #0x1                   	// #1
  405124:	b	405164 <tigetstr@plt+0x2b44>
  405128:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40512c:	add	x0, x0, #0x3cd
  405130:	mov	x1, x25
  405134:	mov	w2, w26
  405138:	mov	x3, x20
  40513c:	mov	x4, x27
  405140:	bl	402470 <_nc_warning@plt>
  405144:	mov	w21, wzr
  405148:	mov	x0, x20
  40514c:	bl	402440 <free@plt>
  405150:	mov	x0, x27
  405154:	bl	402440 <free@plt>
  405158:	add	w26, w26, #0x1
  40515c:	cmp	w19, w26
  405160:	b.eq	40450c <tigetstr@plt+0x1eec>  // b.none
  405164:	mov	x0, x25
  405168:	mov	x1, x28
  40516c:	mov	w2, w26
  405170:	bl	408a9c <tigetstr@plt+0x647c>
  405174:	mov	x20, x0
  405178:	mov	x0, x25
  40517c:	mov	x1, x24
  405180:	mov	w2, w26
  405184:	bl	408a9c <tigetstr@plt+0x647c>
  405188:	mov	x27, x0
  40518c:	mov	x0, x20
  405190:	mov	x1, x27
  405194:	bl	402400 <strcmp@plt>
  405198:	cbz	w0, 405148 <tigetstr@plt+0x2b28>
  40519c:	tbz	w21, #0, 405128 <tigetstr@plt+0x2b08>
  4051a0:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  4051a4:	ldr	x21, [x21, #3856]
  4051a8:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  4051ac:	add	x1, x1, #0x3a0
  4051b0:	mov	x2, x25
  4051b4:	ldr	x0, [x21]
  4051b8:	bl	4025e0 <fprintf@plt>
  4051bc:	ldr	x0, [x21]
  4051c0:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  4051c4:	add	x1, x1, #0x3b5
  4051c8:	mov	x2, x28
  4051cc:	bl	4025e0 <fprintf@plt>
  4051d0:	ldr	x0, [x21]
  4051d4:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  4051d8:	add	x1, x1, #0x3c1
  4051dc:	mov	x2, x24
  4051e0:	bl	4025e0 <fprintf@plt>
  4051e4:	b	405128 <tigetstr@plt+0x2b08>
  4051e8:	bl	402410 <__ctype_b_loc@plt>
  4051ec:	ldr	x27, [x0]
  4051f0:	ldrb	w19, [x24]
  4051f4:	mov	x26, x24
  4051f8:	ldrh	w8, [x27, x19, lsl #1]
  4051fc:	tbz	w8, #11, 405210 <tigetstr@plt+0x2bf0>
  405200:	mov	x26, x24
  405204:	ldrb	w19, [x26, #1]!
  405208:	ldrh	w8, [x27, x19, lsl #1]
  40520c:	tbnz	w8, #11, 405204 <tigetstr@plt+0x2be4>
  405210:	cmp	w19, #0x2e
  405214:	b.ne	40522c <tigetstr@plt+0x2c0c>  // b.any
  405218:	ldrb	w19, [x26, #1]!
  40521c:	ldrh	w8, [x27, x19, lsl #1]
  405220:	tbnz	w8, #11, 405218 <tigetstr@plt+0x2bf8>
  405224:	b	40522c <tigetstr@plt+0x2c0c>
  405228:	ldrb	w19, [x26, #1]!
  40522c:	cmp	w19, #0x2a
  405230:	b.eq	405228 <tigetstr@plt+0x2c08>  // b.none
  405234:	cmp	x20, x28
  405238:	b.ls	40450c <tigetstr@plt+0x1eec>  // b.plast
  40523c:	cbz	w19, 40450c <tigetstr@plt+0x1eec>
  405240:	mov	w13, wzr
  405244:	mov	w12, wzr
  405248:	mov	x21, x28
  40524c:	ldrb	w9, [x21]
  405250:	and	w8, w9, #0xff
  405254:	cmp	w8, #0x24
  405258:	b.ne	405368 <tigetstr@plt+0x2d48>  // b.any
  40525c:	ldrb	w8, [x21, #1]
  405260:	cmp	w8, #0x3c
  405264:	b.ne	405380 <tigetstr@plt+0x2d60>  // b.any
  405268:	mov	w9, #0x24                  	// #36
  40526c:	mov	x8, x21
  405270:	and	w10, w9, #0xff
  405274:	cmp	w10, #0x5c
  405278:	b.ne	405290 <tigetstr@plt+0x2c70>  // b.any
  40527c:	b	4052a4 <tigetstr@plt+0x2c84>
  405280:	ldrb	w9, [x8, #1]!
  405284:	and	w10, w9, #0xff
  405288:	cmp	w10, #0x5c
  40528c:	b.eq	4052a4 <tigetstr@plt+0x2c84>  // b.none
  405290:	cbz	w10, 405340 <tigetstr@plt+0x2d20>
  405294:	and	w9, w9, #0xff
  405298:	cmp	w9, #0x24
  40529c:	b.ne	405280 <tigetstr@plt+0x2c60>  // b.any
  4052a0:	b	4052b4 <tigetstr@plt+0x2c94>
  4052a4:	ldrb	w9, [x8, #1]!
  4052a8:	and	w9, w9, #0xff
  4052ac:	cmp	w9, #0x24
  4052b0:	b.ne	405280 <tigetstr@plt+0x2c60>  // b.any
  4052b4:	ldrb	w9, [x8, #1]
  4052b8:	cmp	w9, #0x3c
  4052bc:	b.ne	405280 <tigetstr@plt+0x2c60>  // b.any
  4052c0:	mov	x9, x8
  4052c4:	ldrb	w10, [x9, #2]!
  4052c8:	cmp	x10, #0x2e
  4052cc:	b.ne	4052dc <tigetstr@plt+0x2cbc>  // b.any
  4052d0:	ldrb	w10, [x27, #93]
  4052d4:	tbz	w10, #3, 4052f8 <tigetstr@plt+0x2cd8>
  4052d8:	b	4052e4 <tigetstr@plt+0x2cc4>
  4052dc:	ldrh	w10, [x27, x10, lsl #1]
  4052e0:	tbz	w10, #11, 405280 <tigetstr@plt+0x2c60>
  4052e4:	ldrb	w10, [x9, #1]!
  4052e8:	ldrh	w11, [x27, x10, lsl #1]
  4052ec:	tbnz	w11, #11, 4052e4 <tigetstr@plt+0x2cc4>
  4052f0:	cmp	w10, #0x2e
  4052f4:	b.ne	40530c <tigetstr@plt+0x2cec>  // b.any
  4052f8:	ldrb	w10, [x9, #1]!
  4052fc:	ldrh	w11, [x27, x10, lsl #1]
  405300:	tbnz	w11, #11, 4052f8 <tigetstr@plt+0x2cd8>
  405304:	b	40530c <tigetstr@plt+0x2cec>
  405308:	ldrb	w10, [x9, #1]!
  40530c:	and	w11, w10, #0xff
  405310:	cmp	w11, #0x2f
  405314:	b.eq	405308 <tigetstr@plt+0x2ce8>  // b.none
  405318:	cmp	w11, #0x2a
  40531c:	b.eq	405308 <tigetstr@plt+0x2ce8>  // b.none
  405320:	and	w10, w10, #0xff
  405324:	cmp	w10, #0x3e
  405328:	csel	x8, x9, x8, eq  // eq = none
  40532c:	ldrb	w9, [x8]
  405330:	and	w10, w9, #0xff
  405334:	cmp	w10, #0x5c
  405338:	b.ne	405290 <tigetstr@plt+0x2c70>  // b.any
  40533c:	b	4052a4 <tigetstr@plt+0x2c84>
  405340:	cmp	x8, x21
  405344:	mov	x22, x21
  405348:	b.eq	405384 <tigetstr@plt+0x2d64>  // b.none
  40534c:	mov	w9, wzr
  405350:	mov	w12, #0x1                   	// #1
  405354:	cmp	x8, x20
  405358:	mov	w13, #0x1                   	// #1
  40535c:	mov	x21, x8
  405360:	b.cc	405250 <tigetstr@plt+0x2c30>  // b.lo, b.ul, b.last
  405364:	b	405434 <tigetstr@plt+0x2e14>
  405368:	cmp	w8, #0x5c
  40536c:	b.ne	405380 <tigetstr@plt+0x2d60>  // b.any
  405370:	mov	x22, x21
  405374:	ldrb	w8, [x22, #1]!
  405378:	ldrh	w9, [x27, x8, lsl #1]
  40537c:	tbnz	w9, #2, 4053d0 <tigetstr@plt+0x2db0>
  405380:	mov	x22, x21
  405384:	and	w8, w19, #0xff
  405388:	cmp	w8, #0x5c
  40538c:	b.ne	4053a8 <tigetstr@plt+0x2d88>  // b.any
  405390:	mov	x8, x26
  405394:	ldrb	w9, [x8, #1]!
  405398:	ldrh	w9, [x27, x9, lsl #1]
  40539c:	tst	w9, #0x4
  4053a0:	csel	x26, x26, x8, eq  // eq = none
  4053a4:	ldrb	w19, [x26]
  4053a8:	ldrb	w8, [x22], #1
  4053ac:	cmp	w8, w19, uxtb
  4053b0:	b.ne	405424 <tigetstr@plt+0x2e04>  // b.any
  4053b4:	add	x26, x26, #0x1
  4053b8:	mov	x21, x22
  4053bc:	cmp	x21, x20
  4053c0:	b.cs	405410 <tigetstr@plt+0x2df0>  // b.hs, b.nlast
  4053c4:	ldrb	w19, [x26]
  4053c8:	cbnz	w19, 40524c <tigetstr@plt+0x2c2c>
  4053cc:	b	405410 <tigetstr@plt+0x2df0>
  4053d0:	cmp	w8, #0x5e
  4053d4:	b.ne	405384 <tigetstr@plt+0x2d64>  // b.any
  4053d8:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  4053dc:	mov	w2, #0x4                   	// #4
  4053e0:	mov	x0, x26
  4053e4:	add	x1, x1, #0x480
  4053e8:	str	w12, [sp, #48]
  4053ec:	str	w13, [sp, #40]
  4053f0:	bl	402250 <strncmp@plt>
  4053f4:	ldr	w13, [sp, #40]
  4053f8:	ldr	w12, [sp, #48]
  4053fc:	cbnz	w0, 405384 <tigetstr@plt+0x2d64>
  405400:	add	x21, x21, #0x2
  405404:	add	x26, x26, #0x4
  405408:	cmp	x21, x20
  40540c:	b.cc	4053c4 <tigetstr@plt+0x2da4>  // b.lo, b.ul, b.last
  405410:	tst	w13, #0xff
  405414:	b.eq	40450c <tigetstr@plt+0x1eec>  // b.none
  405418:	tst	w12, #0xff
  40541c:	b.ne	405434 <tigetstr@plt+0x2e14>  // b.any
  405420:	b	405440 <tigetstr@plt+0x2e20>
  405424:	tst	w12, #0xff
  405428:	b.eq	405440 <tigetstr@plt+0x2e20>  // b.none
  40542c:	tst	w13, #0xff
  405430:	b.ne	405440 <tigetstr@plt+0x2e20>  // b.any
  405434:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405438:	add	x0, x0, #0x412
  40543c:	b	404504 <tigetstr@plt+0x1ee4>
  405440:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405444:	add	x0, x0, #0x445
  405448:	mov	x1, x25
  40544c:	mov	x2, x28
  405450:	mov	x3, x24
  405454:	bl	402470 <_nc_warning@plt>
  405458:	b	40450c <tigetstr@plt+0x1eec>
  40545c:	ldrh	w8, [x25, #56]
  405460:	cmp	w8, #0x2d
  405464:	b.cc	40549c <tigetstr@plt+0x2e7c>  // b.lo, b.ul, b.last
  405468:	mov	w19, #0x2c                  	// #44
  40546c:	ldrh	w9, [x25, #62]
  405470:	ldr	x10, [x25, #48]
  405474:	mov	w1, wzr
  405478:	sub	w8, w9, w8, uxth
  40547c:	add	w8, w19, w8
  405480:	sbfiz	x8, x8, #3, #32
  405484:	ldr	x0, [x10, x8]
  405488:	bl	4085b4 <tigetstr@plt+0x5f94>
  40548c:	ldrh	w8, [x25, #56]
  405490:	add	x19, x19, #0x1
  405494:	cmp	x19, x8
  405498:	b.cc	40546c <tigetstr@plt+0x2e4c>  // b.lo, b.ul, b.last
  40549c:	ldrh	w8, [x25, #58]
  4054a0:	cmp	w8, #0x28
  4054a4:	b.cc	4054e4 <tigetstr@plt+0x2ec4>  // b.lo, b.ul, b.last
  4054a8:	mov	w19, #0x27                  	// #39
  4054ac:	ldrh	w9, [x25, #64]
  4054b0:	ldrh	w10, [x25, #62]
  4054b4:	ldr	x11, [x25, #48]
  4054b8:	mov	w1, #0x1                   	// #1
  4054bc:	add	w9, w9, w10
  4054c0:	sub	w8, w9, w8, uxth
  4054c4:	add	w8, w19, w8
  4054c8:	sbfiz	x8, x8, #3, #32
  4054cc:	ldr	x0, [x11, x8]
  4054d0:	bl	4085b4 <tigetstr@plt+0x5f94>
  4054d4:	ldrh	w8, [x25, #58]
  4054d8:	add	x19, x19, #0x1
  4054dc:	cmp	x19, x8
  4054e0:	b.cc	4054ac <tigetstr@plt+0x2e8c>  // b.lo, b.ul, b.last
  4054e4:	ldrh	w8, [x25, #60]
  4054e8:	cmp	w8, #0x19f
  4054ec:	b.cc	405534 <tigetstr@plt+0x2f14>  // b.lo, b.ul, b.last
  4054f0:	mov	w19, #0x19e                 	// #414
  4054f4:	ldrh	w9, [x25, #66]
  4054f8:	ldrh	w10, [x25, #64]
  4054fc:	ldrh	w11, [x25, #62]
  405500:	ldr	x12, [x25, #48]
  405504:	mov	w1, #0x2                   	// #2
  405508:	add	w9, w9, w10
  40550c:	add	w9, w9, w11
  405510:	sub	w8, w9, w8, uxth
  405514:	add	w8, w19, w8
  405518:	sbfiz	x8, x8, #3, #32
  40551c:	ldr	x0, [x12, x8]
  405520:	bl	4085b4 <tigetstr@plt+0x5f94>
  405524:	ldrh	w8, [x25, #60]
  405528:	add	x19, x19, #0x1
  40552c:	cmp	x19, x8
  405530:	b.cc	4054f4 <tigetstr@plt+0x2ed4>  // b.lo, b.ul, b.last
  405534:	mov	x27, x25
  405538:	ldr	x19, [x27, #32]!
  40553c:	ldr	x8, [x19, #1240]
  405540:	add	x9, x8, #0x1
  405544:	cmp	x9, #0x2
  405548:	b.cc	405570 <tigetstr@plt+0x2f50>  // b.lo, b.ul, b.last
  40554c:	ldr	x9, [x19, #200]
  405550:	add	x9, x9, #0x1
  405554:	cmp	x9, #0x1
  405558:	b.hi	405570 <tigetstr@plt+0x2f50>  // b.pmore
  40555c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405560:	add	x0, x0, #0x4e0
  405564:	bl	402470 <_nc_warning@plt>
  405568:	ldr	x19, [x27]
  40556c:	ldr	x8, [x19, #1240]
  405570:	add	x8, x8, #0x1
  405574:	cmp	x8, #0x2
  405578:	b.cc	40559c <tigetstr@plt+0x2f7c>  // b.lo, b.ul, b.last
  40557c:	ldr	x8, [x19, #304]
  405580:	add	x8, x8, #0x1
  405584:	cmp	x8, #0x1
  405588:	b.hi	40559c <tigetstr@plt+0x2f7c>  // b.pmore
  40558c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405590:	add	x0, x0, #0x506
  405594:	bl	402470 <_nc_warning@plt>
  405598:	ldr	x19, [x27]
  40559c:	ldr	x21, [x19, #200]
  4055a0:	ldr	x20, [x19, #304]
  4055a4:	add	x8, x21, #0x1
  4055a8:	cmp	x8, #0x2
  4055ac:	b.cs	4055e4 <tigetstr@plt+0x2fc4>  // b.hs, b.nlast
  4055b0:	mov	w21, wzr
  4055b4:	add	x8, x20, #0x1
  4055b8:	cmp	x8, #0x2
  4055bc:	b.cs	40561c <tigetstr@plt+0x2ffc>  // b.hs, b.nlast
  4055c0:	mov	w20, wzr
  4055c4:	ldr	x1, [x19, #1240]
  4055c8:	add	x8, x1, #0x1
  4055cc:	cmp	x8, #0x2
  4055d0:	b.cs	405658 <tigetstr@plt+0x3038>  // b.hs, b.nlast
  4055d4:	mov	w19, wzr
  4055d8:	cmp	w20, w21
  4055dc:	b.ne	405678 <tigetstr@plt+0x3058>  // b.any
  4055e0:	b	40568c <tigetstr@plt+0x306c>
  4055e4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4055e8:	add	x0, x0, #0x52b
  4055ec:	mov	x1, x21
  4055f0:	bl	402400 <strcmp@plt>
  4055f4:	cbz	w0, 4058ec <tigetstr@plt+0x32cc>
  4055f8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4055fc:	add	x0, x0, #0x52f
  405600:	mov	x1, x21
  405604:	bl	402400 <strcmp@plt>
  405608:	cmp	w0, #0x0
  40560c:	cset	w21, eq  // eq = none
  405610:	add	x8, x20, #0x1
  405614:	cmp	x8, #0x2
  405618:	b.cc	4055c0 <tigetstr@plt+0x2fa0>  // b.lo, b.ul, b.last
  40561c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405620:	add	x0, x0, #0x531
  405624:	mov	x1, x20
  405628:	bl	402400 <strcmp@plt>
  40562c:	cbz	w0, 405900 <tigetstr@plt+0x32e0>
  405630:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405634:	add	x0, x0, #0x535
  405638:	mov	x1, x20
  40563c:	bl	402400 <strcmp@plt>
  405640:	cmp	w0, #0x0
  405644:	cset	w20, eq  // eq = none
  405648:	ldr	x1, [x19, #1240]
  40564c:	add	x8, x1, #0x1
  405650:	cmp	x8, #0x2
  405654:	b.cc	4055d4 <tigetstr@plt+0x2fb4>  // b.lo, b.ul, b.last
  405658:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40565c:	add	x0, x0, #0x537
  405660:	bl	402400 <strcmp@plt>
  405664:	cmp	w0, #0x0
  405668:	cset	w8, eq  // eq = none
  40566c:	lsl	w19, w8, #1
  405670:	cmp	w20, w21
  405674:	b.eq	40568c <tigetstr@plt+0x306c>  // b.none
  405678:	cbz	w21, 40568c <tigetstr@plt+0x306c>
  40567c:	cbz	w20, 40568c <tigetstr@plt+0x306c>
  405680:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405684:	add	x0, x0, #0x53e
  405688:	bl	402470 <_nc_warning@plt>
  40568c:	cmp	w21, #0x2
  405690:	b.ne	4056ac <tigetstr@plt+0x308c>  // b.any
  405694:	cmp	w20, #0x2
  405698:	b.ne	4056ac <tigetstr@plt+0x308c>  // b.any
  40569c:	cbz	w19, 4056ac <tigetstr@plt+0x308c>
  4056a0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4056a4:	add	x0, x0, #0x55b
  4056a8:	b	4056c8 <tigetstr@plt+0x30a8>
  4056ac:	cmp	w21, #0x1
  4056b0:	b.ne	4056cc <tigetstr@plt+0x30ac>  // b.any
  4056b4:	cmp	w20, #0x1
  4056b8:	b.ne	4056cc <tigetstr@plt+0x30ac>  // b.any
  4056bc:	cbnz	w19, 4056cc <tigetstr@plt+0x30ac>
  4056c0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4056c4:	add	x0, x0, #0x57c
  4056c8:	bl	402470 <_nc_warning@plt>
  4056cc:	ldr	x8, [x27]
  4056d0:	ldr	x8, [x8, #1168]
  4056d4:	add	x9, x8, #0x1
  4056d8:	cmp	x9, #0x2
  4056dc:	b.cs	405894 <tigetstr@plt+0x3274>  // b.hs, b.nlast
  4056e0:	ldr	x8, [x25, #24]
  4056e4:	ldp	w1, w2, [x8, #52]
  4056e8:	cmp	w1, #0x0
  4056ec:	cset	w8, gt
  4056f0:	cmp	w2, #0x0
  4056f4:	cset	w9, gt
  4056f8:	eor	w8, w8, w9
  4056fc:	tbz	w8, #0, 405710 <tigetstr@plt+0x30f0>
  405700:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405704:	add	x0, x0, #0x62d
  405708:	bl	402470 <_nc_warning@plt>
  40570c:	b	405724 <tigetstr@plt+0x3104>
  405710:	cmp	w1, w2
  405714:	b.le	405724 <tigetstr@plt+0x3104>
  405718:	ldr	x8, [x27]
  40571c:	ldr	x8, [x8, #2400]
  405720:	cbz	x8, 405700 <tigetstr@plt+0x30e0>
  405724:	ldr	x8, [x27]
  405728:	ldr	x9, [x8, #2424]
  40572c:	add	x9, x9, #0x1
  405730:	cmp	x9, #0x2
  405734:	b.cc	405758 <tigetstr@plt+0x3138>  // b.lo, b.ul, b.last
  405738:	ldr	x9, [x8, #2416]
  40573c:	add	x9, x9, #0x1
  405740:	cmp	x9, #0x1
  405744:	b.hi	405758 <tigetstr@plt+0x3138>  // b.pmore
  405748:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40574c:	add	x0, x0, #0x668
  405750:	bl	402470 <_nc_warning@plt>
  405754:	ldr	x8, [x27]
  405758:	ldr	x9, [x8, #2416]
  40575c:	add	x9, x9, #0x1
  405760:	cmp	x9, #0x2
  405764:	b.cc	405788 <tigetstr@plt+0x3168>  // b.lo, b.ul, b.last
  405768:	ldr	x9, [x8, #2424]
  40576c:	add	x9, x9, #0x1
  405770:	cmp	x9, #0x1
  405774:	b.hi	405788 <tigetstr@plt+0x3168>  // b.pmore
  405778:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40577c:	add	x0, x0, #0x68d
  405780:	bl	402470 <_nc_warning@plt>
  405784:	ldr	x8, [x27]
  405788:	ldr	x9, [x8, #2880]
  40578c:	add	x9, x9, #0x1
  405790:	cmp	x9, #0x2
  405794:	b.cc	4057b8 <tigetstr@plt+0x3198>  // b.lo, b.ul, b.last
  405798:	ldr	x9, [x8, #2872]
  40579c:	add	x9, x9, #0x1
  4057a0:	cmp	x9, #0x1
  4057a4:	b.hi	4057b8 <tigetstr@plt+0x3198>  // b.pmore
  4057a8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4057ac:	add	x0, x0, #0x6b2
  4057b0:	bl	402470 <_nc_warning@plt>
  4057b4:	ldr	x8, [x27]
  4057b8:	ldr	x9, [x8, #2872]
  4057bc:	add	x9, x9, #0x1
  4057c0:	cmp	x9, #0x2
  4057c4:	b.cc	4057e8 <tigetstr@plt+0x31c8>  // b.lo, b.ul, b.last
  4057c8:	ldr	x9, [x8, #2880]
  4057cc:	add	x9, x9, #0x1
  4057d0:	cmp	x9, #0x1
  4057d4:	b.hi	4057e8 <tigetstr@plt+0x31c8>  // b.pmore
  4057d8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4057dc:	add	x0, x0, #0x6db
  4057e0:	bl	402470 <_nc_warning@plt>
  4057e4:	ldr	x8, [x27]
  4057e8:	ldr	x9, [x8, #2400]
  4057ec:	add	x9, x9, #0x1
  4057f0:	cmp	x9, #0x2
  4057f4:	b.cc	405818 <tigetstr@plt+0x31f8>  // b.lo, b.ul, b.last
  4057f8:	ldr	x9, [x8, #2408]
  4057fc:	add	x9, x9, #0x1
  405800:	cmp	x9, #0x1
  405804:	b.hi	405818 <tigetstr@plt+0x31f8>  // b.pmore
  405808:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40580c:	add	x0, x0, #0x704
  405810:	bl	402470 <_nc_warning@plt>
  405814:	ldr	x8, [x27]
  405818:	ldr	x9, [x8, #2408]
  40581c:	add	x9, x9, #0x1
  405820:	cmp	x9, #0x2
  405824:	b.cc	405848 <tigetstr@plt+0x3228>  // b.lo, b.ul, b.last
  405828:	ldr	x9, [x8, #2400]
  40582c:	add	x9, x9, #0x1
  405830:	cmp	x9, #0x1
  405834:	b.hi	405848 <tigetstr@plt+0x3228>  // b.pmore
  405838:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40583c:	add	x0, x0, #0x72a
  405840:	bl	402470 <_nc_warning@plt>
  405844:	ldr	x8, [x27]
  405848:	ldr	x0, [x8, #2416]
  40584c:	add	x9, x0, #0x1
  405850:	cmp	x9, #0x2
  405854:	b.cc	405ac0 <tigetstr@plt+0x34a0>  // b.lo, b.ul, b.last
  405858:	ldr	x1, [x8, #2872]
  40585c:	add	x8, x1, #0x1
  405860:	cmp	x8, #0x2
  405864:	b.cc	405ac0 <tigetstr@plt+0x34a0>  // b.lo, b.ul, b.last
  405868:	bl	4024e0 <_nc_capcmp@plt>
  40586c:	cbz	w0, 405ab4 <tigetstr@plt+0x3494>
  405870:	ldp	x9, x8, [x25, #24]
  405874:	ldr	x0, [x8, #2416]
  405878:	ldr	x1, [x8, #2872]
  40587c:	ldr	w2, [x9, #52]
  405880:	bl	408d78 <tigetstr@plt+0x6758>
  405884:	tbz	w0, #0, 405ac0 <tigetstr@plt+0x34a0>
  405888:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40588c:	add	x0, x0, #0x774
  405890:	b	405abc <tigetstr@plt+0x349c>
  405894:	movi	v0.2d, #0x0
  405898:	stp	q0, q0, [sp, #320]
  40589c:	stp	q0, q0, [sp, #352]
  4058a0:	stp	q0, q0, [sp, #384]
  4058a4:	stp	q0, q0, [sp, #416]
  4058a8:	stp	q0, q0, [sp, #448]
  4058ac:	stp	q0, q0, [sp, #480]
  4058b0:	stp	q0, q0, [sp, #512]
  4058b4:	stp	q0, q0, [sp, #544]
  4058b8:	ldrb	w9, [x8]
  4058bc:	cbz	w9, 4058e0 <tigetstr@plt+0x32c0>
  4058c0:	add	x8, x8, #0x2
  4058c4:	add	x10, sp, #0x140
  4058c8:	ldurb	w11, [x8, #-1]
  4058cc:	cbz	w11, 405918 <tigetstr@plt+0x32f8>
  4058d0:	and	x9, x9, #0xff
  4058d4:	strb	w11, [x10, x9]
  4058d8:	ldrb	w9, [x8], #2
  4058dc:	cbnz	w9, 4058c8 <tigetstr@plt+0x32a8>
  4058e0:	ldrb	w8, [sp, #393]
  4058e4:	cbnz	w8, 40592c <tigetstr@plt+0x330c>
  4058e8:	b	405934 <tigetstr@plt+0x3314>
  4058ec:	mov	w21, #0x2                   	// #2
  4058f0:	add	x8, x20, #0x1
  4058f4:	cmp	x8, #0x2
  4058f8:	b.cc	4055c0 <tigetstr@plt+0x2fa0>  // b.lo, b.ul, b.last
  4058fc:	b	40561c <tigetstr@plt+0x2ffc>
  405900:	mov	w20, #0x2                   	// #2
  405904:	ldr	x1, [x19, #1240]
  405908:	add	x8, x1, #0x1
  40590c:	cmp	x8, #0x2
  405910:	b.cc	4055d4 <tigetstr@plt+0x2fb4>  // b.lo, b.ul, b.last
  405914:	b	405658 <tigetstr@plt+0x3038>
  405918:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40591c:	add	x0, x0, #0x5ae
  405920:	bl	402470 <_nc_warning@plt>
  405924:	ldrb	w8, [sp, #393]
  405928:	cbz	w8, 405934 <tigetstr@plt+0x3314>
  40592c:	ldrb	w8, [sp, #425]
  405930:	cbz	w8, 4059a0 <tigetstr@plt+0x3380>
  405934:	ldrb	w9, [sp, #428]
  405938:	add	x8, sp, #0x40
  40593c:	cbz	w9, 4059b8 <tigetstr@plt+0x3398>
  405940:	ldrb	w9, [sp, #429]
  405944:	cbz	w9, 4059cc <tigetstr@plt+0x33ac>
  405948:	ldrb	w9, [sp, #427]
  40594c:	cbz	w9, 4059dc <tigetstr@plt+0x33bc>
  405950:	ldrb	w9, [sp, #426]
  405954:	cbz	w9, 4059ec <tigetstr@plt+0x33cc>
  405958:	ldrb	w9, [sp, #436]
  40595c:	cbz	w9, 4059fc <tigetstr@plt+0x33dc>
  405960:	ldrb	w9, [sp, #437]
  405964:	cbz	w9, 405a0c <tigetstr@plt+0x33ec>
  405968:	ldrb	w9, [sp, #438]
  40596c:	cbz	w9, 405a1c <tigetstr@plt+0x33fc>
  405970:	ldrb	w9, [sp, #439]
  405974:	cbz	w9, 405a2c <tigetstr@plt+0x340c>
  405978:	ldrb	w9, [sp, #433]
  40597c:	cbz	w9, 405a3c <tigetstr@plt+0x341c>
  405980:	ldrb	w9, [sp, #440]
  405984:	cbz	w9, 405a4c <tigetstr@plt+0x342c>
  405988:	ldrb	w9, [sp, #430]
  40598c:	cbz	w9, 405a5c <tigetstr@plt+0x343c>
  405990:	strb	wzr, [x8]
  405994:	ldrb	w8, [sp, #64]
  405998:	cbnz	w8, 405a70 <tigetstr@plt+0x3450>
  40599c:	b	4056e0 <tigetstr@plt+0x30c0>
  4059a0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4059a4:	add	x0, x0, #0x5d0
  4059a8:	bl	402470 <_nc_warning@plt>
  4059ac:	ldrb	w9, [sp, #428]
  4059b0:	add	x8, sp, #0x40
  4059b4:	cbnz	w9, 405940 <tigetstr@plt+0x3320>
  4059b8:	orr	x8, x8, #0x1
  4059bc:	mov	w9, #0x6c                  	// #108
  4059c0:	strb	w9, [sp, #64]
  4059c4:	ldrb	w9, [sp, #429]
  4059c8:	cbnz	w9, 405948 <tigetstr@plt+0x3328>
  4059cc:	mov	w9, #0x6d                  	// #109
  4059d0:	strb	w9, [x8], #1
  4059d4:	ldrb	w9, [sp, #427]
  4059d8:	cbnz	w9, 405950 <tigetstr@plt+0x3330>
  4059dc:	mov	w9, #0x6b                  	// #107
  4059e0:	strb	w9, [x8], #1
  4059e4:	ldrb	w9, [sp, #426]
  4059e8:	cbnz	w9, 405958 <tigetstr@plt+0x3338>
  4059ec:	mov	w9, #0x6a                  	// #106
  4059f0:	strb	w9, [x8], #1
  4059f4:	ldrb	w9, [sp, #436]
  4059f8:	cbnz	w9, 405960 <tigetstr@plt+0x3340>
  4059fc:	mov	w9, #0x74                  	// #116
  405a00:	strb	w9, [x8], #1
  405a04:	ldrb	w9, [sp, #437]
  405a08:	cbnz	w9, 405968 <tigetstr@plt+0x3348>
  405a0c:	mov	w9, #0x75                  	// #117
  405a10:	strb	w9, [x8], #1
  405a14:	ldrb	w9, [sp, #438]
  405a18:	cbnz	w9, 405970 <tigetstr@plt+0x3350>
  405a1c:	mov	w9, #0x76                  	// #118
  405a20:	strb	w9, [x8], #1
  405a24:	ldrb	w9, [sp, #439]
  405a28:	cbnz	w9, 405978 <tigetstr@plt+0x3358>
  405a2c:	mov	w9, #0x77                  	// #119
  405a30:	strb	w9, [x8], #1
  405a34:	ldrb	w9, [sp, #433]
  405a38:	cbnz	w9, 405980 <tigetstr@plt+0x3360>
  405a3c:	mov	w9, #0x71                  	// #113
  405a40:	strb	w9, [x8], #1
  405a44:	ldrb	w9, [sp, #440]
  405a48:	cbnz	w9, 405988 <tigetstr@plt+0x3368>
  405a4c:	mov	w9, #0x78                  	// #120
  405a50:	strb	w9, [x8], #1
  405a54:	ldrb	w9, [sp, #430]
  405a58:	cbnz	w9, 405990 <tigetstr@plt+0x3370>
  405a5c:	mov	w9, #0x6e                  	// #110
  405a60:	strb	w9, [x8], #1
  405a64:	strb	wzr, [x8]
  405a68:	ldrb	w8, [sp, #64]
  405a6c:	cbz	w8, 4056e0 <tigetstr@plt+0x30c0>
  405a70:	ldr	x8, [sp, #64]
  405a74:	ldr	w9, [sp, #72]
  405a78:	mov	x10, #0x6d6c                	// #28012
  405a7c:	movk	x10, #0x6a6b, lsl #16
  405a80:	movk	x10, #0x7574, lsl #32
  405a84:	mov	w11, #0x7871                	// #30833
  405a88:	movk	x10, #0x7776, lsl #48
  405a8c:	movk	w11, #0x6e, lsl #16
  405a90:	eor	x8, x8, x10
  405a94:	eor	x9, x9, x11
  405a98:	orr	x8, x8, x9
  405a9c:	cbz	x8, 4056e0 <tigetstr@plt+0x30c0>
  405aa0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405aa4:	add	x0, x0, #0x5ff
  405aa8:	add	x1, sp, #0x40
  405aac:	bl	402470 <_nc_warning@plt>
  405ab0:	b	4056e0 <tigetstr@plt+0x30c0>
  405ab4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405ab8:	add	x0, x0, #0x750
  405abc:	bl	402470 <_nc_warning@plt>
  405ac0:	ldr	x8, [x27]
  405ac4:	ldr	x0, [x8, #2424]
  405ac8:	add	x9, x0, #0x1
  405acc:	cmp	x9, #0x2
  405ad0:	b.cc	405b1c <tigetstr@plt+0x34fc>  // b.lo, b.ul, b.last
  405ad4:	ldr	x1, [x8, #2880]
  405ad8:	add	x8, x1, #0x1
  405adc:	cmp	x8, #0x2
  405ae0:	b.cc	405b1c <tigetstr@plt+0x34fc>  // b.lo, b.ul, b.last
  405ae4:	bl	4024e0 <_nc_capcmp@plt>
  405ae8:	cbz	w0, 405b10 <tigetstr@plt+0x34f0>
  405aec:	ldp	x9, x8, [x25, #24]
  405af0:	ldr	x0, [x8, #2424]
  405af4:	ldr	x1, [x8, #2880]
  405af8:	ldr	w2, [x9, #52]
  405afc:	bl	408d78 <tigetstr@plt+0x6758>
  405b00:	tbz	w0, #0, 405b1c <tigetstr@plt+0x34fc>
  405b04:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405b08:	add	x0, x0, #0x7b2
  405b0c:	b	405b18 <tigetstr@plt+0x34f8>
  405b10:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405b14:	add	x0, x0, #0x78e
  405b18:	bl	402470 <_nc_warning@plt>
  405b1c:	ldr	x8, [x25, #24]
  405b20:	ldr	w9, [x8, #52]
  405b24:	tbnz	w9, #31, 405ba8 <tigetstr@plt+0x3588>
  405b28:	ldr	w8, [x8, #56]
  405b2c:	tbnz	w8, #31, 405ba8 <tigetstr@plt+0x3588>
  405b30:	ldr	x8, [x27]
  405b34:	ldr	x9, [x8, #2416]
  405b38:	add	x9, x9, #0x1
  405b3c:	cmp	x9, #0x2
  405b40:	b.cc	405b54 <tigetstr@plt+0x3534>  // b.lo, b.ul, b.last
  405b44:	ldr	x9, [x8, #2424]
  405b48:	add	x9, x9, #0x1
  405b4c:	cmp	x9, #0x1
  405b50:	b.hi	405b7c <tigetstr@plt+0x355c>  // b.pmore
  405b54:	ldr	x9, [x8, #2872]
  405b58:	add	x9, x9, #0x1
  405b5c:	cmp	x9, #0x2
  405b60:	b.cc	405b74 <tigetstr@plt+0x3554>  // b.lo, b.ul, b.last
  405b64:	ldr	x9, [x8, #2880]
  405b68:	add	x9, x9, #0x1
  405b6c:	cmp	x9, #0x1
  405b70:	b.hi	405b7c <tigetstr@plt+0x355c>  // b.pmore
  405b74:	ldr	x9, [x8, #2408]
  405b78:	cbz	x9, 405ba8 <tigetstr@plt+0x3588>
  405b7c:	ldr	x9, [x8, #2376]
  405b80:	add	x9, x9, #0x1
  405b84:	cmp	x9, #0x1
  405b88:	b.hi	405ba8 <tigetstr@plt+0x3588>  // b.pmore
  405b8c:	ldr	x8, [x8, #2384]
  405b90:	add	x8, x8, #0x1
  405b94:	cmp	x8, #0x1
  405b98:	b.hi	405ba8 <tigetstr@plt+0x3588>  // b.pmore
  405b9c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405ba0:	add	x0, x0, #0x7cc
  405ba4:	bl	402470 <_nc_warning@plt>
  405ba8:	ldr	x9, [x25, #16]
  405bac:	ldr	x8, [x25, #32]
  405bb0:	ldrb	w10, [x9, #27]
  405bb4:	ldr	x9, [x8, #2400]
  405bb8:	add	x9, x9, #0x1
  405bbc:	cmp	x9, #0x1
  405bc0:	cbz	w10, 405be4 <tigetstr@plt+0x35c4>
  405bc4:	b.hi	405c04 <tigetstr@plt+0x35e4>  // b.pmore
  405bc8:	ldr	x8, [x8, #2392]
  405bcc:	add	x8, x8, #0x1
  405bd0:	cmp	x8, #0x1
  405bd4:	b.hi	405c04 <tigetstr@plt+0x35e4>  // b.pmore
  405bd8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405bdc:	add	x0, x0, #0x7fe
  405be0:	b	405c00 <tigetstr@plt+0x35e0>
  405be4:	b.hi	405bf8 <tigetstr@plt+0x35d8>  // b.pmore
  405be8:	ldr	x8, [x8, #2392]
  405bec:	add	x8, x8, #0x1
  405bf0:	cmp	x8, #0x2
  405bf4:	b.cc	405c04 <tigetstr@plt+0x35e4>  // b.lo, b.ul, b.last
  405bf8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405bfc:	add	x0, x0, #0x82b
  405c00:	bl	402470 <_nc_warning@plt>
  405c04:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405c08:	add	x0, x0, #0x84f
  405c0c:	bl	402620 <tigetstr@plt>
  405c10:	add	x8, x0, #0x1
  405c14:	cmp	x8, #0x2
  405c18:	b.cs	405dec <tigetstr@plt+0x37cc>  // b.hs, b.nlast
  405c1c:	ldr	x8, [x25, #16]
  405c20:	ldrb	w9, [x8, #7]
  405c24:	cbz	w9, 405c34 <tigetstr@plt+0x3614>
  405c28:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  405c2c:	add	x1, x1, #0x886
  405c30:	b	405c44 <tigetstr@plt+0x3624>
  405c34:	ldrb	w8, [x8, #6]
  405c38:	cbz	w8, 4060c8 <tigetstr@plt+0x3aa8>
  405c3c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  405c40:	add	x1, x1, #0x890
  405c44:	mov	x0, x25
  405c48:	bl	408e38 <tigetstr@plt+0x6818>
  405c4c:	ldr	x8, [x27]
  405c50:	ldr	x9, [x8, #880]
  405c54:	add	x9, x9, #0x1
  405c58:	cmp	x9, #0x2
  405c5c:	b.cc	405c80 <tigetstr@plt+0x3660>  // b.lo, b.ul, b.last
  405c60:	ldr	x9, [x8, #424]
  405c64:	add	x9, x9, #0x1
  405c68:	cmp	x9, #0x1
  405c6c:	b.hi	405c80 <tigetstr@plt+0x3660>  // b.pmore
  405c70:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405c74:	add	x0, x0, #0x90b
  405c78:	bl	402470 <_nc_warning@plt>
  405c7c:	ldr	x8, [x27]
  405c80:	ldr	x9, [x8, #848]
  405c84:	add	x9, x9, #0x1
  405c88:	cmp	x9, #0x2
  405c8c:	b.cc	405cb0 <tigetstr@plt+0x3690>  // b.lo, b.ul, b.last
  405c90:	ldr	x9, [x8, #176]
  405c94:	add	x9, x9, #0x1
  405c98:	cmp	x9, #0x1
  405c9c:	b.hi	405cb0 <tigetstr@plt+0x3690>  // b.pmore
  405ca0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405ca4:	add	x0, x0, #0x92f
  405ca8:	bl	402470 <_nc_warning@plt>
  405cac:	ldr	x8, [x27]
  405cb0:	ldr	x9, [x8, #880]
  405cb4:	add	x9, x9, #0x1
  405cb8:	cmp	x9, #0x2
  405cbc:	b.cc	405ce0 <tigetstr@plt+0x36c0>  // b.lo, b.ul, b.last
  405cc0:	ldr	x9, [x8, #848]
  405cc4:	add	x9, x9, #0x1
  405cc8:	cmp	x9, #0x1
  405ccc:	b.hi	405ce0 <tigetstr@plt+0x36c0>  // b.pmore
  405cd0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405cd4:	add	x0, x0, #0x953
  405cd8:	bl	402470 <_nc_warning@plt>
  405cdc:	ldr	x8, [x27]
  405ce0:	ldr	x9, [x8, #856]
  405ce4:	add	x9, x9, #0x1
  405ce8:	cmp	x9, #0x2
  405cec:	b.cc	405d10 <tigetstr@plt+0x36f0>  // b.lo, b.ul, b.last
  405cf0:	ldr	x9, [x8, #88]
  405cf4:	add	x9, x9, #0x1
  405cf8:	cmp	x9, #0x1
  405cfc:	b.hi	405d10 <tigetstr@plt+0x36f0>  // b.pmore
  405d00:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405d04:	add	x0, x0, #0x97c
  405d08:	bl	402470 <_nc_warning@plt>
  405d0c:	ldr	x8, [x27]
  405d10:	ldr	x9, [x8, #912]
  405d14:	add	x9, x9, #0x1
  405d18:	cmp	x9, #0x2
  405d1c:	b.cc	405d40 <tigetstr@plt+0x3720>  // b.lo, b.ul, b.last
  405d20:	ldr	x9, [x8, #152]
  405d24:	add	x9, x9, #0x1
  405d28:	cmp	x9, #0x1
  405d2c:	b.hi	405d40 <tigetstr@plt+0x3720>  // b.pmore
  405d30:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405d34:	add	x0, x0, #0x9a0
  405d38:	bl	402470 <_nc_warning@plt>
  405d3c:	ldr	x8, [x27]
  405d40:	ldr	x9, [x8, #888]
  405d44:	add	x9, x9, #0x1
  405d48:	cmp	x9, #0x2
  405d4c:	b.cc	405d70 <tigetstr@plt+0x3750>  // b.lo, b.ul, b.last
  405d50:	ldr	x9, [x8, #112]
  405d54:	add	x9, x9, #0x1
  405d58:	cmp	x9, #0x1
  405d5c:	b.hi	405d70 <tigetstr@plt+0x3750>  // b.pmore
  405d60:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405d64:	add	x0, x0, #0x9c0
  405d68:	bl	402470 <_nc_warning@plt>
  405d6c:	ldr	x8, [x27]
  405d70:	ldr	x9, [x8, #896]
  405d74:	add	x9, x9, #0x1
  405d78:	cmp	x9, #0x2
  405d7c:	b.cc	405da0 <tigetstr@plt+0x3780>  // b.lo, b.ul, b.last
  405d80:	ldr	x9, [x8, #136]
  405d84:	add	x9, x9, #0x1
  405d88:	cmp	x9, #0x1
  405d8c:	b.hi	405da0 <tigetstr@plt+0x3780>  // b.pmore
  405d90:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405d94:	add	x0, x0, #0x9e4
  405d98:	bl	402470 <_nc_warning@plt>
  405d9c:	ldr	x8, [x27]
  405da0:	ldr	x9, [x8, #856]
  405da4:	add	x10, x9, #0x1
  405da8:	cmp	x10, #0x2
  405dac:	b.cs	405e4c <tigetstr@plt+0x382c>  // b.hs, b.nlast
  405db0:	mov	w10, wzr
  405db4:	ldr	x11, [x8, #912]
  405db8:	add	x12, x11, #0x1
  405dbc:	cmp	x12, #0x2
  405dc0:	b.cs	405e64 <tigetstr@plt+0x3844>  // b.hs, b.nlast
  405dc4:	ldr	x11, [x8, #888]
  405dc8:	add	x12, x11, #0x1
  405dcc:	cmp	x12, #0x2
  405dd0:	b.cs	405e84 <tigetstr@plt+0x3864>  // b.hs, b.nlast
  405dd4:	ldr	x11, [x8, #896]
  405dd8:	add	x12, x11, #0x1
  405ddc:	cmp	x12, #0x2
  405de0:	b.cs	405ea4 <tigetstr@plt+0x3884>  // b.hs, b.nlast
  405de4:	cbnz	w10, 405eb8 <tigetstr@plt+0x3898>
  405de8:	b	405f44 <tigetstr@plt+0x3924>
  405dec:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  405df0:	add	x1, x1, #0x853
  405df4:	add	x2, sp, #0x140
  405df8:	add	x3, sp, #0x40
  405dfc:	sub	x4, x29, #0xc
  405e00:	sub	x5, x29, #0x10
  405e04:	mov	x20, x0
  405e08:	bl	402540 <__isoc99_sscanf@plt>
  405e0c:	cmp	w0, #0x3
  405e10:	b.ne	405e38 <tigetstr@plt+0x3818>  // b.any
  405e14:	ldr	w8, [sp, #320]
  405e18:	cmp	w8, #0x1
  405e1c:	b.lt	405e38 <tigetstr@plt+0x3818>  // b.tstop
  405e20:	ldr	w8, [sp, #64]
  405e24:	cmp	w8, #0x1
  405e28:	b.lt	405e38 <tigetstr@plt+0x3818>  // b.tstop
  405e2c:	ldur	w8, [x29, #-12]
  405e30:	cmp	w8, #0x0
  405e34:	b.gt	405c1c <tigetstr@plt+0x35fc>
  405e38:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405e3c:	add	x0, x0, #0x85e
  405e40:	mov	x1, x20
  405e44:	bl	402470 <_nc_warning@plt>
  405e48:	b	405c1c <tigetstr@plt+0x35fc>
  405e4c:	mov	w10, #0x1                   	// #1
  405e50:	str	x9, [sp, #320]
  405e54:	ldr	x11, [x8, #912]
  405e58:	add	x12, x11, #0x1
  405e5c:	cmp	x12, #0x2
  405e60:	b.cc	405dc4 <tigetstr@plt+0x37a4>  // b.lo, b.ul, b.last
  405e64:	add	w12, w10, #0x1
  405e68:	add	x13, sp, #0x140
  405e6c:	str	x11, [x13, w10, uxtw #3]
  405e70:	mov	w10, w12
  405e74:	ldr	x11, [x8, #888]
  405e78:	add	x12, x11, #0x1
  405e7c:	cmp	x12, #0x2
  405e80:	b.cc	405dd4 <tigetstr@plt+0x37b4>  // b.lo, b.ul, b.last
  405e84:	add	w12, w10, #0x1
  405e88:	add	x13, sp, #0x140
  405e8c:	str	x11, [x13, w10, uxtw #3]
  405e90:	mov	w10, w12
  405e94:	ldr	x11, [x8, #896]
  405e98:	add	x12, x11, #0x1
  405e9c:	cmp	x12, #0x2
  405ea0:	b.cc	405de4 <tigetstr@plt+0x37c4>  // b.lo, b.ul, b.last
  405ea4:	add	w12, w10, #0x1
  405ea8:	add	x13, sp, #0x140
  405eac:	str	x11, [x13, w10, uxtw #3]
  405eb0:	mov	w10, w12
  405eb4:	cbz	w10, 405f44 <tigetstr@plt+0x3924>
  405eb8:	cmp	w10, #0x4
  405ebc:	b.ne	405ecc <tigetstr@plt+0x38ac>  // b.any
  405ec0:	add	x0, sp, #0x140
  405ec4:	bl	408fb8 <tigetstr@plt+0x6998>
  405ec8:	b	405f44 <tigetstr@plt+0x3924>
  405ecc:	add	x9, x9, #0x1
  405ed0:	cmp	x9, #0x1
  405ed4:	b.hi	405ee8 <tigetstr@plt+0x38c8>  // b.pmore
  405ed8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405edc:	add	x0, x0, #0xa0a
  405ee0:	bl	402470 <_nc_warning@plt>
  405ee4:	ldr	x8, [x27]
  405ee8:	ldr	x9, [x8, #912]
  405eec:	add	x9, x9, #0x1
  405ef0:	cmp	x9, #0x1
  405ef4:	b.hi	405f08 <tigetstr@plt+0x38e8>  // b.pmore
  405ef8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405efc:	add	x0, x0, #0xa24
  405f00:	bl	402470 <_nc_warning@plt>
  405f04:	ldr	x8, [x27]
  405f08:	ldr	x9, [x8, #888]
  405f0c:	add	x9, x9, #0x1
  405f10:	cmp	x9, #0x1
  405f14:	b.hi	405f28 <tigetstr@plt+0x3908>  // b.pmore
  405f18:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405f1c:	add	x0, x0, #0xa3c
  405f20:	bl	402470 <_nc_warning@plt>
  405f24:	ldr	x8, [x27]
  405f28:	ldr	x8, [x8, #896]
  405f2c:	add	x8, x8, #0x1
  405f30:	cmp	x8, #0x1
  405f34:	b.hi	405f44 <tigetstr@plt+0x3924>  // b.pmore
  405f38:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  405f3c:	add	x0, x0, #0xa56
  405f40:	bl	402470 <_nc_warning@plt>
  405f44:	ldr	x19, [x27]
  405f48:	ldr	x20, [x19, #88]
  405f4c:	add	x8, x20, #0x1
  405f50:	cmp	x8, #0x2
  405f54:	b.cs	405f94 <tigetstr@plt+0x3974>  // b.hs, b.nlast
  405f58:	mov	w8, wzr
  405f5c:	ldr	x21, [x19, #152]
  405f60:	add	x9, x21, #0x1
  405f64:	cmp	x9, #0x2
  405f68:	b.cs	405fac <tigetstr@plt+0x398c>  // b.hs, b.nlast
  405f6c:	ldr	x23, [x19, #112]
  405f70:	add	x9, x23, #0x1
  405f74:	cmp	x9, #0x2
  405f78:	b.cs	405fcc <tigetstr@plt+0x39ac>  // b.hs, b.nlast
  405f7c:	ldr	x22, [x19, #136]
  405f80:	add	x9, x22, #0x1
  405f84:	cmp	x9, #0x2
  405f88:	b.cs	405fec <tigetstr@plt+0x39cc>  // b.hs, b.nlast
  405f8c:	cbnz	w8, 406000 <tigetstr@plt+0x39e0>
  405f90:	b	406208 <tigetstr@plt+0x3be8>
  405f94:	mov	w8, #0x1                   	// #1
  405f98:	str	x20, [sp, #320]
  405f9c:	ldr	x21, [x19, #152]
  405fa0:	add	x9, x21, #0x1
  405fa4:	cmp	x9, #0x2
  405fa8:	b.cc	405f6c <tigetstr@plt+0x394c>  // b.lo, b.ul, b.last
  405fac:	add	w9, w8, #0x1
  405fb0:	add	x10, sp, #0x140
  405fb4:	str	x21, [x10, w8, uxtw #3]
  405fb8:	mov	w8, w9
  405fbc:	ldr	x23, [x19, #112]
  405fc0:	add	x9, x23, #0x1
  405fc4:	cmp	x9, #0x2
  405fc8:	b.cc	405f7c <tigetstr@plt+0x395c>  // b.lo, b.ul, b.last
  405fcc:	add	w9, w8, #0x1
  405fd0:	add	x10, sp, #0x140
  405fd4:	str	x23, [x10, w8, uxtw #3]
  405fd8:	mov	w8, w9
  405fdc:	ldr	x22, [x19, #136]
  405fe0:	add	x9, x22, #0x1
  405fe4:	cmp	x9, #0x2
  405fe8:	b.cc	405f8c <tigetstr@plt+0x396c>  // b.lo, b.ul, b.last
  405fec:	add	w9, w8, #0x1
  405ff0:	add	x10, sp, #0x140
  405ff4:	str	x22, [x10, w8, uxtw #3]
  405ff8:	mov	w8, w9
  405ffc:	cbz	w8, 406208 <tigetstr@plt+0x3be8>
  406000:	cmp	w8, #0x4
  406004:	b.ne	406014 <tigetstr@plt+0x39f4>  // b.any
  406008:	add	x0, sp, #0x140
  40600c:	bl	408fb8 <tigetstr@plt+0x6998>
  406010:	b	406208 <tigetstr@plt+0x3be8>
  406014:	add	x8, x20, #0x1
  406018:	cmp	x8, #0x2
  40601c:	b.cs	406190 <tigetstr@plt+0x3b70>  // b.hs, b.nlast
  406020:	mov	w24, wzr
  406024:	add	x8, x23, #0x1
  406028:	cmp	x8, #0x2
  40602c:	b.cs	4061b4 <tigetstr@plt+0x3b94>  // b.hs, b.nlast
  406030:	add	x8, x21, #0x1
  406034:	cmp	x8, #0x2
  406038:	b.cs	4061d8 <tigetstr@plt+0x3bb8>  // b.hs, b.nlast
  40603c:	add	x8, x22, #0x1
  406040:	cmp	x8, #0x2
  406044:	b.cs	4061f4 <tigetstr@plt+0x3bd4>  // b.hs, b.nlast
  406048:	cbz	w24, 406208 <tigetstr@plt+0x3be8>
  40604c:	add	x8, x20, #0x1
  406050:	cmp	x8, #0x1
  406054:	b.hi	406068 <tigetstr@plt+0x3a48>  // b.pmore
  406058:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40605c:	add	x0, x0, #0xa73
  406060:	bl	402470 <_nc_warning@plt>
  406064:	ldr	x19, [x27]
  406068:	ldr	x8, [x19, #152]
  40606c:	add	x8, x8, #0x1
  406070:	cmp	x8, #0x1
  406074:	b.hi	406088 <tigetstr@plt+0x3a68>  // b.pmore
  406078:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40607c:	add	x0, x0, #0xa88
  406080:	bl	402470 <_nc_warning@plt>
  406084:	ldr	x19, [x27]
  406088:	ldr	x8, [x19, #112]
  40608c:	add	x8, x8, #0x1
  406090:	cmp	x8, #0x1
  406094:	b.hi	4060a8 <tigetstr@plt+0x3a88>  // b.pmore
  406098:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40609c:	add	x0, x0, #0xa9b
  4060a0:	bl	402470 <_nc_warning@plt>
  4060a4:	ldr	x19, [x27]
  4060a8:	ldr	x8, [x19, #136]
  4060ac:	add	x8, x8, #0x1
  4060b0:	cmp	x8, #0x1
  4060b4:	b.hi	406208 <tigetstr@plt+0x3be8>  // b.pmore
  4060b8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4060bc:	add	x0, x0, #0xab0
  4060c0:	bl	402470 <_nc_warning@plt>
  4060c4:	b	406208 <tigetstr@plt+0x3be8>
  4060c8:	ldr	x0, [x25]
  4060cc:	mov	w1, #0x2b                  	// #43
  4060d0:	bl	402480 <strchr@plt>
  4060d4:	cbnz	x0, 405c4c <tigetstr@plt+0x362c>
  4060d8:	ldr	x8, [x27]
  4060dc:	ldr	x9, [x8, #64]
  4060e0:	add	x9, x9, #0x1
  4060e4:	cmp	x9, #0x2
  4060e8:	b.cs	4075d8 <tigetstr@plt+0x4fb8>  // b.hs, b.nlast
  4060ec:	mov	w19, wzr
  4060f0:	ldr	x9, [x8, #80]
  4060f4:	add	x9, x9, #0x1
  4060f8:	cmp	x9, #0x2
  4060fc:	b.cs	4075ec <tigetstr@plt+0x4fcc>  // b.hs, b.nlast
  406100:	mov	w9, wzr
  406104:	ldr	x10, [x8, #96]
  406108:	add	x10, x10, #0x1
  40610c:	cmp	x10, #0x2
  406110:	b.cs	407604 <tigetstr@plt+0x4fe4>  // b.hs, b.nlast
  406114:	ldr	x10, [x8, #120]
  406118:	add	x10, x10, #0x1
  40611c:	cmp	x10, #0x2
  406120:	b.cs	40761c <tigetstr@plt+0x4ffc>  // b.hs, b.nlast
  406124:	ldr	x10, [x8, #144]
  406128:	add	x10, x10, #0x1
  40612c:	cmp	x10, #0x2
  406130:	b.cs	407634 <tigetstr@plt+0x5014>  // b.hs, b.nlast
  406134:	ldr	x10, [x8, #1016]
  406138:	add	x10, x10, #0x1
  40613c:	cmp	x10, #0x2
  406140:	b.cs	40764c <tigetstr@plt+0x502c>  // b.hs, b.nlast
  406144:	ldr	x10, [x8, #88]
  406148:	add	x10, x10, #0x1
  40614c:	cmp	x10, #0x2
  406150:	b.cs	407660 <tigetstr@plt+0x5040>  // b.hs, b.nlast
  406154:	ldr	x10, [x8, #152]
  406158:	add	x10, x10, #0x1
  40615c:	cmp	x10, #0x2
  406160:	b.cs	407674 <tigetstr@plt+0x5054>  // b.hs, b.nlast
  406164:	ldr	x10, [x8, #112]
  406168:	add	x10, x10, #0x1
  40616c:	cmp	x10, #0x2
  406170:	b.cs	407688 <tigetstr@plt+0x5068>  // b.hs, b.nlast
  406174:	ldr	x8, [x8, #136]
  406178:	add	x8, x8, #0x1
  40617c:	cmp	x8, #0x2
  406180:	b.cs	40769c <tigetstr@plt+0x507c>  // b.hs, b.nlast
  406184:	cmp	w19, #0x1
  406188:	b.le	4076a8 <tigetstr@plt+0x5088>
  40618c:	b	4076bc <tigetstr@plt+0x509c>
  406190:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  406194:	add	x1, x1, #0x366
  406198:	mov	x0, x20
  40619c:	bl	402400 <strcmp@plt>
  4061a0:	cmp	w0, #0x0
  4061a4:	cset	w24, ne  // ne = any
  4061a8:	add	x8, x23, #0x1
  4061ac:	cmp	x8, #0x2
  4061b0:	b.cc	406030 <tigetstr@plt+0x3a10>  // b.lo, b.ul, b.last
  4061b4:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  4061b8:	add	x1, x1, #0xa71
  4061bc:	mov	x0, x23
  4061c0:	bl	402400 <strcmp@plt>
  4061c4:	cmp	w0, #0x0
  4061c8:	cinc	w24, w24, ne  // ne = any
  4061cc:	add	x8, x21, #0x1
  4061d0:	cmp	x8, #0x2
  4061d4:	b.cc	40603c <tigetstr@plt+0x3a1c>  // b.lo, b.ul, b.last
  4061d8:	mov	x0, x21
  4061dc:	bl	402110 <strlen@plt>
  4061e0:	cmp	x0, #0x1
  4061e4:	cinc	w24, w24, hi  // hi = pmore
  4061e8:	add	x8, x22, #0x1
  4061ec:	cmp	x8, #0x2
  4061f0:	b.cc	406048 <tigetstr@plt+0x3a28>  // b.lo, b.ul, b.last
  4061f4:	mov	x0, x22
  4061f8:	bl	402110 <strlen@plt>
  4061fc:	cbnz	w24, 40604c <tigetstr@plt+0x3a2c>
  406200:	cmp	x0, #0x2
  406204:	b.cs	40604c <tigetstr@plt+0x3a2c>  // b.hs, b.nlast
  406208:	ldr	x21, [x27]
  40620c:	ldr	x23, [x21, #1112]
  406210:	add	x8, x23, #0x1
  406214:	cmp	x8, #0x2
  406218:	b.cs	406260 <tigetstr@plt+0x3c40>  // b.hs, b.nlast
  40621c:	ldr	x22, [x21, #1120]
  406220:	add	x8, x22, #0x1
  406224:	cmp	x8, #0x1
  406228:	b.hi	4062a4 <tigetstr@plt+0x3c84>  // b.pmore
  40622c:	ldr	x8, [x21, #1128]
  406230:	add	x8, x8, #0x1
  406234:	cmp	x8, #0x1
  406238:	b.hi	4062a4 <tigetstr@plt+0x3c84>  // b.pmore
  40623c:	ldr	x8, [x21, #1136]
  406240:	add	x8, x8, #0x1
  406244:	cmp	x8, #0x1
  406248:	b.hi	4062a4 <tigetstr@plt+0x3c84>  // b.pmore
  40624c:	ldr	x8, [x21, #1144]
  406250:	add	x8, x8, #0x1
  406254:	cmp	x8, #0x2
  406258:	b.cc	406308 <tigetstr@plt+0x3ce8>  // b.lo, b.ul, b.last
  40625c:	b	4062a4 <tigetstr@plt+0x3c84>
  406260:	ldr	x22, [x21, #1120]
  406264:	add	x8, x22, #0x1
  406268:	cmp	x8, #0x2
  40626c:	b.cc	4062a4 <tigetstr@plt+0x3c84>  // b.lo, b.ul, b.last
  406270:	ldr	x19, [x21, #1128]
  406274:	add	x8, x19, #0x1
  406278:	cmp	x8, #0x2
  40627c:	b.cc	4062a4 <tigetstr@plt+0x3c84>  // b.lo, b.ul, b.last
  406280:	ldr	x24, [x21, #1136]
  406284:	add	x8, x24, #0x1
  406288:	cmp	x8, #0x2
  40628c:	b.cc	4062a4 <tigetstr@plt+0x3c84>  // b.lo, b.ul, b.last
  406290:	ldr	x25, [x21, #1144]
  406294:	add	x8, x25, #0x1
  406298:	cmp	x8, #0x2
  40629c:	b.cs	407768 <tigetstr@plt+0x5148>  // b.hs, b.nlast
  4062a0:	ldr	x25, [sp, #56]
  4062a4:	add	x8, x23, #0x1
  4062a8:	cmp	x8, #0x2
  4062ac:	strb	wzr, [sp, #320]
  4062b0:	b.cs	406850 <tigetstr@plt+0x4230>  // b.hs, b.nlast
  4062b4:	add	x8, x22, #0x1
  4062b8:	cmp	x8, #0x2
  4062bc:	b.cs	4068cc <tigetstr@plt+0x42ac>  // b.hs, b.nlast
  4062c0:	ldr	x8, [x21, #1128]
  4062c4:	add	x9, x8, #0x1
  4062c8:	cmp	x9, #0x2
  4062cc:	b.cs	406944 <tigetstr@plt+0x4324>  // b.hs, b.nlast
  4062d0:	ldr	x8, [x21, #1136]
  4062d4:	add	x9, x8, #0x1
  4062d8:	cmp	x9, #0x2
  4062dc:	b.cs	4069bc <tigetstr@plt+0x439c>  // b.hs, b.nlast
  4062e0:	ldr	x8, [x21, #1144]
  4062e4:	add	x9, x8, #0x1
  4062e8:	cmp	x9, #0x2
  4062ec:	b.cs	406a34 <tigetstr@plt+0x4414>  // b.hs, b.nlast
  4062f0:	ldrb	w8, [sp, #320]
  4062f4:	cbz	w8, 406308 <tigetstr@plt+0x3ce8>
  4062f8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4062fc:	add	x0, x0, #0xc64
  406300:	add	x1, sp, #0x140
  406304:	bl	402470 <_nc_warning@plt>
  406308:	ldr	x21, [x27]
  40630c:	ldr	x8, [x21, #616]
  406310:	add	x8, x8, #0x1
  406314:	cmp	x8, #0x2
  406318:	b.cc	40633c <tigetstr@plt+0x3d1c>  // b.lo, b.ul, b.last
  40631c:	ldr	x8, [x21, #472]
  406320:	add	x8, x8, #0x1
  406324:	cmp	x8, #0x1
  406328:	b.hi	40633c <tigetstr@plt+0x3d1c>  // b.pmore
  40632c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406330:	add	x0, x0, #0xc83
  406334:	bl	402470 <_nc_warning@plt>
  406338:	ldr	x21, [x27]
  40633c:	ldr	x8, [x21, #2560]
  406340:	add	x8, x8, #0x1
  406344:	cmp	x8, #0x2
  406348:	b.cc	40636c <tigetstr@plt+0x3d4c>  // b.lo, b.ul, b.last
  40634c:	ldr	x8, [x21, #2472]
  406350:	add	x8, x8, #0x1
  406354:	cmp	x8, #0x1
  406358:	b.hi	40636c <tigetstr@plt+0x3d4c>  // b.pmore
  40635c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406360:	add	x0, x0, #0xcab
  406364:	bl	402470 <_nc_warning@plt>
  406368:	ldr	x21, [x27]
  40636c:	ldr	x8, [x21, #2472]
  406370:	add	x8, x8, #0x1
  406374:	cmp	x8, #0x2
  406378:	b.cc	40639c <tigetstr@plt+0x3d7c>  // b.lo, b.ul, b.last
  40637c:	ldr	x8, [x21, #2560]
  406380:	add	x8, x8, #0x1
  406384:	cmp	x8, #0x1
  406388:	b.hi	40639c <tigetstr@plt+0x3d7c>  // b.pmore
  40638c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406390:	add	x0, x0, #0xcdd
  406394:	bl	402470 <_nc_warning@plt>
  406398:	ldr	x21, [x27]
  40639c:	ldr	x8, [x21, #2568]
  4063a0:	add	x8, x8, #0x1
  4063a4:	cmp	x8, #0x2
  4063a8:	b.cc	4063cc <tigetstr@plt+0x3dac>  // b.lo, b.ul, b.last
  4063ac:	ldr	x8, [x21, #2488]
  4063b0:	add	x8, x8, #0x1
  4063b4:	cmp	x8, #0x1
  4063b8:	b.hi	4063cc <tigetstr@plt+0x3dac>  // b.pmore
  4063bc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4063c0:	add	x0, x0, #0xd0f
  4063c4:	bl	402470 <_nc_warning@plt>
  4063c8:	ldr	x21, [x27]
  4063cc:	ldr	x8, [x21, #2488]
  4063d0:	add	x8, x8, #0x1
  4063d4:	cmp	x8, #0x2
  4063d8:	b.cc	4063fc <tigetstr@plt+0x3ddc>  // b.lo, b.ul, b.last
  4063dc:	ldr	x8, [x21, #2568]
  4063e0:	add	x8, x8, #0x1
  4063e4:	cmp	x8, #0x1
  4063e8:	b.hi	4063fc <tigetstr@plt+0x3ddc>  // b.pmore
  4063ec:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4063f0:	add	x0, x0, #0xd3b
  4063f4:	bl	402470 <_nc_warning@plt>
  4063f8:	ldr	x21, [x27]
  4063fc:	ldr	x8, [x21, #2576]
  406400:	add	x8, x8, #0x1
  406404:	cmp	x8, #0x2
  406408:	b.cc	40642c <tigetstr@plt+0x3e0c>  // b.lo, b.ul, b.last
  40640c:	ldr	x8, [x21, #2496]
  406410:	add	x8, x8, #0x1
  406414:	cmp	x8, #0x1
  406418:	b.hi	40642c <tigetstr@plt+0x3e0c>  // b.pmore
  40641c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406420:	add	x0, x0, #0xd67
  406424:	bl	402470 <_nc_warning@plt>
  406428:	ldr	x21, [x27]
  40642c:	ldr	x8, [x21, #2496]
  406430:	add	x8, x8, #0x1
  406434:	cmp	x8, #0x2
  406438:	b.cc	40645c <tigetstr@plt+0x3e3c>  // b.lo, b.ul, b.last
  40643c:	ldr	x8, [x21, #2576]
  406440:	add	x8, x8, #0x1
  406444:	cmp	x8, #0x1
  406448:	b.hi	40645c <tigetstr@plt+0x3e3c>  // b.pmore
  40644c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406450:	add	x0, x0, #0xd95
  406454:	bl	402470 <_nc_warning@plt>
  406458:	ldr	x21, [x27]
  40645c:	ldr	x8, [x21, #2584]
  406460:	add	x8, x8, #0x1
  406464:	cmp	x8, #0x2
  406468:	b.cc	40648c <tigetstr@plt+0x3e6c>  // b.lo, b.ul, b.last
  40646c:	ldr	x8, [x21, #2504]
  406470:	add	x8, x8, #0x1
  406474:	cmp	x8, #0x1
  406478:	b.hi	40648c <tigetstr@plt+0x3e6c>  // b.pmore
  40647c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406480:	add	x0, x0, #0xdc3
  406484:	bl	402470 <_nc_warning@plt>
  406488:	ldr	x21, [x27]
  40648c:	ldr	x8, [x21, #2504]
  406490:	add	x8, x8, #0x1
  406494:	cmp	x8, #0x2
  406498:	b.cc	4064bc <tigetstr@plt+0x3e9c>  // b.lo, b.ul, b.last
  40649c:	ldr	x8, [x21, #2584]
  4064a0:	add	x8, x8, #0x1
  4064a4:	cmp	x8, #0x1
  4064a8:	b.hi	4064bc <tigetstr@plt+0x3e9c>  // b.pmore
  4064ac:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4064b0:	add	x0, x0, #0xdeb
  4064b4:	bl	402470 <_nc_warning@plt>
  4064b8:	ldr	x21, [x27]
  4064bc:	ldr	x8, [x21, #2592]
  4064c0:	add	x8, x8, #0x1
  4064c4:	cmp	x8, #0x2
  4064c8:	b.cc	4064ec <tigetstr@plt+0x3ecc>  // b.lo, b.ul, b.last
  4064cc:	ldr	x8, [x21, #2528]
  4064d0:	add	x8, x8, #0x1
  4064d4:	cmp	x8, #0x1
  4064d8:	b.hi	4064ec <tigetstr@plt+0x3ecc>  // b.pmore
  4064dc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4064e0:	add	x0, x0, #0xe13
  4064e4:	bl	402470 <_nc_warning@plt>
  4064e8:	ldr	x21, [x27]
  4064ec:	ldr	x8, [x21, #2528]
  4064f0:	add	x8, x8, #0x1
  4064f4:	cmp	x8, #0x2
  4064f8:	b.cc	40651c <tigetstr@plt+0x3efc>  // b.lo, b.ul, b.last
  4064fc:	ldr	x8, [x21, #2592]
  406500:	add	x8, x8, #0x1
  406504:	cmp	x8, #0x1
  406508:	b.hi	40651c <tigetstr@plt+0x3efc>  // b.pmore
  40650c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406510:	add	x0, x0, #0xe3d
  406514:	bl	402470 <_nc_warning@plt>
  406518:	ldr	x21, [x27]
  40651c:	ldr	x8, [x21, #2600]
  406520:	add	x8, x8, #0x1
  406524:	cmp	x8, #0x2
  406528:	b.cc	40654c <tigetstr@plt+0x3f2c>  // b.lo, b.ul, b.last
  40652c:	ldr	x8, [x21, #2536]
  406530:	add	x8, x8, #0x1
  406534:	cmp	x8, #0x1
  406538:	b.hi	40654c <tigetstr@plt+0x3f2c>  // b.pmore
  40653c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406540:	add	x0, x0, #0xe67
  406544:	bl	402470 <_nc_warning@plt>
  406548:	ldr	x21, [x27]
  40654c:	ldr	x8, [x21, #2536]
  406550:	add	x8, x8, #0x1
  406554:	cmp	x8, #0x2
  406558:	b.cc	40657c <tigetstr@plt+0x3f5c>  // b.lo, b.ul, b.last
  40655c:	ldr	x8, [x21, #2600]
  406560:	add	x8, x8, #0x1
  406564:	cmp	x8, #0x1
  406568:	b.hi	40657c <tigetstr@plt+0x3f5c>  // b.pmore
  40656c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406570:	add	x0, x0, #0xe97
  406574:	bl	402470 <_nc_warning@plt>
  406578:	ldr	x21, [x27]
  40657c:	ldr	x8, [x21, #2608]
  406580:	add	x8, x8, #0x1
  406584:	cmp	x8, #0x2
  406588:	b.cc	4065ac <tigetstr@plt+0x3f8c>  // b.lo, b.ul, b.last
  40658c:	ldr	x8, [x21, #2544]
  406590:	add	x8, x8, #0x1
  406594:	cmp	x8, #0x1
  406598:	b.hi	4065ac <tigetstr@plt+0x3f8c>  // b.pmore
  40659c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4065a0:	add	x0, x0, #0xec7
  4065a4:	bl	402470 <_nc_warning@plt>
  4065a8:	ldr	x21, [x27]
  4065ac:	ldr	x8, [x21, #2544]
  4065b0:	add	x8, x8, #0x1
  4065b4:	cmp	x8, #0x2
  4065b8:	b.cc	4065dc <tigetstr@plt+0x3fbc>  // b.lo, b.ul, b.last
  4065bc:	ldr	x8, [x21, #2608]
  4065c0:	add	x8, x8, #0x1
  4065c4:	cmp	x8, #0x1
  4065c8:	b.hi	4065dc <tigetstr@plt+0x3fbc>  // b.pmore
  4065cc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4065d0:	add	x0, x0, #0xefb
  4065d4:	bl	402470 <_nc_warning@plt>
  4065d8:	ldr	x21, [x27]
  4065dc:	ldr	x8, [x21, #2616]
  4065e0:	add	x8, x8, #0x1
  4065e4:	cmp	x8, #0x2
  4065e8:	b.cc	40660c <tigetstr@plt+0x3fec>  // b.lo, b.ul, b.last
  4065ec:	ldr	x8, [x21, #2552]
  4065f0:	add	x8, x8, #0x1
  4065f4:	cmp	x8, #0x1
  4065f8:	b.hi	40660c <tigetstr@plt+0x3fec>  // b.pmore
  4065fc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406600:	add	x0, x0, #0xf2f
  406604:	bl	402470 <_nc_warning@plt>
  406608:	ldr	x21, [x27]
  40660c:	ldr	x8, [x21, #2552]
  406610:	add	x8, x8, #0x1
  406614:	cmp	x8, #0x2
  406618:	b.cc	40663c <tigetstr@plt+0x401c>  // b.lo, b.ul, b.last
  40661c:	ldr	x8, [x21, #2616]
  406620:	add	x8, x8, #0x1
  406624:	cmp	x8, #0x1
  406628:	b.hi	40663c <tigetstr@plt+0x401c>  // b.pmore
  40662c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406630:	add	x0, x0, #0xf59
  406634:	bl	402470 <_nc_warning@plt>
  406638:	ldr	x21, [x27]
  40663c:	ldr	x8, [x21, #2776]
  406640:	add	x8, x8, #0x1
  406644:	cmp	x8, #0x2
  406648:	b.cc	40666c <tigetstr@plt+0x404c>  // b.lo, b.ul, b.last
  40664c:	ldr	x8, [x21, #2792]
  406650:	add	x8, x8, #0x1
  406654:	cmp	x8, #0x1
  406658:	b.hi	40666c <tigetstr@plt+0x404c>  // b.pmore
  40665c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406660:	add	x0, x0, #0xf83
  406664:	bl	402470 <_nc_warning@plt>
  406668:	ldr	x21, [x27]
  40666c:	ldr	x8, [x21, #2728]
  406670:	add	x8, x8, #0x1
  406674:	cmp	x8, #0x2
  406678:	b.cc	40669c <tigetstr@plt+0x407c>  // b.lo, b.ul, b.last
  40667c:	ldr	x8, [x21, #2720]
  406680:	add	x8, x8, #0x1
  406684:	cmp	x8, #0x1
  406688:	b.hi	40669c <tigetstr@plt+0x407c>  // b.pmore
  40668c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406690:	add	x0, x0, #0xfaf
  406694:	bl	402470 <_nc_warning@plt>
  406698:	ldr	x21, [x27]
  40669c:	ldr	x8, [x21, #2736]
  4066a0:	add	x8, x8, #0x1
  4066a4:	cmp	x8, #0x2
  4066a8:	b.cc	4066cc <tigetstr@plt+0x40ac>  // b.lo, b.ul, b.last
  4066ac:	ldr	x8, [x21, #2168]
  4066b0:	add	x8, x8, #0x1
  4066b4:	cmp	x8, #0x1
  4066b8:	b.hi	4066cc <tigetstr@plt+0x40ac>  // b.pmore
  4066bc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4066c0:	add	x0, x0, #0xfdf
  4066c4:	bl	402470 <_nc_warning@plt>
  4066c8:	ldr	x21, [x27]
  4066cc:	ldr	x8, [x21, #2744]
  4066d0:	add	x8, x8, #0x1
  4066d4:	cmp	x8, #0x2
  4066d8:	b.cc	4066fc <tigetstr@plt+0x40dc>  // b.lo, b.ul, b.last
  4066dc:	ldr	x8, [x21, #2176]
  4066e0:	add	x8, x8, #0x1
  4066e4:	cmp	x8, #0x1
  4066e8:	b.hi	4066fc <tigetstr@plt+0x40dc>  // b.pmore
  4066ec:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4066f0:	add	x0, x0, #0xb
  4066f4:	bl	402470 <_nc_warning@plt>
  4066f8:	ldr	x21, [x27]
  4066fc:	ldr	x8, [x21, #2760]
  406700:	add	x8, x8, #0x1
  406704:	cmp	x8, #0x2
  406708:	b.cc	40672c <tigetstr@plt+0x410c>  // b.lo, b.ul, b.last
  40670c:	ldr	x8, [x21, #2752]
  406710:	add	x8, x8, #0x1
  406714:	cmp	x8, #0x1
  406718:	b.hi	40672c <tigetstr@plt+0x410c>  // b.pmore
  40671c:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  406720:	add	x0, x0, #0x39
  406724:	bl	402470 <_nc_warning@plt>
  406728:	ldr	x21, [x27]
  40672c:	ldr	x8, [x21, #2680]
  406730:	add	x8, x8, #0x1
  406734:	cmp	x8, #0x2
  406738:	b.cc	40675c <tigetstr@plt+0x413c>  // b.lo, b.ul, b.last
  40673c:	ldr	x8, [x21, #2632]
  406740:	add	x8, x8, #0x1
  406744:	cmp	x8, #0x1
  406748:	b.hi	40675c <tigetstr@plt+0x413c>  // b.pmore
  40674c:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  406750:	add	x0, x0, #0x63
  406754:	bl	402470 <_nc_warning@plt>
  406758:	ldr	x21, [x27]
  40675c:	ldr	x8, [x21, #2688]
  406760:	add	x8, x8, #0x1
  406764:	cmp	x8, #0x2
  406768:	b.cc	40678c <tigetstr@plt+0x416c>  // b.lo, b.ul, b.last
  40676c:	ldr	x8, [x21, #2640]
  406770:	add	x8, x8, #0x1
  406774:	cmp	x8, #0x1
  406778:	b.hi	40678c <tigetstr@plt+0x416c>  // b.pmore
  40677c:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  406780:	add	x0, x0, #0x85
  406784:	bl	402470 <_nc_warning@plt>
  406788:	ldr	x21, [x27]
  40678c:	ldr	x8, [x21, #2696]
  406790:	add	x8, x8, #0x1
  406794:	cmp	x8, #0x2
  406798:	b.cc	4067bc <tigetstr@plt+0x419c>  // b.lo, b.ul, b.last
  40679c:	ldr	x8, [x21, #2648]
  4067a0:	add	x8, x8, #0x1
  4067a4:	cmp	x8, #0x1
  4067a8:	b.hi	4067bc <tigetstr@plt+0x419c>  // b.pmore
  4067ac:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4067b0:	add	x0, x0, #0xa7
  4067b4:	bl	402470 <_nc_warning@plt>
  4067b8:	ldr	x21, [x27]
  4067bc:	ldr	x8, [x21, #2704]
  4067c0:	add	x8, x8, #0x1
  4067c4:	cmp	x8, #0x2
  4067c8:	b.cc	4067e8 <tigetstr@plt+0x41c8>  // b.lo, b.ul, b.last
  4067cc:	ldr	x8, [x21, #2664]
  4067d0:	add	x8, x8, #0x1
  4067d4:	cmp	x8, #0x1
  4067d8:	b.hi	4067e8 <tigetstr@plt+0x41c8>  // b.pmore
  4067dc:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4067e0:	add	x0, x0, #0xcb
  4067e4:	bl	402470 <_nc_warning@plt>
  4067e8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4067ec:	ldr	x8, [x8, #3912]
  4067f0:	ldrb	w8, [x8]
  4067f4:	cbz	w8, 406bcc <tigetstr@plt+0x45ac>
  4067f8:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4067fc:	add	x0, x0, #0x1bd
  406800:	bl	402290 <tigetflag@plt>
  406804:	mov	w21, w0
  406808:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  40680c:	add	x0, x0, #0x11a
  406810:	bl	402290 <tigetflag@plt>
  406814:	ldr	x8, [x25, #16]
  406818:	mov	w23, w0
  40681c:	ldrb	w19, [x8, #28]
  406820:	ldr	x8, [x25]
  406824:	mov	x0, x8
  406828:	bl	402100 <_nc_first_name@plt>
  40682c:	adrp	x1, 410000 <tigetstr@plt+0xd9e0>
  406830:	add	x1, x1, #0xe9
  406834:	mov	w2, #0x6                   	// #6
  406838:	mov	x20, x0
  40683c:	bl	402250 <strncmp@plt>
  406840:	mov	w22, w0
  406844:	cbz	w0, 406aac <tigetstr@plt+0x448c>
  406848:	str	wzr, [sp, #48]
  40684c:	b	406ac4 <tigetstr@plt+0x44a4>
  406850:	ldrb	w8, [x23]
  406854:	cmp	w8, #0x1b
  406858:	b.ne	4062b4 <tigetstr@plt+0x3c94>  // b.any
  40685c:	ldrb	w8, [x23, #1]
  406860:	cmp	w8, #0x4f
  406864:	b.ne	4062b4 <tigetstr@plt+0x3c94>  // b.any
  406868:	add	x20, x23, #0x2
  40686c:	mov	x0, x20
  406870:	bl	402110 <strlen@plt>
  406874:	cmp	x0, #0x1
  406878:	b.ne	4062b4 <tigetstr@plt+0x3c94>  // b.any
  40687c:	ldrb	w1, [x20]
  406880:	cbz	w1, 4062b4 <tigetstr@plt+0x3c94>
  406884:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  406888:	add	x20, x20, #0xc98
  40688c:	mov	w2, #0x13                  	// #19
  406890:	mov	x0, x20
  406894:	bl	4024f0 <memchr@plt>
  406898:	cbz	x0, 4062b4 <tigetstr@plt+0x3c94>
  40689c:	cmp	x0, x20
  4068a0:	b.mi	4062b4 <tigetstr@plt+0x3c94>  // b.first
  4068a4:	add	x0, sp, #0x140
  4068a8:	add	x19, sp, #0x140
  4068ac:	bl	402110 <strlen@plt>
  4068b0:	mov	w9, #0x6b20                	// #27424
  4068b4:	add	x8, x19, x0
  4068b8:	movk	w9, #0x3161, lsl #16
  4068bc:	str	w9, [x8]
  4068c0:	strb	wzr, [x8, #4]
  4068c4:	ldr	x22, [x21, #1120]
  4068c8:	b	4062b4 <tigetstr@plt+0x3c94>
  4068cc:	ldrb	w8, [x22]
  4068d0:	cmp	w8, #0x1b
  4068d4:	b.ne	4062c0 <tigetstr@plt+0x3ca0>  // b.any
  4068d8:	ldrb	w8, [x22, #1]
  4068dc:	cmp	w8, #0x4f
  4068e0:	b.ne	4062c0 <tigetstr@plt+0x3ca0>  // b.any
  4068e4:	add	x20, x22, #0x2
  4068e8:	mov	x0, x20
  4068ec:	bl	402110 <strlen@plt>
  4068f0:	cmp	x0, #0x1
  4068f4:	b.ne	4062c0 <tigetstr@plt+0x3ca0>  // b.any
  4068f8:	ldrb	w1, [x20]
  4068fc:	cbz	w1, 4062c0 <tigetstr@plt+0x3ca0>
  406900:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  406904:	add	x20, x20, #0xc98
  406908:	mov	w2, #0x13                  	// #19
  40690c:	mov	x0, x20
  406910:	bl	4024f0 <memchr@plt>
  406914:	cbz	x0, 4062c0 <tigetstr@plt+0x3ca0>
  406918:	cmp	x0, x20
  40691c:	b.mi	4062c0 <tigetstr@plt+0x3ca0>  // b.first
  406920:	add	x0, sp, #0x140
  406924:	add	x19, sp, #0x140
  406928:	bl	402110 <strlen@plt>
  40692c:	mov	w9, #0x6b20                	// #27424
  406930:	add	x8, x19, x0
  406934:	movk	w9, #0x3361, lsl #16
  406938:	str	w9, [x8]
  40693c:	strb	wzr, [x8, #4]
  406940:	b	4062c0 <tigetstr@plt+0x3ca0>
  406944:	ldrb	w9, [x8]
  406948:	cmp	w9, #0x1b
  40694c:	b.ne	4062d0 <tigetstr@plt+0x3cb0>  // b.any
  406950:	ldrb	w9, [x8, #1]
  406954:	cmp	w9, #0x4f
  406958:	b.ne	4062d0 <tigetstr@plt+0x3cb0>  // b.any
  40695c:	add	x20, x8, #0x2
  406960:	mov	x0, x20
  406964:	bl	402110 <strlen@plt>
  406968:	cmp	x0, #0x1
  40696c:	b.ne	4062d0 <tigetstr@plt+0x3cb0>  // b.any
  406970:	ldrb	w1, [x20]
  406974:	cbz	w1, 4062d0 <tigetstr@plt+0x3cb0>
  406978:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  40697c:	add	x20, x20, #0xc98
  406980:	mov	w2, #0x13                  	// #19
  406984:	mov	x0, x20
  406988:	bl	4024f0 <memchr@plt>
  40698c:	cbz	x0, 4062d0 <tigetstr@plt+0x3cb0>
  406990:	cmp	x0, x20
  406994:	b.mi	4062d0 <tigetstr@plt+0x3cb0>  // b.first
  406998:	add	x0, sp, #0x140
  40699c:	add	x19, sp, #0x140
  4069a0:	bl	402110 <strlen@plt>
  4069a4:	mov	w9, #0x6b20                	// #27424
  4069a8:	add	x8, x19, x0
  4069ac:	movk	w9, #0x3262, lsl #16
  4069b0:	str	w9, [x8]
  4069b4:	strb	wzr, [x8, #4]
  4069b8:	b	4062d0 <tigetstr@plt+0x3cb0>
  4069bc:	ldrb	w9, [x8]
  4069c0:	cmp	w9, #0x1b
  4069c4:	b.ne	4062e0 <tigetstr@plt+0x3cc0>  // b.any
  4069c8:	ldrb	w9, [x8, #1]
  4069cc:	cmp	w9, #0x4f
  4069d0:	b.ne	4062e0 <tigetstr@plt+0x3cc0>  // b.any
  4069d4:	add	x20, x8, #0x2
  4069d8:	mov	x0, x20
  4069dc:	bl	402110 <strlen@plt>
  4069e0:	cmp	x0, #0x1
  4069e4:	b.ne	4062e0 <tigetstr@plt+0x3cc0>  // b.any
  4069e8:	ldrb	w1, [x20]
  4069ec:	cbz	w1, 4062e0 <tigetstr@plt+0x3cc0>
  4069f0:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  4069f4:	add	x20, x20, #0xc98
  4069f8:	mov	w2, #0x13                  	// #19
  4069fc:	mov	x0, x20
  406a00:	bl	4024f0 <memchr@plt>
  406a04:	cbz	x0, 4062e0 <tigetstr@plt+0x3cc0>
  406a08:	cmp	x0, x20
  406a0c:	b.mi	4062e0 <tigetstr@plt+0x3cc0>  // b.first
  406a10:	add	x0, sp, #0x140
  406a14:	add	x19, sp, #0x140
  406a18:	bl	402110 <strlen@plt>
  406a1c:	mov	w9, #0x6b20                	// #27424
  406a20:	add	x8, x19, x0
  406a24:	movk	w9, #0x3163, lsl #16
  406a28:	str	w9, [x8]
  406a2c:	strb	wzr, [x8, #4]
  406a30:	b	4062e0 <tigetstr@plt+0x3cc0>
  406a34:	ldrb	w9, [x8]
  406a38:	cmp	w9, #0x1b
  406a3c:	b.ne	4062f0 <tigetstr@plt+0x3cd0>  // b.any
  406a40:	ldrb	w9, [x8, #1]
  406a44:	cmp	w9, #0x4f
  406a48:	b.ne	4062f0 <tigetstr@plt+0x3cd0>  // b.any
  406a4c:	add	x20, x8, #0x2
  406a50:	mov	x0, x20
  406a54:	bl	402110 <strlen@plt>
  406a58:	cmp	x0, #0x1
  406a5c:	b.ne	4062f0 <tigetstr@plt+0x3cd0>  // b.any
  406a60:	ldrb	w1, [x20]
  406a64:	cbz	w1, 4062f0 <tigetstr@plt+0x3cd0>
  406a68:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  406a6c:	add	x20, x20, #0xc98
  406a70:	mov	w2, #0x13                  	// #19
  406a74:	mov	x0, x20
  406a78:	bl	4024f0 <memchr@plt>
  406a7c:	cbz	x0, 4062f0 <tigetstr@plt+0x3cd0>
  406a80:	cmp	x0, x20
  406a84:	b.mi	4062f0 <tigetstr@plt+0x3cd0>  // b.first
  406a88:	add	x0, sp, #0x140
  406a8c:	add	x19, sp, #0x140
  406a90:	bl	402110 <strlen@plt>
  406a94:	mov	w9, #0x6b20                	// #27424
  406a98:	add	x8, x19, x0
  406a9c:	movk	w9, #0x3363, lsl #16
  406aa0:	str	w9, [x8]
  406aa4:	strb	wzr, [x8, #4]
  406aa8:	b	4062f0 <tigetstr@plt+0x3cd0>
  406aac:	mov	w1, #0x2e                  	// #46
  406ab0:	mov	x0, x20
  406ab4:	bl	402480 <strchr@plt>
  406ab8:	cmp	x0, #0x0
  406abc:	cset	w8, eq  // eq = none
  406ac0:	str	w8, [sp, #48]
  406ac4:	mov	x26, x27
  406ac8:	ldr	x26, [x27]
  406acc:	str	w19, [sp, #40]
  406ad0:	ldr	x24, [x26, #2840]
  406ad4:	add	x8, x24, #0x1
  406ad8:	cmp	x8, #0x2
  406adc:	b.cs	406ae8 <tigetstr@plt+0x44c8>  // b.hs, b.nlast
  406ae0:	mov	w12, wzr
  406ae4:	b	406b00 <tigetstr@plt+0x44e0>
  406ae8:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  406aec:	add	x0, x0, #0xf0
  406af0:	mov	x1, x24
  406af4:	bl	402400 <strcmp@plt>
  406af8:	cmp	w0, #0x0
  406afc:	cset	w12, eq  // eq = none
  406b00:	ldr	x25, [x26, #2384]
  406b04:	and	w19, w23, #0xfe
  406b08:	and	w28, w21, #0xfe
  406b0c:	add	x8, x25, #0x1
  406b10:	cmp	x8, #0x2
  406b14:	b.cs	406b30 <tigetstr@plt+0x4510>  // b.hs, b.nlast
  406b18:	ldr	x25, [x26, #2376]
  406b1c:	add	x8, x25, #0x1
  406b20:	cmp	x8, #0x2
  406b24:	b.cs	406b30 <tigetstr@plt+0x4510>  // b.hs, b.nlast
  406b28:	mov	w25, wzr
  406b2c:	b	406b6c <tigetstr@plt+0x454c>
  406b30:	adrp	x1, 410000 <tigetstr@plt+0xd9e0>
  406b34:	add	x1, x1, #0x24c
  406b38:	mov	x0, x25
  406b3c:	mov	w26, w12
  406b40:	bl	402520 <strstr@plt>
  406b44:	cbz	x0, 406b50 <tigetstr@plt+0x4530>
  406b48:	mov	w25, #0x1                   	// #1
  406b4c:	b	406b68 <tigetstr@plt+0x4548>
  406b50:	adrp	x1, 410000 <tigetstr@plt+0xd9e0>
  406b54:	add	x1, x1, #0x252
  406b58:	mov	x0, x25
  406b5c:	bl	402520 <strstr@plt>
  406b60:	cmp	x0, #0x0
  406b64:	cset	w25, ne  // ne = any
  406b68:	mov	w12, w26
  406b6c:	cmp	w28, #0x0
  406b70:	cset	w8, eq  // eq = none
  406b74:	cmp	w19, #0x0
  406b78:	cset	w10, eq  // eq = none
  406b7c:	cmp	w23, #0x0
  406b80:	cset	w11, ne  // ne = any
  406b84:	cmp	w21, #0x0
  406b88:	cset	w9, ne  // ne = any
  406b8c:	and	w9, w9, w8
  406b90:	cmp	w9, #0x1
  406b94:	and	w8, w11, w10
  406b98:	b.ne	406bac <tigetstr@plt+0x458c>  // b.any
  406b9c:	cbz	w8, 406bac <tigetstr@plt+0x458c>
  406ba0:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  406ba4:	add	x0, x0, #0xf4
  406ba8:	b	406bc4 <tigetstr@plt+0x45a4>
  406bac:	ldr	w11, [sp, #48]
  406bb0:	and	w10, w9, w11
  406bb4:	cmp	w10, #0x1
  406bb8:	b.ne	406f88 <tigetstr@plt+0x4968>  // b.any
  406bbc:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  406bc0:	add	x0, x0, #0x11d
  406bc4:	bl	402470 <_nc_warning@plt>
  406bc8:	ldr	x25, [sp, #56]
  406bcc:	ldr	x8, [x27]
  406bd0:	ldr	x9, [x8, #904]
  406bd4:	add	x9, x9, #0x1
  406bd8:	cmp	x9, #0x2
  406bdc:	b.cc	406c00 <tigetstr@plt+0x45e0>  // b.lo, b.ul, b.last
  406be0:	ldr	x9, [x8, #872]
  406be4:	add	x9, x9, #0x1
  406be8:	cmp	x9, #0x1
  406bec:	b.hi	406c00 <tigetstr@plt+0x45e0>  // b.pmore
  406bf0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406bf4:	add	x0, x0, #0xccb
  406bf8:	bl	402470 <_nc_warning@plt>
  406bfc:	ldr	x8, [x27]
  406c00:	ldr	x9, [x8, #872]
  406c04:	add	x9, x9, #0x1
  406c08:	cmp	x9, #0x2
  406c0c:	b.cc	406c30 <tigetstr@plt+0x4610>  // b.lo, b.ul, b.last
  406c10:	ldr	x9, [x8, #904]
  406c14:	add	x9, x9, #0x1
  406c18:	cmp	x9, #0x1
  406c1c:	b.hi	406c30 <tigetstr@plt+0x4610>  // b.pmore
  406c20:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406c24:	add	x0, x0, #0xce9
  406c28:	bl	402470 <_nc_warning@plt>
  406c2c:	ldr	x8, [x27]
  406c30:	ldr	x9, [x8, #840]
  406c34:	add	x9, x9, #0x1
  406c38:	cmp	x9, #0x2
  406c3c:	b.cc	406c60 <tigetstr@plt+0x4640>  // b.lo, b.ul, b.last
  406c40:	ldr	x9, [x8, #864]
  406c44:	add	x9, x9, #0x1
  406c48:	cmp	x9, #0x1
  406c4c:	b.hi	406c60 <tigetstr@plt+0x4640>  // b.pmore
  406c50:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406c54:	add	x0, x0, #0xd07
  406c58:	bl	402470 <_nc_warning@plt>
  406c5c:	ldr	x8, [x27]
  406c60:	ldr	x9, [x8, #864]
  406c64:	add	x9, x9, #0x1
  406c68:	cmp	x9, #0x2
  406c6c:	b.cc	406c90 <tigetstr@plt+0x4670>  // b.lo, b.ul, b.last
  406c70:	ldr	x9, [x8, #840]
  406c74:	add	x9, x9, #0x1
  406c78:	cmp	x9, #0x1
  406c7c:	b.hi	406c90 <tigetstr@plt+0x4670>  // b.pmore
  406c80:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406c84:	add	x0, x0, #0xd20
  406c88:	bl	402470 <_nc_warning@plt>
  406c8c:	ldr	x8, [x27]
  406c90:	ldr	x9, [x8, #104]
  406c94:	add	x9, x9, #0x1
  406c98:	cmp	x9, #0x2
  406c9c:	b.cc	406cc0 <tigetstr@plt+0x46a0>  // b.lo, b.ul, b.last
  406ca0:	ldr	x9, [x8, #128]
  406ca4:	add	x9, x9, #0x1
  406ca8:	cmp	x9, #0x1
  406cac:	b.hi	406cc0 <tigetstr@plt+0x46a0>  // b.pmore
  406cb0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406cb4:	add	x0, x0, #0xd39
  406cb8:	bl	402470 <_nc_warning@plt>
  406cbc:	ldr	x8, [x27]
  406cc0:	ldr	x0, [x8, #160]
  406cc4:	add	x9, x0, #0x1
  406cc8:	cmp	x9, #0x2
  406ccc:	b.cc	406cf4 <tigetstr@plt+0x46d4>  // b.lo, b.ul, b.last
  406cd0:	ldr	x9, [x8, #128]
  406cd4:	add	x9, x9, #0x1
  406cd8:	cmp	x9, #0x1
  406cdc:	b.hi	406cf4 <tigetstr@plt+0x46d4>  // b.pmore
  406ce0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406ce4:	add	x0, x0, #0xd5f
  406ce8:	bl	402470 <_nc_warning@plt>
  406cec:	ldr	x8, [x27]
  406cf0:	ldr	x0, [x8, #160]
  406cf4:	add	x9, x0, #0x1
  406cf8:	cmp	x9, #0x2
  406cfc:	b.cc	406d24 <tigetstr@plt+0x4704>  // b.lo, b.ul, b.last
  406d00:	ldr	x1, [x8, #128]
  406d04:	add	x8, x1, #0x1
  406d08:	cmp	x8, #0x2
  406d0c:	b.cc	406d24 <tigetstr@plt+0x4704>  // b.lo, b.ul, b.last
  406d10:	bl	4024e0 <_nc_capcmp@plt>
  406d14:	cbnz	w0, 406d24 <tigetstr@plt+0x4704>
  406d18:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406d1c:	add	x0, x0, #0xd83
  406d20:	bl	402470 <_nc_warning@plt>
  406d24:	ldr	x8, [x27]
  406d28:	ldr	x9, [x8, #24]
  406d2c:	add	x10, x9, #0x1
  406d30:	cmp	x10, #0x2
  406d34:	b.cc	406d5c <tigetstr@plt+0x473c>  // b.lo, b.ul, b.last
  406d38:	ldr	x10, [x8, #1024]
  406d3c:	add	x10, x10, #0x1
  406d40:	cmp	x10, #0x1
  406d44:	b.hi	406d5c <tigetstr@plt+0x473c>  // b.pmore
  406d48:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406d4c:	add	x0, x0, #0xdab
  406d50:	bl	402470 <_nc_warning@plt>
  406d54:	ldr	x8, [x27]
  406d58:	ldr	x9, [x8, #24]
  406d5c:	add	x9, x9, #0x1
  406d60:	cmp	x9, #0x2
  406d64:	b.cc	406d88 <tigetstr@plt+0x4768>  // b.lo, b.ul, b.last
  406d68:	ldr	x9, [x8, #1008]
  406d6c:	add	x9, x9, #0x1
  406d70:	cmp	x9, #0x1
  406d74:	b.hi	406d88 <tigetstr@plt+0x4768>  // b.pmore
  406d78:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406d7c:	add	x0, x0, #0xdd3
  406d80:	bl	402470 <_nc_warning@plt>
  406d84:	ldr	x8, [x27]
  406d88:	ldr	x9, [x8, #32]
  406d8c:	add	x9, x9, #0x1
  406d90:	cmp	x9, #0x2
  406d94:	b.cc	406db8 <tigetstr@plt+0x4798>  // b.lo, b.ul, b.last
  406d98:	ldr	x9, [x8, #1056]
  406d9c:	add	x9, x9, #0x1
  406da0:	cmp	x9, #0x1
  406da4:	b.hi	406db8 <tigetstr@plt+0x4798>  // b.pmore
  406da8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406dac:	add	x0, x0, #0xdfe
  406db0:	bl	402470 <_nc_warning@plt>
  406db4:	ldr	x8, [x27]
  406db8:	ldr	x0, [x8, #1048]
  406dbc:	add	x9, x0, #0x1
  406dc0:	cmp	x9, #0x2
  406dc4:	b.cs	406dfc <tigetstr@plt+0x47dc>  // b.hs, b.nlast
  406dc8:	ldr	x8, [x8, #312]
  406dcc:	add	x8, x8, #0x1
  406dd0:	cmp	x8, #0x2
  406dd4:	b.cc	406fc4 <tigetstr@plt+0x49a4>  // b.lo, b.ul, b.last
  406dd8:	cmn	x0, #0x1
  406ddc:	b.eq	406fc4 <tigetstr@plt+0x49a4>  // b.none
  406de0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  406de4:	ldr	x8, [x8, #3960]
  406de8:	ldr	w8, [x8]
  406dec:	cbnz	w8, 406fc4 <tigetstr@plt+0x49a4>
  406df0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406df4:	add	x0, x0, #0xeea
  406df8:	b	406fc0 <tigetstr@plt+0x49a0>
  406dfc:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  406e00:	ldr	x19, [x19, #3992]
  406e04:	str	wzr, [x19]
  406e08:	ldr	x3, [x8, #312]
  406e0c:	add	x8, x3, #0x1
  406e10:	cmp	x8, #0x2
  406e14:	b.cs	407580 <tigetstr@plt+0x4f60>  // b.hs, b.nlast
  406e18:	mov	x1, xzr
  406e1c:	mov	x2, xzr
  406e20:	mov	x3, xzr
  406e24:	mov	x4, xzr
  406e28:	mov	x5, xzr
  406e2c:	mov	x6, xzr
  406e30:	mov	x7, xzr
  406e34:	stp	xzr, xzr, [sp]
  406e38:	bl	402240 <tparm@plt>
  406e3c:	bl	402310 <strdup@plt>
  406e40:	ldr	w8, [x19]
  406e44:	mov	x20, x0
  406e48:	cbz	w8, 406e58 <tigetstr@plt+0x4838>
  406e4c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406e50:	add	x0, x0, #0xe1c
  406e54:	bl	402470 <_nc_warning@plt>
  406e58:	cbz	x20, 406fb8 <tigetstr@plt+0x4998>
  406e5c:	ldr	x8, [x27]
  406e60:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406e64:	add	x4, x4, #0xe39
  406e68:	mov	w2, #0x1                   	// #1
  406e6c:	ldr	x3, [x8, #280]
  406e70:	ldr	x0, [x8, #1048]
  406e74:	mov	x1, x20
  406e78:	bl	4086a4 <tigetstr@plt+0x6084>
  406e7c:	ldr	x8, [x27]
  406e80:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406e84:	add	x4, x4, #0xe4d
  406e88:	mov	w2, #0x2                   	// #2
  406e8c:	ldr	x3, [x8, #288]
  406e90:	ldr	x0, [x8, #1048]
  406e94:	mov	x1, x20
  406e98:	bl	4086a4 <tigetstr@plt+0x6084>
  406e9c:	ldr	x8, [x27]
  406ea0:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406ea4:	add	x4, x4, #0xe62
  406ea8:	mov	w2, #0x3                   	// #3
  406eac:	ldr	x3, [x8, #272]
  406eb0:	ldr	x0, [x8, #1048]
  406eb4:	mov	x1, x20
  406eb8:	bl	4086a4 <tigetstr@plt+0x6084>
  406ebc:	ldr	x8, [x27]
  406ec0:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406ec4:	add	x4, x4, #0xe75
  406ec8:	mov	w2, #0x4                   	// #4
  406ecc:	ldr	x3, [x8, #208]
  406ed0:	ldr	x0, [x8, #1048]
  406ed4:	mov	x1, x20
  406ed8:	bl	4086a4 <tigetstr@plt+0x6084>
  406edc:	ldr	x8, [x27]
  406ee0:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406ee4:	add	x4, x4, #0xe86
  406ee8:	mov	w2, #0x5                   	// #5
  406eec:	ldr	x3, [x8, #240]
  406ef0:	ldr	x0, [x8, #1048]
  406ef4:	mov	x1, x20
  406ef8:	bl	4086a4 <tigetstr@plt+0x6084>
  406efc:	ldr	x8, [x27]
  406f00:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406f04:	add	x4, x4, #0xe95
  406f08:	mov	w2, #0x6                   	// #6
  406f0c:	ldr	x3, [x8, #216]
  406f10:	ldr	x0, [x8, #1048]
  406f14:	mov	x1, x20
  406f18:	bl	4086a4 <tigetstr@plt+0x6084>
  406f1c:	ldr	x8, [x27]
  406f20:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406f24:	add	x4, x4, #0xea5
  406f28:	mov	w2, #0x7                   	// #7
  406f2c:	ldr	x3, [x8, #256]
  406f30:	ldr	x0, [x8, #1048]
  406f34:	mov	x1, x20
  406f38:	bl	4086a4 <tigetstr@plt+0x6084>
  406f3c:	ldr	x8, [x27]
  406f40:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406f44:	add	x4, x4, #0xeb7
  406f48:	mov	w2, #0x8                   	// #8
  406f4c:	ldr	x3, [x8, #264]
  406f50:	ldr	x0, [x8, #1048]
  406f54:	mov	x1, x20
  406f58:	bl	4086a4 <tigetstr@plt+0x6084>
  406f5c:	ldr	x8, [x27]
  406f60:	adrp	x4, 40f000 <tigetstr@plt+0xc9e0>
  406f64:	add	x4, x4, #0x4ef
  406f68:	mov	w2, #0x9                   	// #9
  406f6c:	ldr	x3, [x8, #200]
  406f70:	ldr	x0, [x8, #1048]
  406f74:	mov	x1, x20
  406f78:	bl	4086a4 <tigetstr@plt+0x6084>
  406f7c:	mov	x0, x20
  406f80:	bl	402440 <free@plt>
  406f84:	b	406fc4 <tigetstr@plt+0x49a4>
  406f88:	cbz	w9, 4075a8 <tigetstr@plt+0x4f88>
  406f8c:	ldr	w19, [sp, #40]
  406f90:	cmp	w22, #0x0
  406f94:	cset	w8, ne  // ne = any
  406f98:	orr	w8, w12, w8
  406f9c:	tbnz	w8, #0, 4076f4 <tigetstr@plt+0x50d4>
  406fa0:	add	x8, x24, #0x1
  406fa4:	cmp	x8, #0x1
  406fa8:	b.hi	4076e8 <tigetstr@plt+0x50c8>  // b.pmore
  406fac:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  406fb0:	add	x0, x0, #0x17e
  406fb4:	b	4076f0 <tigetstr@plt+0x50d0>
  406fb8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406fbc:	add	x0, x0, #0xecc
  406fc0:	bl	402470 <_nc_warning@plt>
  406fc4:	ldr	x8, [x27]
  406fc8:	ldr	x9, [x8, #312]
  406fcc:	add	x9, x9, #0x1
  406fd0:	cmp	x9, #0x2
  406fd4:	b.cc	407118 <tigetstr@plt+0x4af8>  // b.lo, b.ul, b.last
  406fd8:	mov	x0, x25
  406fdc:	bl	402570 <_nc_trim_sgr0@plt>
  406fe0:	mov	x20, x0
  406fe4:	cbz	x0, 406ff0 <tigetstr@plt+0x49d0>
  406fe8:	ldrb	w8, [x20]
  406fec:	cbnz	w8, 407000 <tigetstr@plt+0x49e0>
  406ff0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406ff4:	add	x0, x0, #0xefd
  406ff8:	bl	402470 <_nc_warning@plt>
  406ffc:	cbz	x20, 4070fc <tigetstr@plt+0x4adc>
  407000:	ldr	x8, [x27]
  407004:	ldr	x21, [x8, #2568]
  407008:	add	x9, x21, #0x1
  40700c:	cmp	x9, #0x2
  407010:	b.cc	407054 <tigetstr@plt+0x4a34>  // b.lo, b.ul, b.last
  407014:	ldr	x22, [x8, #312]
  407018:	mov	w0, #0xffffffff            	// #-1
  40701c:	mov	x1, x20
  407020:	mov	x2, x21
  407024:	bl	409484 <tigetstr@plt+0x6e64>
  407028:	tbnz	w0, #0, 407040 <tigetstr@plt+0x4a20>
  40702c:	mov	w0, #0xffffffff            	// #-1
  407030:	mov	x1, x22
  407034:	mov	x2, x21
  407038:	bl	409484 <tigetstr@plt+0x6e64>
  40703c:	tbz	w0, #0, 407054 <tigetstr@plt+0x4a34>
  407040:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  407044:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  407048:	add	x0, x0, #0x324
  40704c:	add	x1, x1, #0xd55
  407050:	bl	402470 <_nc_warning@plt>
  407054:	ldr	x8, [x27]
  407058:	ldr	x21, [x8, #344]
  40705c:	add	x9, x21, #0x1
  407060:	cmp	x9, #0x2
  407064:	b.cc	4070a8 <tigetstr@plt+0x4a88>  // b.lo, b.ul, b.last
  407068:	ldr	x22, [x8, #312]
  40706c:	mov	w0, #0xffffffff            	// #-1
  407070:	mov	x1, x20
  407074:	mov	x2, x21
  407078:	bl	409484 <tigetstr@plt+0x6e64>
  40707c:	tbnz	w0, #0, 407094 <tigetstr@plt+0x4a74>
  407080:	mov	w0, #0xffffffff            	// #-1
  407084:	mov	x1, x22
  407088:	mov	x2, x21
  40708c:	bl	409484 <tigetstr@plt+0x6e64>
  407090:	tbz	w0, #0, 4070a8 <tigetstr@plt+0x4a88>
  407094:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  407098:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40709c:	add	x0, x0, #0x324
  4070a0:	add	x1, x1, #0xf13
  4070a4:	bl	402470 <_nc_warning@plt>
  4070a8:	ldr	x8, [x27]
  4070ac:	ldr	x21, [x8, #352]
  4070b0:	add	x9, x21, #0x1
  4070b4:	cmp	x9, #0x2
  4070b8:	b.cc	4070fc <tigetstr@plt+0x4adc>  // b.lo, b.ul, b.last
  4070bc:	ldr	x22, [x8, #312]
  4070c0:	mov	w0, #0xffffffff            	// #-1
  4070c4:	mov	x1, x20
  4070c8:	mov	x2, x21
  4070cc:	bl	409484 <tigetstr@plt+0x6e64>
  4070d0:	tbnz	w0, #0, 4070e8 <tigetstr@plt+0x4ac8>
  4070d4:	mov	w0, #0xffffffff            	// #-1
  4070d8:	mov	x1, x22
  4070dc:	mov	x2, x21
  4070e0:	bl	409484 <tigetstr@plt+0x6e64>
  4070e4:	tbz	w0, #0, 4070fc <tigetstr@plt+0x4adc>
  4070e8:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4070ec:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4070f0:	add	x0, x0, #0x324
  4070f4:	add	x1, x1, #0xf26
  4070f8:	bl	402470 <_nc_warning@plt>
  4070fc:	ldr	x8, [x27]
  407100:	ldr	x9, [x8, #312]
  407104:	cmp	x20, x9
  407108:	b.eq	407118 <tigetstr@plt+0x4af8>  // b.none
  40710c:	mov	x0, x20
  407110:	bl	402440 <free@plt>
  407114:	ldr	x8, [x27]
  407118:	ldr	x3, [x8, #2872]
  40711c:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  407120:	add	x20, x20, #0x6ca
  407124:	mov	x0, x25
  407128:	mov	w1, wzr
  40712c:	mov	x2, x20
  407130:	bl	408804 <tigetstr@plt+0x61e4>
  407134:	ldr	x8, [x25, #32]
  407138:	adrp	x21, 40f000 <tigetstr@plt+0xc9e0>
  40713c:	add	x21, x21, #0x6f3
  407140:	mov	x0, x25
  407144:	ldr	x3, [x8, #2880]
  407148:	mov	w1, wzr
  40714c:	mov	x2, x21
  407150:	bl	408804 <tigetstr@plt+0x61e4>
  407154:	ldr	x8, [x25, #32]
  407158:	adrp	x22, 40f000 <tigetstr@plt+0xc9e0>
  40715c:	add	x22, x22, #0x67e
  407160:	mov	x0, x25
  407164:	ldr	x3, [x8, #2416]
  407168:	mov	w1, wzr
  40716c:	mov	x2, x22
  407170:	bl	408804 <tigetstr@plt+0x61e4>
  407174:	ldr	x8, [x25, #32]
  407178:	adrp	x23, 40f000 <tigetstr@plt+0xc9e0>
  40717c:	add	x23, x23, #0x6a3
  407180:	mov	x0, x25
  407184:	ldr	x3, [x8, #2424]
  407188:	mov	w1, wzr
  40718c:	mov	x2, x23
  407190:	bl	408804 <tigetstr@plt+0x61e4>
  407194:	ldr	x8, [x25, #32]
  407198:	mov	w1, #0x1                   	// #1
  40719c:	mov	x0, x25
  4071a0:	mov	x2, x20
  4071a4:	ldr	x3, [x8, #2872]
  4071a8:	bl	408804 <tigetstr@plt+0x61e4>
  4071ac:	ldr	x8, [x25, #32]
  4071b0:	mov	w1, #0x1                   	// #1
  4071b4:	mov	x0, x25
  4071b8:	mov	x2, x21
  4071bc:	ldr	x3, [x8, #2880]
  4071c0:	bl	408804 <tigetstr@plt+0x61e4>
  4071c4:	ldr	x8, [x25, #32]
  4071c8:	mov	w1, #0x1                   	// #1
  4071cc:	mov	x0, x25
  4071d0:	mov	x2, x22
  4071d4:	ldr	x3, [x8, #2416]
  4071d8:	bl	408804 <tigetstr@plt+0x61e4>
  4071dc:	ldr	x8, [x25, #32]
  4071e0:	mov	w1, #0x1                   	// #1
  4071e4:	mov	x0, x25
  4071e8:	mov	x2, x23
  4071ec:	ldr	x3, [x8, #2424]
  4071f0:	bl	408804 <tigetstr@plt+0x61e4>
  4071f4:	ldr	x8, [x25, #32]
  4071f8:	mov	w1, #0x2                   	// #2
  4071fc:	mov	x0, x25
  407200:	mov	x2, x20
  407204:	ldr	x3, [x8, #2872]
  407208:	bl	408804 <tigetstr@plt+0x61e4>
  40720c:	ldr	x8, [x25, #32]
  407210:	mov	w1, #0x2                   	// #2
  407214:	mov	x0, x25
  407218:	mov	x2, x21
  40721c:	ldr	x3, [x8, #2880]
  407220:	bl	408804 <tigetstr@plt+0x61e4>
  407224:	ldr	x8, [x25, #32]
  407228:	mov	w1, #0x2                   	// #2
  40722c:	mov	x0, x25
  407230:	mov	x2, x22
  407234:	ldr	x3, [x8, #2416]
  407238:	bl	408804 <tigetstr@plt+0x61e4>
  40723c:	ldr	x8, [x25, #32]
  407240:	mov	w1, #0x2                   	// #2
  407244:	mov	x0, x25
  407248:	mov	x2, x23
  40724c:	ldr	x3, [x8, #2424]
  407250:	bl	408804 <tigetstr@plt+0x61e4>
  407254:	ldr	x8, [x25, #32]
  407258:	mov	w1, #0x3                   	// #3
  40725c:	mov	x0, x25
  407260:	mov	x2, x20
  407264:	ldr	x3, [x8, #2872]
  407268:	bl	408804 <tigetstr@plt+0x61e4>
  40726c:	ldr	x8, [x25, #32]
  407270:	mov	w1, #0x3                   	// #3
  407274:	mov	x0, x25
  407278:	mov	x2, x21
  40727c:	ldr	x3, [x8, #2880]
  407280:	bl	408804 <tigetstr@plt+0x61e4>
  407284:	ldr	x8, [x25, #32]
  407288:	mov	w1, #0x3                   	// #3
  40728c:	mov	x0, x25
  407290:	mov	x2, x22
  407294:	ldr	x3, [x8, #2416]
  407298:	bl	408804 <tigetstr@plt+0x61e4>
  40729c:	ldr	x8, [x25, #32]
  4072a0:	mov	w1, #0x3                   	// #3
  4072a4:	mov	x0, x25
  4072a8:	mov	x2, x23
  4072ac:	ldr	x3, [x8, #2424]
  4072b0:	bl	408804 <tigetstr@plt+0x61e4>
  4072b4:	ldr	x8, [x25, #32]
  4072b8:	mov	w1, #0x4                   	// #4
  4072bc:	mov	x0, x25
  4072c0:	mov	x2, x20
  4072c4:	ldr	x3, [x8, #2872]
  4072c8:	bl	408804 <tigetstr@plt+0x61e4>
  4072cc:	ldr	x8, [x25, #32]
  4072d0:	mov	w1, #0x4                   	// #4
  4072d4:	mov	x0, x25
  4072d8:	mov	x2, x21
  4072dc:	ldr	x3, [x8, #2880]
  4072e0:	bl	408804 <tigetstr@plt+0x61e4>
  4072e4:	ldr	x8, [x25, #32]
  4072e8:	mov	w1, #0x4                   	// #4
  4072ec:	mov	x0, x25
  4072f0:	mov	x2, x22
  4072f4:	ldr	x3, [x8, #2416]
  4072f8:	bl	408804 <tigetstr@plt+0x61e4>
  4072fc:	ldr	x8, [x25, #32]
  407300:	mov	w1, #0x4                   	// #4
  407304:	mov	x0, x25
  407308:	mov	x2, x23
  40730c:	ldr	x3, [x8, #2424]
  407310:	bl	408804 <tigetstr@plt+0x61e4>
  407314:	ldr	x8, [x25, #32]
  407318:	mov	w1, #0x5                   	// #5
  40731c:	mov	x0, x25
  407320:	mov	x2, x20
  407324:	ldr	x3, [x8, #2872]
  407328:	bl	408804 <tigetstr@plt+0x61e4>
  40732c:	ldr	x8, [x25, #32]
  407330:	mov	w1, #0x5                   	// #5
  407334:	mov	x0, x25
  407338:	mov	x2, x21
  40733c:	ldr	x3, [x8, #2880]
  407340:	bl	408804 <tigetstr@plt+0x61e4>
  407344:	ldr	x8, [x25, #32]
  407348:	mov	w1, #0x5                   	// #5
  40734c:	mov	x0, x25
  407350:	mov	x2, x22
  407354:	ldr	x3, [x8, #2416]
  407358:	bl	408804 <tigetstr@plt+0x61e4>
  40735c:	ldr	x8, [x25, #32]
  407360:	mov	w1, #0x5                   	// #5
  407364:	mov	x0, x25
  407368:	mov	x2, x23
  40736c:	ldr	x3, [x8, #2424]
  407370:	bl	408804 <tigetstr@plt+0x61e4>
  407374:	ldr	x8, [x25, #32]
  407378:	mov	w1, #0x6                   	// #6
  40737c:	mov	x0, x25
  407380:	mov	x2, x20
  407384:	ldr	x3, [x8, #2872]
  407388:	bl	408804 <tigetstr@plt+0x61e4>
  40738c:	ldr	x8, [x25, #32]
  407390:	mov	w1, #0x6                   	// #6
  407394:	mov	x0, x25
  407398:	mov	x2, x21
  40739c:	ldr	x3, [x8, #2880]
  4073a0:	bl	408804 <tigetstr@plt+0x61e4>
  4073a4:	ldr	x8, [x25, #32]
  4073a8:	mov	w1, #0x6                   	// #6
  4073ac:	mov	x0, x25
  4073b0:	mov	x2, x22
  4073b4:	ldr	x3, [x8, #2416]
  4073b8:	bl	408804 <tigetstr@plt+0x61e4>
  4073bc:	ldr	x8, [x25, #32]
  4073c0:	mov	w1, #0x6                   	// #6
  4073c4:	mov	x0, x25
  4073c8:	mov	x2, x23
  4073cc:	ldr	x3, [x8, #2424]
  4073d0:	bl	408804 <tigetstr@plt+0x61e4>
  4073d4:	ldr	x8, [x25, #32]
  4073d8:	mov	w1, #0x7                   	// #7
  4073dc:	mov	x0, x25
  4073e0:	mov	x2, x20
  4073e4:	ldr	x3, [x8, #2872]
  4073e8:	bl	408804 <tigetstr@plt+0x61e4>
  4073ec:	ldr	x8, [x25, #32]
  4073f0:	mov	w1, #0x7                   	// #7
  4073f4:	mov	x0, x25
  4073f8:	mov	x2, x21
  4073fc:	ldr	x3, [x8, #2880]
  407400:	bl	408804 <tigetstr@plt+0x61e4>
  407404:	ldr	x8, [x25, #32]
  407408:	mov	w1, #0x7                   	// #7
  40740c:	mov	x0, x25
  407410:	mov	x2, x22
  407414:	ldr	x3, [x8, #2416]
  407418:	bl	408804 <tigetstr@plt+0x61e4>
  40741c:	ldr	x8, [x25, #32]
  407420:	mov	w1, #0x7                   	// #7
  407424:	mov	x0, x25
  407428:	mov	x2, x23
  40742c:	ldr	x3, [x8, #2424]
  407430:	bl	408804 <tigetstr@plt+0x61e4>
  407434:	ldr	x8, [x25, #32]
  407438:	mov	w1, #0x8                   	// #8
  40743c:	mov	x0, x25
  407440:	mov	x2, x20
  407444:	ldr	x3, [x8, #2872]
  407448:	bl	408804 <tigetstr@plt+0x61e4>
  40744c:	ldr	x8, [x25, #32]
  407450:	mov	w1, #0x8                   	// #8
  407454:	mov	x0, x25
  407458:	mov	x2, x21
  40745c:	ldr	x3, [x8, #2880]
  407460:	bl	408804 <tigetstr@plt+0x61e4>
  407464:	ldr	x8, [x25, #32]
  407468:	mov	w1, #0x8                   	// #8
  40746c:	mov	x0, x25
  407470:	mov	x2, x22
  407474:	ldr	x3, [x8, #2416]
  407478:	bl	408804 <tigetstr@plt+0x61e4>
  40747c:	ldr	x8, [x25, #32]
  407480:	mov	w1, #0x8                   	// #8
  407484:	mov	x0, x25
  407488:	mov	x2, x23
  40748c:	ldr	x3, [x8, #2424]
  407490:	bl	408804 <tigetstr@plt+0x61e4>
  407494:	ldr	x8, [x25, #32]
  407498:	mov	w1, #0x9                   	// #9
  40749c:	mov	x0, x25
  4074a0:	mov	x2, x20
  4074a4:	ldr	x3, [x8, #2872]
  4074a8:	bl	408804 <tigetstr@plt+0x61e4>
  4074ac:	ldr	x8, [x25, #32]
  4074b0:	mov	w1, #0x9                   	// #9
  4074b4:	mov	x0, x25
  4074b8:	mov	x2, x21
  4074bc:	ldr	x3, [x8, #2880]
  4074c0:	bl	408804 <tigetstr@plt+0x61e4>
  4074c4:	ldr	x8, [x25, #32]
  4074c8:	mov	w1, #0x9                   	// #9
  4074cc:	mov	x0, x25
  4074d0:	mov	x2, x22
  4074d4:	ldr	x3, [x8, #2416]
  4074d8:	bl	408804 <tigetstr@plt+0x61e4>
  4074dc:	ldr	x8, [x25, #32]
  4074e0:	mov	w1, #0x9                   	// #9
  4074e4:	mov	x0, x25
  4074e8:	mov	x2, x23
  4074ec:	ldr	x3, [x8, #2424]
  4074f0:	bl	408804 <tigetstr@plt+0x61e4>
  4074f4:	ldr	x8, [x25, #32]
  4074f8:	ldr	x9, [x8, #248]
  4074fc:	add	x9, x9, #0x1
  407500:	cmp	x9, #0x1
  407504:	b.hi	407518 <tigetstr@plt+0x4ef8>  // b.pmore
  407508:	ldr	x9, [x8, #336]
  40750c:	add	x9, x9, #0x1
  407510:	cmp	x9, #0x2
  407514:	b.cc	407528 <tigetstr@plt+0x4f08>  // b.lo, b.ul, b.last
  407518:	ldr	x8, [x8, #416]
  40751c:	add	x8, x8, #0x1
  407520:	cmp	x8, #0x2
  407524:	b.cs	407564 <tigetstr@plt+0x4f44>  // b.hs, b.nlast
  407528:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40752c:	ldr	x8, [x8, #760]
  407530:	cbz	x8, 407544 <tigetstr@plt+0x4f24>
  407534:	ldr	w9, [sp, #28]
  407538:	mov	x0, x25
  40753c:	and	w1, w9, #0x1
  407540:	blr	x8
  407544:	add	sp, sp, #0x250
  407548:	ldp	x20, x19, [sp, #80]
  40754c:	ldp	x22, x21, [sp, #64]
  407550:	ldp	x24, x23, [sp, #48]
  407554:	ldp	x26, x25, [sp, #32]
  407558:	ldp	x28, x27, [sp, #16]
  40755c:	ldp	x29, x30, [sp], #96
  407560:	ret
  407564:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  407568:	add	x0, x0, #0xf3a
  40756c:	bl	402470 <_nc_warning@plt>
  407570:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  407574:	ldr	x8, [x8, #760]
  407578:	cbnz	x8, 407534 <tigetstr@plt+0x4f14>
  40757c:	b	407544 <tigetstr@plt+0x4f24>
  407580:	adrp	x4, 410000 <tigetstr@plt+0xd9e0>
  407584:	add	x4, x4, #0x32f
  407588:	mov	x1, xzr
  40758c:	mov	w2, wzr
  407590:	bl	4086a4 <tigetstr@plt+0x6084>
  407594:	bl	402310 <strdup@plt>
  407598:	ldr	w8, [x19]
  40759c:	mov	x20, x0
  4075a0:	cbnz	w8, 406e4c <tigetstr@plt+0x482c>
  4075a4:	b	406e58 <tigetstr@plt+0x4838>
  4075a8:	ldr	x25, [sp, #56]
  4075ac:	eor	w9, w12, #0x1
  4075b0:	orr	w8, w8, w9
  4075b4:	orr	w8, w11, w8
  4075b8:	tbnz	w8, #0, 406bcc <tigetstr@plt+0x45ac>
  4075bc:	mov	w1, #0x2b                  	// #43
  4075c0:	mov	x0, x20
  4075c4:	bl	402480 <strchr@plt>
  4075c8:	cbnz	x0, 406bcc <tigetstr@plt+0x45ac>
  4075cc:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4075d0:	add	x0, x0, #0x229
  4075d4:	b	407760 <tigetstr@plt+0x5140>
  4075d8:	mov	w19, #0x1                   	// #1
  4075dc:	ldr	x9, [x8, #80]
  4075e0:	add	x9, x9, #0x1
  4075e4:	cmp	x9, #0x2
  4075e8:	b.cc	406100 <tigetstr@plt+0x3ae0>  // b.lo, b.ul, b.last
  4075ec:	mov	w19, #0xa                   	// #10
  4075f0:	mov	w9, #0xa                   	// #10
  4075f4:	ldr	x10, [x8, #96]
  4075f8:	add	x10, x10, #0x1
  4075fc:	cmp	x10, #0x2
  407600:	b.cc	406114 <tigetstr@plt+0x3af4>  // b.lo, b.ul, b.last
  407604:	add	w19, w19, #0x1
  407608:	orr	w9, w9, #0x1
  40760c:	ldr	x10, [x8, #120]
  407610:	add	x10, x10, #0x1
  407614:	cmp	x10, #0x2
  407618:	b.cc	406124 <tigetstr@plt+0x3b04>  // b.lo, b.ul, b.last
  40761c:	mov	w19, #0xa                   	// #10
  407620:	mov	w9, #0xa                   	// #10
  407624:	ldr	x10, [x8, #144]
  407628:	add	x10, x10, #0x1
  40762c:	cmp	x10, #0x2
  407630:	b.cc	406134 <tigetstr@plt+0x3b14>  // b.lo, b.ul, b.last
  407634:	add	w19, w19, #0x1
  407638:	add	w9, w9, #0x1
  40763c:	ldr	x10, [x8, #1016]
  407640:	add	x10, x10, #0x1
  407644:	cmp	x10, #0x2
  407648:	b.cc	406144 <tigetstr@plt+0x3b24>  // b.lo, b.ul, b.last
  40764c:	add	w9, w9, #0x1
  407650:	ldr	x10, [x8, #88]
  407654:	add	x10, x10, #0x1
  407658:	cmp	x10, #0x2
  40765c:	b.cc	406154 <tigetstr@plt+0x3b34>  // b.lo, b.ul, b.last
  407660:	add	w19, w19, #0x1
  407664:	ldr	x10, [x8, #152]
  407668:	add	x10, x10, #0x1
  40766c:	cmp	x10, #0x2
  407670:	b.cc	406164 <tigetstr@plt+0x3b44>  // b.lo, b.ul, b.last
  407674:	add	w19, w19, #0x1
  407678:	ldr	x10, [x8, #112]
  40767c:	add	x10, x10, #0x1
  407680:	cmp	x10, #0x2
  407684:	b.cc	406174 <tigetstr@plt+0x3b54>  // b.lo, b.ul, b.last
  407688:	add	w9, w9, #0x1
  40768c:	ldr	x8, [x8, #136]
  407690:	add	x8, x8, #0x1
  407694:	cmp	x8, #0x2
  407698:	b.cc	406184 <tigetstr@plt+0x3b64>  // b.lo, b.ul, b.last
  40769c:	add	w9, w9, #0x1
  4076a0:	cmp	w19, #0x1
  4076a4:	b.gt	4076bc <tigetstr@plt+0x509c>
  4076a8:	cmp	w9, #0x1
  4076ac:	b.gt	4076bc <tigetstr@plt+0x509c>
  4076b0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4076b4:	add	x0, x0, #0x89d
  4076b8:	b	4076e0 <tigetstr@plt+0x50c0>
  4076bc:	cmp	w9, #0x1
  4076c0:	b.gt	4076d0 <tigetstr@plt+0x50b0>
  4076c4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4076c8:	add	x0, x0, #0x8be
  4076cc:	bl	402470 <_nc_warning@plt>
  4076d0:	cmp	w19, #0x1
  4076d4:	b.gt	405c4c <tigetstr@plt+0x362c>
  4076d8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4076dc:	add	x0, x0, #0x8e6
  4076e0:	bl	402470 <_nc_warning@plt>
  4076e4:	b	405c4c <tigetstr@plt+0x362c>
  4076e8:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4076ec:	add	x0, x0, #0x14e
  4076f0:	bl	402470 <_nc_warning@plt>
  4076f4:	cmp	w19, #0x1
  4076f8:	b.ne	407720 <tigetstr@plt+0x5100>  // b.any
  4076fc:	tbnz	w25, #0, 407740 <tigetstr@plt+0x5120>
  407700:	ldr	x8, [sp, #56]
  407704:	ldr	x8, [x8, #24]
  407708:	ldr	w8, [x8, #52]
  40770c:	cmp	w8, #0x1
  407710:	b.lt	407740 <tigetstr@plt+0x5120>  // b.tstop
  407714:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  407718:	add	x0, x0, #0x1c0
  40771c:	b	40773c <tigetstr@plt+0x511c>
  407720:	ldr	x8, [sp, #56]
  407724:	ldr	x8, [x8, #24]
  407728:	ldr	w8, [x8, #52]
  40772c:	cmp	w8, #0x1
  407730:	b.lt	407740 <tigetstr@plt+0x5120>  // b.tstop
  407734:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  407738:	add	x0, x0, #0x1a0
  40773c:	bl	402470 <_nc_warning@plt>
  407740:	ldr	x8, [x27]
  407744:	ldr	x25, [sp, #56]
  407748:	ldr	x8, [x8, #1080]
  40774c:	add	x8, x8, #0x1
  407750:	cmp	x8, #0x2
  407754:	b.cc	406bcc <tigetstr@plt+0x45ac>  // b.lo, b.ul, b.last
  407758:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  40775c:	add	x0, x0, #0x201
  407760:	bl	402470 <_nc_warning@plt>
  407764:	b	406bcc <tigetstr@plt+0x45ac>
  407768:	mov	x26, x27
  40776c:	ldrb	w27, [x23]
  407770:	cmp	w27, #0x1b
  407774:	b.ne	4077a0 <tigetstr@plt+0x5180>  // b.any
  407778:	ldrb	w8, [x23, #1]
  40777c:	cmp	w8, #0x4f
  407780:	b.ne	4077a0 <tigetstr@plt+0x5180>  // b.any
  407784:	add	x20, x23, #0x2
  407788:	mov	x0, x20
  40778c:	bl	402110 <strlen@plt>
  407790:	cmp	x0, #0x1
  407794:	b.ne	4077a0 <tigetstr@plt+0x5180>  // b.any
  407798:	ldrb	w8, [x20]
  40779c:	b	4077a4 <tigetstr@plt+0x5184>
  4077a0:	mov	w8, wzr
  4077a4:	strb	w8, [sp, #64]
  4077a8:	ldrb	w28, [x22]
  4077ac:	cmp	w28, #0x1b
  4077b0:	b.ne	4077dc <tigetstr@plt+0x51bc>  // b.any
  4077b4:	ldrb	w8, [x22, #1]
  4077b8:	cmp	w8, #0x4f
  4077bc:	b.ne	4077dc <tigetstr@plt+0x51bc>  // b.any
  4077c0:	add	x20, x22, #0x2
  4077c4:	mov	x0, x20
  4077c8:	bl	402110 <strlen@plt>
  4077cc:	cmp	x0, #0x1
  4077d0:	b.ne	4077dc <tigetstr@plt+0x51bc>  // b.any
  4077d4:	ldrb	w8, [x20]
  4077d8:	b	4077e0 <tigetstr@plt+0x51c0>
  4077dc:	mov	w8, wzr
  4077e0:	strb	w8, [sp, #65]
  4077e4:	ldrb	w8, [x19]
  4077e8:	cmp	w8, #0x1b
  4077ec:	str	w8, [sp, #32]
  4077f0:	b.ne	40781c <tigetstr@plt+0x51fc>  // b.any
  4077f4:	ldrb	w8, [x19, #1]
  4077f8:	cmp	w8, #0x4f
  4077fc:	b.ne	40781c <tigetstr@plt+0x51fc>  // b.any
  407800:	add	x20, x19, #0x2
  407804:	mov	x0, x20
  407808:	bl	402110 <strlen@plt>
  40780c:	cmp	x0, #0x1
  407810:	b.ne	40781c <tigetstr@plt+0x51fc>  // b.any
  407814:	ldrb	w8, [x20]
  407818:	b	407820 <tigetstr@plt+0x5200>
  40781c:	mov	w8, wzr
  407820:	strb	w8, [sp, #66]
  407824:	ldrb	w8, [x24]
  407828:	cmp	w8, #0x1b
  40782c:	str	w8, [sp, #48]
  407830:	b.ne	40785c <tigetstr@plt+0x523c>  // b.any
  407834:	ldrb	w8, [x24, #1]
  407838:	cmp	w8, #0x4f
  40783c:	b.ne	40785c <tigetstr@plt+0x523c>  // b.any
  407840:	add	x20, x24, #0x2
  407844:	mov	x0, x20
  407848:	bl	402110 <strlen@plt>
  40784c:	cmp	x0, #0x1
  407850:	b.ne	40785c <tigetstr@plt+0x523c>  // b.any
  407854:	ldrb	w8, [x20]
  407858:	b	407860 <tigetstr@plt+0x5240>
  40785c:	mov	w8, wzr
  407860:	strb	w8, [sp, #67]
  407864:	ldrb	w8, [x25]
  407868:	cmp	w8, #0x1b
  40786c:	str	w8, [sp, #40]
  407870:	b.ne	40789c <tigetstr@plt+0x527c>  // b.any
  407874:	ldrb	w8, [x25, #1]
  407878:	cmp	w8, #0x4f
  40787c:	b.ne	40789c <tigetstr@plt+0x527c>  // b.any
  407880:	add	x20, x25, #0x2
  407884:	mov	x0, x20
  407888:	bl	402110 <strlen@plt>
  40788c:	cmp	x0, #0x1
  407890:	b.ne	40789c <tigetstr@plt+0x527c>  // b.any
  407894:	ldrb	w8, [x20]
  407898:	b	4078a0 <tigetstr@plt+0x5280>
  40789c:	mov	w8, wzr
  4078a0:	strb	w8, [sp, #68]
  4078a4:	ldr	w8, [sp, #64]
  4078a8:	strb	wzr, [sp, #69]
  4078ac:	ldrh	w9, [sp, #68]
  4078b0:	mov	w10, #0x7371                	// #29553
  4078b4:	movk	w10, #0x7072, lsl #16
  4078b8:	eor	w8, w8, w10
  4078bc:	mov	w10, #0x6e                  	// #110
  4078c0:	eor	w9, w9, w10
  4078c4:	orr	w8, w8, w9
  4078c8:	cbz	w8, 407c2c <tigetstr@plt+0x560c>
  4078cc:	cmp	w27, #0x1b
  4078d0:	b.ne	407920 <tigetstr@plt+0x5300>  // b.any
  4078d4:	ldrb	w8, [x23, #1]
  4078d8:	cmp	w8, #0x4f
  4078dc:	b.ne	407920 <tigetstr@plt+0x5300>  // b.any
  4078e0:	add	x20, x23, #0x2
  4078e4:	mov	x0, x20
  4078e8:	bl	402110 <strlen@plt>
  4078ec:	cmp	x0, #0x1
  4078f0:	b.ne	407920 <tigetstr@plt+0x5300>  // b.any
  4078f4:	ldrb	w1, [x20]
  4078f8:	ldr	w23, [sp, #32]
  4078fc:	cbz	w1, 407924 <tigetstr@plt+0x5304>
  407900:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  407904:	add	x20, x20, #0xc98
  407908:	mov	w2, #0x13                  	// #19
  40790c:	mov	x0, x20
  407910:	bl	4024f0 <memchr@plt>
  407914:	cbz	x0, 407924 <tigetstr@plt+0x5304>
  407918:	sub	x27, x0, x20
  40791c:	b	407928 <tigetstr@plt+0x5308>
  407920:	ldr	w23, [sp, #32]
  407924:	mov	x27, #0xffffffffffffffff    	// #-1
  407928:	cmp	w28, #0x1b
  40792c:	b.ne	407978 <tigetstr@plt+0x5358>  // b.any
  407930:	ldrb	w8, [x22, #1]
  407934:	cmp	w8, #0x4f
  407938:	b.ne	407978 <tigetstr@plt+0x5358>  // b.any
  40793c:	add	x20, x22, #0x2
  407940:	mov	x0, x20
  407944:	bl	402110 <strlen@plt>
  407948:	cmp	x0, #0x1
  40794c:	b.ne	407978 <tigetstr@plt+0x5358>  // b.any
  407950:	ldrb	w1, [x20]
  407954:	cbz	w1, 407978 <tigetstr@plt+0x5358>
  407958:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  40795c:	add	x20, x20, #0xc98
  407960:	mov	w2, #0x13                  	// #19
  407964:	mov	x0, x20
  407968:	bl	4024f0 <memchr@plt>
  40796c:	cbz	x0, 407978 <tigetstr@plt+0x5358>
  407970:	sub	x22, x0, x20
  407974:	b	40797c <tigetstr@plt+0x535c>
  407978:	mov	x22, #0xffffffffffffffff    	// #-1
  40797c:	cmp	w23, #0x1b
  407980:	b.ne	4079d0 <tigetstr@plt+0x53b0>  // b.any
  407984:	ldrb	w8, [x19, #1]
  407988:	cmp	w8, #0x4f
  40798c:	b.ne	4079d0 <tigetstr@plt+0x53b0>  // b.any
  407990:	add	x20, x19, #0x2
  407994:	mov	x0, x20
  407998:	bl	402110 <strlen@plt>
  40799c:	cmp	x0, #0x1
  4079a0:	b.ne	4079d0 <tigetstr@plt+0x53b0>  // b.any
  4079a4:	ldrb	w1, [x20]
  4079a8:	ldr	w19, [sp, #40]
  4079ac:	cbz	w1, 4079d4 <tigetstr@plt+0x53b4>
  4079b0:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  4079b4:	add	x20, x20, #0xc98
  4079b8:	mov	w2, #0x13                  	// #19
  4079bc:	mov	x0, x20
  4079c0:	bl	4024f0 <memchr@plt>
  4079c4:	cbz	x0, 4079d4 <tigetstr@plt+0x53b4>
  4079c8:	sub	x23, x0, x20
  4079cc:	b	4079d8 <tigetstr@plt+0x53b8>
  4079d0:	ldr	w19, [sp, #40]
  4079d4:	mov	x23, #0xffffffffffffffff    	// #-1
  4079d8:	ldr	w8, [sp, #48]
  4079dc:	cmp	w8, #0x1b
  4079e0:	b.ne	407a2c <tigetstr@plt+0x540c>  // b.any
  4079e4:	ldrb	w8, [x24, #1]
  4079e8:	cmp	w8, #0x4f
  4079ec:	b.ne	407a2c <tigetstr@plt+0x540c>  // b.any
  4079f0:	add	x20, x24, #0x2
  4079f4:	mov	x0, x20
  4079f8:	bl	402110 <strlen@plt>
  4079fc:	cmp	x0, #0x1
  407a00:	b.ne	407a2c <tigetstr@plt+0x540c>  // b.any
  407a04:	ldrb	w1, [x20]
  407a08:	cbz	w1, 407a2c <tigetstr@plt+0x540c>
  407a0c:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  407a10:	add	x20, x20, #0xc98
  407a14:	mov	w2, #0x13                  	// #19
  407a18:	mov	x0, x20
  407a1c:	bl	4024f0 <memchr@plt>
  407a20:	cbz	x0, 407a2c <tigetstr@plt+0x540c>
  407a24:	sub	x24, x0, x20
  407a28:	b	407a30 <tigetstr@plt+0x5410>
  407a2c:	mov	x24, #0xffffffffffffffff    	// #-1
  407a30:	cmp	w19, #0x1b
  407a34:	b.ne	407a84 <tigetstr@plt+0x5464>  // b.any
  407a38:	ldrb	w8, [x25, #1]
  407a3c:	cmp	w8, #0x4f
  407a40:	b.ne	407a84 <tigetstr@plt+0x5464>  // b.any
  407a44:	add	x20, x25, #0x2
  407a48:	mov	x0, x20
  407a4c:	bl	402110 <strlen@plt>
  407a50:	cmp	x0, #0x1
  407a54:	b.ne	407a84 <tigetstr@plt+0x5464>  // b.any
  407a58:	ldrb	w1, [x20]
  407a5c:	ldr	x25, [sp, #56]
  407a60:	cbz	w1, 407a88 <tigetstr@plt+0x5468>
  407a64:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  407a68:	add	x20, x20, #0xc98
  407a6c:	mov	w2, #0x13                  	// #19
  407a70:	mov	x0, x20
  407a74:	bl	4024f0 <memchr@plt>
  407a78:	cbz	x0, 407a88 <tigetstr@plt+0x5468>
  407a7c:	sub	x20, x0, x20
  407a80:	b	407a8c <tigetstr@plt+0x546c>
  407a84:	ldr	x25, [sp, #56]
  407a88:	mov	x20, #0xffffffffffffffff    	// #-1
  407a8c:	orr	x8, x22, x27
  407a90:	orr	x8, x8, x23
  407a94:	orr	x8, x8, x24
  407a98:	orr	x8, x8, x20
  407a9c:	tbnz	x8, #63, 407c30 <tigetstr@plt+0x5610>
  407aa0:	cmp	x22, x27
  407aa4:	mov	w8, #0x2                   	// #2
  407aa8:	cset	w9, gt
  407aac:	csinc	w8, w8, wzr, gt
  407ab0:	cmp	x23, x22
  407ab4:	csel	w8, w9, w8, le
  407ab8:	cmp	x24, x23
  407abc:	cinc	w8, w8, gt
  407ac0:	cmp	x20, x24
  407ac4:	cinc	w8, w8, gt
  407ac8:	cmp	w8, #0x4
  407acc:	b.eq	4081f0 <tigetstr@plt+0x5bd0>  // b.none
  407ad0:	cmp	x27, #0x63
  407ad4:	strb	wzr, [sp, #320]
  407ad8:	b.gt	407c48 <tigetstr@plt+0x5628>
  407adc:	mov	x28, #0xffffffffffffffff    	// #-1
  407ae0:	mov	w19, #0x5                   	// #5
  407ae4:	mov	w21, #0x3                   	// #3
  407ae8:	mov	w25, #0x4                   	// #4
  407aec:	b	407b18 <tigetstr@plt+0x54f8>
  407af0:	add	x0, sp, #0x140
  407af4:	bl	402110 <strlen@plt>
  407af8:	add	x8, sp, #0x140
  407afc:	mov	w9, #0x6b20                	// #27424
  407b00:	add	x8, x8, x0
  407b04:	movk	w9, #0x3161, lsl #16
  407b08:	str	w9, [x8]
  407b0c:	strb	wzr, [x8, #4]
  407b10:	subs	w19, w19, #0x1
  407b14:	b.eq	4081dc <tigetstr@plt+0x5bbc>  // b.none
  407b18:	cmp	x27, x28
  407b1c:	mov	w9, #0x64                  	// #100
  407b20:	csetm	w8, le
  407b24:	csel	x9, x27, x9, gt
  407b28:	cmp	x22, x28
  407b2c:	cset	w10, gt
  407b30:	cmp	x22, x9
  407b34:	cset	w11, lt  // lt = tstop
  407b38:	tst	w10, w11
  407b3c:	csinc	w8, w8, wzr, eq  // eq = none
  407b40:	csel	x9, x22, x9, ne  // ne = any
  407b44:	cmp	x23, x28
  407b48:	cset	w10, gt
  407b4c:	cmp	x23, x9
  407b50:	cset	w11, lt  // lt = tstop
  407b54:	tst	w10, w11
  407b58:	mov	w10, #0x2                   	// #2
  407b5c:	csel	w8, w10, w8, ne  // ne = any
  407b60:	csel	x9, x23, x9, ne  // ne = any
  407b64:	cmp	x24, x28
  407b68:	cset	w10, gt
  407b6c:	cmp	x24, x9
  407b70:	cset	w11, lt  // lt = tstop
  407b74:	tst	w10, w11
  407b78:	csel	w8, w21, w8, ne  // ne = any
  407b7c:	csel	x9, x24, x9, ne  // ne = any
  407b80:	cmp	x20, x28
  407b84:	cset	w10, gt
  407b88:	cmp	x20, x9
  407b8c:	cset	w11, lt  // lt = tstop
  407b90:	tst	w10, w11
  407b94:	csel	w8, w25, w8, ne  // ne = any
  407b98:	csel	x28, x20, x9, ne  // ne = any
  407b9c:	cmp	w8, #0x4
  407ba0:	b.hi	407b10 <tigetstr@plt+0x54f0>  // b.pmore
  407ba4:	adrp	x11, 40d000 <tigetstr@plt+0xa9e0>
  407ba8:	add	x11, x11, #0xc2d
  407bac:	adr	x9, 407af0 <tigetstr@plt+0x54d0>
  407bb0:	ldrb	w10, [x11, x8]
  407bb4:	add	x9, x9, x10, lsl #2
  407bb8:	br	x9
  407bbc:	add	x0, sp, #0x140
  407bc0:	bl	402110 <strlen@plt>
  407bc4:	add	x8, sp, #0x140
  407bc8:	mov	w9, #0x6b20                	// #27424
  407bcc:	add	x8, x8, x0
  407bd0:	movk	w9, #0x3361, lsl #16
  407bd4:	b	407b08 <tigetstr@plt+0x54e8>
  407bd8:	add	x0, sp, #0x140
  407bdc:	bl	402110 <strlen@plt>
  407be0:	add	x8, sp, #0x140
  407be4:	mov	w9, #0x6b20                	// #27424
  407be8:	add	x8, x8, x0
  407bec:	movk	w9, #0x3262, lsl #16
  407bf0:	b	407b08 <tigetstr@plt+0x54e8>
  407bf4:	add	x0, sp, #0x140
  407bf8:	bl	402110 <strlen@plt>
  407bfc:	add	x8, sp, #0x140
  407c00:	mov	w9, #0x6b20                	// #27424
  407c04:	add	x8, x8, x0
  407c08:	movk	w9, #0x3163, lsl #16
  407c0c:	b	407b08 <tigetstr@plt+0x54e8>
  407c10:	add	x0, sp, #0x140
  407c14:	bl	402110 <strlen@plt>
  407c18:	add	x8, sp, #0x140
  407c1c:	mov	w9, #0x6b20                	// #27424
  407c20:	add	x8, x8, x0
  407c24:	movk	w9, #0x3363, lsl #16
  407c28:	b	407b08 <tigetstr@plt+0x54e8>
  407c2c:	ldr	x25, [sp, #56]
  407c30:	mov	x27, x26
  407c34:	ldr	x8, [x21, #2560]
  407c38:	add	x8, x8, #0x1
  407c3c:	cmp	x8, #0x2
  407c40:	b.cc	40636c <tigetstr@plt+0x3d4c>  // b.lo, b.ul, b.last
  407c44:	b	40634c <tigetstr@plt+0x3d2c>
  407c48:	cmp	x22, #0x64
  407c4c:	mov	w8, #0x64                  	// #100
  407c50:	mov	w25, #0x1                   	// #1
  407c54:	csel	x8, x22, x8, cc  // cc = lo, ul, last
  407c58:	cneg	w9, w25, cs  // cs = hs, nlast
  407c5c:	cmp	x23, x8
  407c60:	mov	w27, #0x2                   	// #2
  407c64:	csel	x8, x23, x8, cc  // cc = lo, ul, last
  407c68:	csel	w9, w27, w9, cc  // cc = lo, ul, last
  407c6c:	cmp	x24, x8
  407c70:	mov	w21, #0x3                   	// #3
  407c74:	csel	x10, x24, x8, cc  // cc = lo, ul, last
  407c78:	mov	w19, #0x4                   	// #4
  407c7c:	csel	w9, w21, w9, cc  // cc = lo, ul, last
  407c80:	cmp	x20, x10
  407c84:	csel	w8, w19, w9, cc  // cc = lo, ul, last
  407c88:	csel	x28, x20, x10, cc  // cc = lo, ul, last
  407c8c:	cmp	w8, #0x4
  407c90:	b.hi	407d3c <tigetstr@plt+0x571c>  // b.pmore
  407c94:	adrp	x9, 40d000 <tigetstr@plt+0xa9e0>
  407c98:	add	x9, x9, #0xc14
  407c9c:	adr	x10, 407cac <tigetstr@plt+0x568c>
  407ca0:	ldrb	w11, [x9, x8]
  407ca4:	add	x10, x10, x11, lsl #2
  407ca8:	br	x10
  407cac:	add	x0, sp, #0x140
  407cb0:	bl	402110 <strlen@plt>
  407cb4:	add	x8, sp, #0x140
  407cb8:	mov	w9, #0x6b20                	// #27424
  407cbc:	add	x8, x8, x0
  407cc0:	movk	w9, #0x3161, lsl #16
  407cc4:	b	407d34 <tigetstr@plt+0x5714>
  407cc8:	add	x0, sp, #0x140
  407ccc:	bl	402110 <strlen@plt>
  407cd0:	add	x8, sp, #0x140
  407cd4:	mov	w9, #0x6b20                	// #27424
  407cd8:	add	x8, x8, x0
  407cdc:	movk	w9, #0x3361, lsl #16
  407ce0:	b	407d34 <tigetstr@plt+0x5714>
  407ce4:	add	x0, sp, #0x140
  407ce8:	bl	402110 <strlen@plt>
  407cec:	add	x8, sp, #0x140
  407cf0:	mov	w9, #0x6b20                	// #27424
  407cf4:	add	x8, x8, x0
  407cf8:	movk	w9, #0x3262, lsl #16
  407cfc:	b	407d34 <tigetstr@plt+0x5714>
  407d00:	add	x0, sp, #0x140
  407d04:	bl	402110 <strlen@plt>
  407d08:	add	x8, sp, #0x140
  407d0c:	mov	w9, #0x6b20                	// #27424
  407d10:	add	x8, x8, x0
  407d14:	movk	w9, #0x3163, lsl #16
  407d18:	b	407d34 <tigetstr@plt+0x5714>
  407d1c:	add	x0, sp, #0x140
  407d20:	bl	402110 <strlen@plt>
  407d24:	add	x8, sp, #0x140
  407d28:	mov	w9, #0x6b20                	// #27424
  407d2c:	add	x8, x8, x0
  407d30:	movk	w9, #0x3363, lsl #16
  407d34:	str	w9, [x8]
  407d38:	strb	wzr, [x8, #4]
  407d3c:	cmp	x22, #0x64
  407d40:	cset	w9, lt  // lt = tstop
  407d44:	cmp	x22, x28
  407d48:	cset	w10, gt
  407d4c:	mov	w8, #0x64                  	// #100
  407d50:	tst	w10, w9
  407d54:	cneg	w9, w25, eq  // eq = none
  407d58:	csel	x8, x22, x8, ne  // ne = any
  407d5c:	cmp	x23, x28
  407d60:	cset	w10, gt
  407d64:	cmp	x23, x8
  407d68:	cset	w11, lt  // lt = tstop
  407d6c:	tst	w10, w11
  407d70:	csel	w9, w27, w9, ne  // ne = any
  407d74:	csel	x8, x23, x8, ne  // ne = any
  407d78:	cmp	x24, x28
  407d7c:	cset	w10, gt
  407d80:	cmp	x24, x8
  407d84:	cset	w11, lt  // lt = tstop
  407d88:	tst	w10, w11
  407d8c:	csel	w9, w21, w9, ne  // ne = any
  407d90:	csel	x10, x24, x8, ne  // ne = any
  407d94:	cmp	x20, x28
  407d98:	cset	w8, gt
  407d9c:	cmp	x20, x10
  407da0:	cset	w11, lt  // lt = tstop
  407da4:	tst	w8, w11
  407da8:	csel	w8, w19, w9, ne  // ne = any
  407dac:	csel	x25, x20, x10, ne  // ne = any
  407db0:	cmp	w8, #0x4
  407db4:	b.hi	407e60 <tigetstr@plt+0x5840>  // b.pmore
  407db8:	adrp	x9, 40d000 <tigetstr@plt+0xa9e0>
  407dbc:	add	x9, x9, #0xc19
  407dc0:	adr	x10, 407dd0 <tigetstr@plt+0x57b0>
  407dc4:	ldrb	w11, [x9, x8]
  407dc8:	add	x10, x10, x11, lsl #2
  407dcc:	br	x10
  407dd0:	add	x0, sp, #0x140
  407dd4:	add	x19, sp, #0x140
  407dd8:	bl	402110 <strlen@plt>
  407ddc:	mov	w9, #0x6b20                	// #27424
  407de0:	add	x8, x19, x0
  407de4:	movk	w9, #0x3161, lsl #16
  407de8:	b	407e58 <tigetstr@plt+0x5838>
  407dec:	add	x0, sp, #0x140
  407df0:	add	x19, sp, #0x140
  407df4:	bl	402110 <strlen@plt>
  407df8:	mov	w9, #0x6b20                	// #27424
  407dfc:	add	x8, x19, x0
  407e00:	movk	w9, #0x3361, lsl #16
  407e04:	b	407e58 <tigetstr@plt+0x5838>
  407e08:	add	x0, sp, #0x140
  407e0c:	add	x19, sp, #0x140
  407e10:	bl	402110 <strlen@plt>
  407e14:	mov	w9, #0x6b20                	// #27424
  407e18:	add	x8, x19, x0
  407e1c:	movk	w9, #0x3262, lsl #16
  407e20:	b	407e58 <tigetstr@plt+0x5838>
  407e24:	add	x0, sp, #0x140
  407e28:	add	x19, sp, #0x140
  407e2c:	bl	402110 <strlen@plt>
  407e30:	mov	w9, #0x6b20                	// #27424
  407e34:	add	x8, x19, x0
  407e38:	movk	w9, #0x3163, lsl #16
  407e3c:	b	407e58 <tigetstr@plt+0x5838>
  407e40:	add	x0, sp, #0x140
  407e44:	add	x19, sp, #0x140
  407e48:	bl	402110 <strlen@plt>
  407e4c:	mov	w9, #0x6b20                	// #27424
  407e50:	add	x8, x19, x0
  407e54:	movk	w9, #0x3363, lsl #16
  407e58:	str	w9, [x8]
  407e5c:	strb	wzr, [x8, #4]
  407e60:	cmp	x22, #0x64
  407e64:	cset	w9, lt  // lt = tstop
  407e68:	cmp	x22, x25
  407e6c:	cset	w10, gt
  407e70:	mov	w19, #0x1                   	// #1
  407e74:	mov	w8, #0x64                  	// #100
  407e78:	tst	w10, w9
  407e7c:	cneg	w9, w19, eq  // eq = none
  407e80:	csel	x8, x22, x8, ne  // ne = any
  407e84:	cmp	x23, x25
  407e88:	cset	w10, gt
  407e8c:	cmp	x23, x8
  407e90:	cset	w11, lt  // lt = tstop
  407e94:	mov	w21, #0x2                   	// #2
  407e98:	tst	w10, w11
  407e9c:	csel	w9, w21, w9, ne  // ne = any
  407ea0:	csel	x8, x23, x8, ne  // ne = any
  407ea4:	cmp	x24, x25
  407ea8:	cset	w10, gt
  407eac:	cmp	x24, x8
  407eb0:	cset	w11, lt  // lt = tstop
  407eb4:	tst	w10, w11
  407eb8:	mov	w27, #0x3                   	// #3
  407ebc:	csel	w9, w27, w9, ne  // ne = any
  407ec0:	csel	x10, x24, x8, ne  // ne = any
  407ec4:	cmp	x20, x25
  407ec8:	cset	w8, gt
  407ecc:	cmp	x20, x10
  407ed0:	cset	w11, lt  // lt = tstop
  407ed4:	tst	w8, w11
  407ed8:	mov	w25, #0x4                   	// #4
  407edc:	csel	w8, w25, w9, ne  // ne = any
  407ee0:	csel	x28, x20, x10, ne  // ne = any
  407ee4:	cmp	w8, #0x4
  407ee8:	b.hi	407f94 <tigetstr@plt+0x5974>  // b.pmore
  407eec:	adrp	x9, 40d000 <tigetstr@plt+0xa9e0>
  407ef0:	add	x9, x9, #0xc1e
  407ef4:	adr	x10, 407f04 <tigetstr@plt+0x58e4>
  407ef8:	ldrb	w11, [x9, x8]
  407efc:	add	x10, x10, x11, lsl #2
  407f00:	br	x10
  407f04:	add	x0, sp, #0x140
  407f08:	bl	402110 <strlen@plt>
  407f0c:	add	x8, sp, #0x140
  407f10:	mov	w9, #0x6b20                	// #27424
  407f14:	add	x8, x8, x0
  407f18:	movk	w9, #0x3161, lsl #16
  407f1c:	b	407f8c <tigetstr@plt+0x596c>
  407f20:	add	x0, sp, #0x140
  407f24:	bl	402110 <strlen@plt>
  407f28:	add	x8, sp, #0x140
  407f2c:	mov	w9, #0x6b20                	// #27424
  407f30:	add	x8, x8, x0
  407f34:	movk	w9, #0x3361, lsl #16
  407f38:	b	407f8c <tigetstr@plt+0x596c>
  407f3c:	add	x0, sp, #0x140
  407f40:	bl	402110 <strlen@plt>
  407f44:	add	x8, sp, #0x140
  407f48:	mov	w9, #0x6b20                	// #27424
  407f4c:	add	x8, x8, x0
  407f50:	movk	w9, #0x3262, lsl #16
  407f54:	b	407f8c <tigetstr@plt+0x596c>
  407f58:	add	x0, sp, #0x140
  407f5c:	bl	402110 <strlen@plt>
  407f60:	add	x8, sp, #0x140
  407f64:	mov	w9, #0x6b20                	// #27424
  407f68:	add	x8, x8, x0
  407f6c:	movk	w9, #0x3163, lsl #16
  407f70:	b	407f8c <tigetstr@plt+0x596c>
  407f74:	add	x0, sp, #0x140
  407f78:	bl	402110 <strlen@plt>
  407f7c:	add	x8, sp, #0x140
  407f80:	mov	w9, #0x6b20                	// #27424
  407f84:	add	x8, x8, x0
  407f88:	movk	w9, #0x3363, lsl #16
  407f8c:	str	w9, [x8]
  407f90:	strb	wzr, [x8, #4]
  407f94:	cmp	x22, #0x64
  407f98:	cset	w9, lt  // lt = tstop
  407f9c:	cmp	x22, x28
  407fa0:	cset	w10, gt
  407fa4:	mov	w8, #0x64                  	// #100
  407fa8:	tst	w10, w9
  407fac:	cneg	w9, w19, eq  // eq = none
  407fb0:	csel	x8, x22, x8, ne  // ne = any
  407fb4:	cmp	x23, x28
  407fb8:	cset	w10, gt
  407fbc:	cmp	x23, x8
  407fc0:	cset	w11, lt  // lt = tstop
  407fc4:	tst	w10, w11
  407fc8:	csel	w9, w21, w9, ne  // ne = any
  407fcc:	csel	x8, x23, x8, ne  // ne = any
  407fd0:	cmp	x24, x28
  407fd4:	cset	w10, gt
  407fd8:	cmp	x24, x8
  407fdc:	cset	w11, lt  // lt = tstop
  407fe0:	tst	w10, w11
  407fe4:	csel	w9, w27, w9, ne  // ne = any
  407fe8:	csel	x10, x24, x8, ne  // ne = any
  407fec:	cmp	x20, x28
  407ff0:	cset	w8, gt
  407ff4:	cmp	x20, x10
  407ff8:	cset	w11, lt  // lt = tstop
  407ffc:	tst	w8, w11
  408000:	csel	w8, w25, w9, ne  // ne = any
  408004:	csel	x19, x20, x10, ne  // ne = any
  408008:	cmp	w8, #0x4
  40800c:	b.hi	4080b8 <tigetstr@plt+0x5a98>  // b.pmore
  408010:	adrp	x9, 40d000 <tigetstr@plt+0xa9e0>
  408014:	add	x9, x9, #0xc23
  408018:	adr	x10, 408028 <tigetstr@plt+0x5a08>
  40801c:	ldrb	w11, [x9, x8]
  408020:	add	x10, x10, x11, lsl #2
  408024:	br	x10
  408028:	add	x0, sp, #0x140
  40802c:	add	x21, sp, #0x140
  408030:	bl	402110 <strlen@plt>
  408034:	mov	w9, #0x6b20                	// #27424
  408038:	add	x8, x21, x0
  40803c:	movk	w9, #0x3161, lsl #16
  408040:	b	4080b0 <tigetstr@plt+0x5a90>
  408044:	add	x0, sp, #0x140
  408048:	add	x21, sp, #0x140
  40804c:	bl	402110 <strlen@plt>
  408050:	mov	w9, #0x6b20                	// #27424
  408054:	add	x8, x21, x0
  408058:	movk	w9, #0x3361, lsl #16
  40805c:	b	4080b0 <tigetstr@plt+0x5a90>
  408060:	add	x0, sp, #0x140
  408064:	add	x21, sp, #0x140
  408068:	bl	402110 <strlen@plt>
  40806c:	mov	w9, #0x6b20                	// #27424
  408070:	add	x8, x21, x0
  408074:	movk	w9, #0x3262, lsl #16
  408078:	b	4080b0 <tigetstr@plt+0x5a90>
  40807c:	add	x0, sp, #0x140
  408080:	add	x21, sp, #0x140
  408084:	bl	402110 <strlen@plt>
  408088:	mov	w9, #0x6b20                	// #27424
  40808c:	add	x8, x21, x0
  408090:	movk	w9, #0x3163, lsl #16
  408094:	b	4080b0 <tigetstr@plt+0x5a90>
  408098:	add	x0, sp, #0x140
  40809c:	add	x21, sp, #0x140
  4080a0:	bl	402110 <strlen@plt>
  4080a4:	mov	w9, #0x6b20                	// #27424
  4080a8:	add	x8, x21, x0
  4080ac:	movk	w9, #0x3363, lsl #16
  4080b0:	str	w9, [x8]
  4080b4:	strb	wzr, [x8, #4]
  4080b8:	cmp	x22, #0x64
  4080bc:	cset	w9, lt  // lt = tstop
  4080c0:	cmp	x22, x19
  4080c4:	cset	w10, gt
  4080c8:	mov	w8, #0x1                   	// #1
  4080cc:	tst	w10, w9
  4080d0:	mov	w9, #0x64                  	// #100
  4080d4:	cneg	w8, w8, eq  // eq = none
  4080d8:	csel	x9, x22, x9, ne  // ne = any
  4080dc:	cmp	x23, x19
  4080e0:	cset	w10, gt
  4080e4:	cmp	x23, x9
  4080e8:	cset	w11, lt  // lt = tstop
  4080ec:	tst	w10, w11
  4080f0:	mov	w10, #0x2                   	// #2
  4080f4:	csel	w8, w10, w8, ne  // ne = any
  4080f8:	csel	x9, x23, x9, ne  // ne = any
  4080fc:	cmp	x24, x19
  408100:	cset	w10, gt
  408104:	cmp	x24, x9
  408108:	cset	w12, lt  // lt = tstop
  40810c:	tst	w10, w12
  408110:	mov	w11, #0x3                   	// #3
  408114:	csel	x9, x24, x9, ne  // ne = any
  408118:	csel	w8, w11, w8, ne  // ne = any
  40811c:	cmp	x20, x9
  408120:	ccmp	x20, x19, #0x4, lt  // lt = tstop
  408124:	mov	w9, #0x4                   	// #4
  408128:	csel	w8, w9, w8, gt
  40812c:	cmp	w8, #0x4
  408130:	b.hi	4081dc <tigetstr@plt+0x5bbc>  // b.pmore
  408134:	adrp	x9, 40d000 <tigetstr@plt+0xa9e0>
  408138:	add	x9, x9, #0xc28
  40813c:	adr	x10, 40814c <tigetstr@plt+0x5b2c>
  408140:	ldrb	w11, [x9, x8]
  408144:	add	x10, x10, x11, lsl #2
  408148:	br	x10
  40814c:	add	x0, sp, #0x140
  408150:	add	x19, sp, #0x140
  408154:	bl	402110 <strlen@plt>
  408158:	mov	w9, #0x6b20                	// #27424
  40815c:	add	x8, x19, x0
  408160:	movk	w9, #0x3161, lsl #16
  408164:	b	4081d4 <tigetstr@plt+0x5bb4>
  408168:	add	x0, sp, #0x140
  40816c:	add	x19, sp, #0x140
  408170:	bl	402110 <strlen@plt>
  408174:	mov	w9, #0x6b20                	// #27424
  408178:	add	x8, x19, x0
  40817c:	movk	w9, #0x3361, lsl #16
  408180:	b	4081d4 <tigetstr@plt+0x5bb4>
  408184:	add	x0, sp, #0x140
  408188:	add	x19, sp, #0x140
  40818c:	bl	402110 <strlen@plt>
  408190:	mov	w9, #0x6b20                	// #27424
  408194:	add	x8, x19, x0
  408198:	movk	w9, #0x3262, lsl #16
  40819c:	b	4081d4 <tigetstr@plt+0x5bb4>
  4081a0:	add	x0, sp, #0x140
  4081a4:	add	x19, sp, #0x140
  4081a8:	bl	402110 <strlen@plt>
  4081ac:	mov	w9, #0x6b20                	// #27424
  4081b0:	add	x8, x19, x0
  4081b4:	movk	w9, #0x3163, lsl #16
  4081b8:	b	4081d4 <tigetstr@plt+0x5bb4>
  4081bc:	add	x0, sp, #0x140
  4081c0:	add	x19, sp, #0x140
  4081c4:	bl	402110 <strlen@plt>
  4081c8:	mov	w9, #0x6b20                	// #27424
  4081cc:	add	x8, x19, x0
  4081d0:	movk	w9, #0x3363, lsl #16
  4081d4:	str	w9, [x8]
  4081d8:	strb	wzr, [x8, #4]
  4081dc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4081e0:	add	x0, x0, #0xc40
  4081e4:	add	x1, sp, #0x140
  4081e8:	bl	402470 <_nc_warning@plt>
  4081ec:	ldr	x25, [sp, #56]
  4081f0:	mov	x27, x26
  4081f4:	b	406308 <tigetstr@plt+0x3ce8>
  4081f8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4081fc:	add	x0, x0, #0x5b
  408200:	bl	408364 <tigetstr@plt+0x5d44>
  408204:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408208:	add	x0, x0, #0xf79
  40820c:	bl	408364 <tigetstr@plt+0x5d44>
  408210:	sub	sp, sp, #0xb0
  408214:	stp	x20, x19, [sp, #160]
  408218:	mov	x20, x1
  40821c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408220:	add	x1, x1, #0xb3e
  408224:	stp	x29, x30, [sp, #128]
  408228:	str	x21, [sp, #144]
  40822c:	add	x29, sp, #0x80
  408230:	mov	x19, x0
  408234:	bl	402400 <strcmp@plt>
  408238:	cbz	w0, 4082a0 <tigetstr@plt+0x5c80>
  40823c:	mov	x2, sp
  408240:	mov	w0, wzr
  408244:	mov	x1, x19
  408248:	bl	4025d0 <__xstat@plt>
  40824c:	tbnz	w0, #31, 4082ec <tigetstr@plt+0x5ccc>
  408250:	ldr	w8, [sp, #16]
  408254:	and	w21, w8, #0xf000
  408258:	cmp	w21, #0x4, lsl #12
  40825c:	b.eq	4082d0 <tigetstr@plt+0x5cb0>  // b.none
  408260:	cmp	w21, #0x1, lsl #12
  408264:	b.eq	408278 <tigetstr@plt+0x5c58>  // b.none
  408268:	cmp	w21, #0x2, lsl #12
  40826c:	b.eq	408278 <tigetstr@plt+0x5c58>  // b.none
  408270:	cmp	w21, #0x8, lsl #12
  408274:	b.ne	4082d0 <tigetstr@plt+0x5cb0>  // b.any
  408278:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  40827c:	add	x1, x1, #0x303
  408280:	mov	x0, x19
  408284:	bl	402220 <fopen@plt>
  408288:	cbz	x0, 408334 <tigetstr@plt+0x5d14>
  40828c:	cmp	w21, #0x8, lsl #12
  408290:	b.eq	4082bc <tigetstr@plt+0x5c9c>  // b.none
  408294:	cbz	x20, 4082d0 <tigetstr@plt+0x5cb0>
  408298:	mov	x1, x19
  40829c:	b	4082b4 <tigetstr@plt+0x5c94>
  4082a0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4082a4:	ldr	x8, [x8, #3928]
  4082a8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4082ac:	add	x1, x1, #0xb40
  4082b0:	ldr	x0, [x8]
  4082b4:	mov	x2, x20
  4082b8:	bl	40844c <tigetstr@plt+0x5e2c>
  4082bc:	ldp	x20, x19, [sp, #160]
  4082c0:	ldr	x21, [sp, #144]
  4082c4:	ldp	x29, x30, [sp, #128]
  4082c8:	add	sp, sp, #0xb0
  4082cc:	ret
  4082d0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4082d4:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4082d8:	ldr	x8, [x8, #3856]
  4082dc:	ldr	x9, [x9, #3968]
  4082e0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4082e4:	add	x1, x1, #0xc2f
  4082e8:	b	40834c <tigetstr@plt+0x5d2c>
  4082ec:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4082f0:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4082f4:	ldr	x8, [x8, #3856]
  4082f8:	ldr	x9, [x9, #3968]
  4082fc:	ldr	x20, [x8]
  408300:	ldr	x21, [x9]
  408304:	bl	4025b0 <__errno_location@plt>
  408308:	ldr	w0, [x0]
  40830c:	bl	402320 <strerror@plt>
  408310:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408314:	mov	x4, x0
  408318:	add	x1, x1, #0xc24
  40831c:	mov	x0, x20
  408320:	mov	x2, x21
  408324:	mov	x3, x19
  408328:	bl	4025e0 <fprintf@plt>
  40832c:	mov	w0, #0x1                   	// #1
  408330:	bl	402140 <exit@plt>
  408334:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408338:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40833c:	ldr	x8, [x8, #3856]
  408340:	ldr	x9, [x9, #3968]
  408344:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408348:	add	x1, x1, #0xc45
  40834c:	ldr	x0, [x8]
  408350:	ldr	x2, [x9]
  408354:	mov	x3, x19
  408358:	bl	4025e0 <fprintf@plt>
  40835c:	mov	w0, #0x1                   	// #1
  408360:	bl	402140 <exit@plt>
  408364:	stp	x29, x30, [sp, #-16]!
  408368:	mov	x29, sp
  40836c:	bl	402160 <perror@plt>
  408370:	mov	w0, #0x1                   	// #1
  408374:	bl	402140 <exit@plt>
  408378:	mov	w0, wzr
  40837c:	ret
  408380:	sub	sp, sp, #0xb0
  408384:	stp	x29, x30, [sp, #128]
  408388:	str	x21, [sp, #144]
  40838c:	stp	x20, x19, [sp, #160]
  408390:	add	x29, sp, #0x80
  408394:	bl	402310 <strdup@plt>
  408398:	mov	x19, x0
  40839c:	mov	x2, sp
  4083a0:	mov	w0, wzr
  4083a4:	mov	x1, x19
  4083a8:	bl	4025d0 <__xstat@plt>
  4083ac:	tbnz	w0, #31, 4083d4 <tigetstr@plt+0x5db4>
  4083b0:	ldr	w8, [sp, #16]
  4083b4:	and	w8, w8, #0xf000
  4083b8:	cmp	w8, #0x4, lsl #12
  4083bc:	b.ne	408420 <tigetstr@plt+0x5e00>  // b.any
  4083c0:	mov	w1, #0x7                   	// #7
  4083c4:	mov	x0, x19
  4083c8:	bl	4023c0 <access@plt>
  4083cc:	cbnz	w0, 408420 <tigetstr@plt+0x5e00>
  4083d0:	b	40842c <tigetstr@plt+0x5e0c>
  4083d4:	mov	x0, x19
  4083d8:	bl	402120 <_nc_pathlast@plt>
  4083dc:	cbz	w0, 408420 <tigetstr@plt+0x5e00>
  4083e0:	mov	w20, w0
  4083e4:	ldrb	w21, [x19, x20]
  4083e8:	mov	x2, sp
  4083ec:	mov	w0, wzr
  4083f0:	mov	x1, x19
  4083f4:	strb	wzr, [x19, x20]
  4083f8:	bl	4025d0 <__xstat@plt>
  4083fc:	tbnz	w0, #31, 408420 <tigetstr@plt+0x5e00>
  408400:	ldr	w8, [sp, #16]
  408404:	and	w8, w8, #0xf000
  408408:	cmp	w8, #0x4, lsl #12
  40840c:	b.ne	408420 <tigetstr@plt+0x5e00>  // b.any
  408410:	mov	w1, #0x7                   	// #7
  408414:	mov	x0, x19
  408418:	bl	4023c0 <access@plt>
  40841c:	cbz	w0, 408444 <tigetstr@plt+0x5e24>
  408420:	mov	x0, x19
  408424:	bl	402440 <free@plt>
  408428:	mov	x19, xzr
  40842c:	mov	x0, x19
  408430:	ldp	x20, x19, [sp, #160]
  408434:	ldr	x21, [sp, #144]
  408438:	ldp	x29, x30, [sp, #128]
  40843c:	add	sp, sp, #0xb0
  408440:	ret
  408444:	strb	w21, [x19, x20]
  408448:	b	40842c <tigetstr@plt+0x5e0c>
  40844c:	stp	x29, x30, [sp, #-64]!
  408450:	stp	x28, x23, [sp, #16]
  408454:	stp	x22, x21, [sp, #32]
  408458:	stp	x20, x19, [sp, #48]
  40845c:	mov	x29, sp
  408460:	sub	sp, sp, #0x1, lsl #12
  408464:	cmp	x2, #0x0
  408468:	mov	x8, sp
  40846c:	csel	x19, x8, x2, eq  // eq = none
  408470:	cbz	x0, 408594 <tigetstr@plt+0x5f74>
  408474:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  408478:	add	x8, x8, #0xc16
  40847c:	ldr	x8, [x8]
  408480:	mov	w9, #0x5858                	// #22616
  408484:	mov	x21, x0
  408488:	movk	w9, #0x58, lsl #16
  40848c:	mov	w0, #0x3f                  	// #63
  408490:	mov	x20, x1
  408494:	str	w9, [x19, #8]
  408498:	str	x8, [x19]
  40849c:	bl	402590 <umask@plt>
  4084a0:	mov	w23, w0
  4084a4:	mov	x0, x19
  4084a8:	bl	402500 <mkstemp@plt>
  4084ac:	tbnz	w0, #31, 4085a0 <tigetstr@plt+0x5f80>
  4084b0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4084b4:	add	x1, x1, #0xc22
  4084b8:	bl	4022a0 <fdopen@plt>
  4084bc:	mov	x22, x0
  4084c0:	mov	w0, w23
  4084c4:	bl	402590 <umask@plt>
  4084c8:	cbz	x22, 4085a8 <tigetstr@plt+0x5f88>
  4084cc:	mov	x0, x21
  4084d0:	bl	4024a0 <clearerr@plt>
  4084d4:	mov	x0, x21
  4084d8:	bl	402280 <fgetc@plt>
  4084dc:	mov	w23, w0
  4084e0:	mov	x0, x21
  4084e4:	bl	4023d0 <feof@plt>
  4084e8:	cbnz	w0, 40850c <tigetstr@plt+0x5eec>
  4084ec:	mov	x0, x21
  4084f0:	bl	402610 <ferror@plt>
  4084f4:	cbnz	w0, 40855c <tigetstr@plt+0x5f3c>
  4084f8:	cbz	w23, 408564 <tigetstr@plt+0x5f44>
  4084fc:	mov	w0, w23
  408500:	mov	x1, x22
  408504:	bl	4021b0 <fputc@plt>
  408508:	b	4084d4 <tigetstr@plt+0x5eb4>
  40850c:	mov	x0, x21
  408510:	bl	402210 <fclose@plt>
  408514:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408518:	add	x1, x1, #0xc9b
  40851c:	mov	x0, x19
  408520:	bl	402220 <fopen@plt>
  408524:	mov	x20, x0
  408528:	mov	x0, x22
  40852c:	bl	402210 <fclose@plt>
  408530:	mov	x0, x19
  408534:	bl	402310 <strdup@plt>
  408538:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40853c:	str	x0, [x8, #776]
  408540:	mov	x0, x20
  408544:	add	sp, sp, #0x1, lsl #12
  408548:	ldp	x20, x19, [sp, #48]
  40854c:	ldp	x22, x21, [sp, #32]
  408550:	ldp	x28, x23, [sp, #16]
  408554:	ldp	x29, x30, [sp], #64
  408558:	ret
  40855c:	mov	x0, x20
  408560:	bl	408364 <tigetstr@plt+0x5d44>
  408564:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408568:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40856c:	ldr	x8, [x8, #3856]
  408570:	ldr	x9, [x9, #3968]
  408574:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408578:	add	x1, x1, #0xc80
  40857c:	ldr	x0, [x8]
  408580:	ldr	x2, [x9]
  408584:	mov	x3, x20
  408588:	bl	4025e0 <fprintf@plt>
  40858c:	mov	w0, #0x1                   	// #1
  408590:	bl	402140 <exit@plt>
  408594:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408598:	add	x0, x0, #0xc58
  40859c:	bl	408364 <tigetstr@plt+0x5d44>
  4085a0:	mov	w0, w23
  4085a4:	bl	402590 <umask@plt>
  4085a8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4085ac:	add	x0, x0, #0xc6c
  4085b0:	bl	408364 <tigetstr@plt+0x5d44>
  4085b4:	stp	x29, x30, [sp, #-32]!
  4085b8:	stp	x20, x19, [sp, #16]
  4085bc:	ldrb	w8, [x0]
  4085c0:	mov	x19, x0
  4085c4:	mov	w20, w1
  4085c8:	mov	x29, sp
  4085cc:	cmp	w8, #0x6b
  4085d0:	b.eq	4085e0 <tigetstr@plt+0x5fc0>  // b.none
  4085d4:	mov	x0, x19
  4085d8:	bl	402420 <_nc_find_user_entry@plt>
  4085dc:	cbnz	x0, 408634 <tigetstr@plt+0x6014>
  4085e0:	mov	w0, wzr
  4085e4:	bl	402530 <_nc_get_hash_table@plt>
  4085e8:	mov	x1, x0
  4085ec:	mov	x0, x19
  4085f0:	bl	402560 <_nc_find_entry@plt>
  4085f4:	cbz	x0, 408628 <tigetstr@plt+0x6008>
  4085f8:	ldrsw	x8, [x0, #8]
  4085fc:	tbnz	w8, #31, 408628 <tigetstr@plt+0x6008>
  408600:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408604:	cmp	w20, #0x2
  408608:	add	x9, x9, #0xcf8
  40860c:	b.hi	408658 <tigetstr@plt+0x6038>  // b.pmore
  408610:	ldr	x2, [x9, w20, sxtw #3]
  408614:	cmp	w8, #0x2
  408618:	b.ls	408668 <tigetstr@plt+0x6048>  // b.plast
  40861c:	adrp	x3, 40f000 <tigetstr@plt+0xc9e0>
  408620:	add	x3, x3, #0x4c9
  408624:	b	40866c <tigetstr@plt+0x604c>
  408628:	ldrb	w8, [x19]
  40862c:	cmp	w8, #0x6b
  408630:	b.ne	408640 <tigetstr@plt+0x6020>  // b.any
  408634:	ldp	x20, x19, [sp, #16]
  408638:	ldp	x29, x30, [sp], #32
  40863c:	ret
  408640:	cmp	w20, #0x2
  408644:	b.hi	408684 <tigetstr@plt+0x6064>  // b.pmore
  408648:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40864c:	add	x8, x8, #0xcf8
  408650:	ldr	x1, [x8, w20, sxtw #3]
  408654:	b	40868c <tigetstr@plt+0x606c>
  408658:	adrp	x2, 40f000 <tigetstr@plt+0xc9e0>
  40865c:	add	x2, x2, #0x4c9
  408660:	cmp	w8, #0x2
  408664:	b.hi	40861c <tigetstr@plt+0x5ffc>  // b.pmore
  408668:	ldr	x3, [x9, x8, lsl #3]
  40866c:	mov	x1, x19
  408670:	ldp	x20, x19, [sp, #16]
  408674:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408678:	add	x0, x0, #0x485
  40867c:	ldp	x29, x30, [sp], #32
  408680:	b	402470 <_nc_warning@plt>
  408684:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  408688:	add	x1, x1, #0x4c9
  40868c:	mov	x2, x19
  408690:	ldp	x20, x19, [sp, #16]
  408694:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408698:	add	x0, x0, #0x4ab
  40869c:	ldp	x29, x30, [sp], #32
  4086a0:	b	402470 <_nc_warning@plt>
  4086a4:	sub	sp, sp, #0x50
  4086a8:	cmp	w2, #0x1
  4086ac:	stp	x24, x23, [sp, #32]
  4086b0:	stp	x20, x19, [sp, #64]
  4086b4:	mov	w19, w2
  4086b8:	mov	x23, x1
  4086bc:	cset	w1, eq  // eq = none
  4086c0:	cmp	w2, #0x2
  4086c4:	cset	w2, eq  // eq = none
  4086c8:	cmp	w19, #0x3
  4086cc:	stp	x22, x21, [sp, #48]
  4086d0:	mov	x22, x3
  4086d4:	cset	w3, eq  // eq = none
  4086d8:	cmp	w19, #0x4
  4086dc:	mov	x20, x4
  4086e0:	cset	w4, eq  // eq = none
  4086e4:	cmp	w19, #0x5
  4086e8:	stp	x29, x30, [sp, #16]
  4086ec:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  4086f0:	cset	w5, eq  // eq = none
  4086f4:	cmp	w19, #0x6
  4086f8:	ldr	x24, [x24, #3992]
  4086fc:	cset	w6, eq  // eq = none
  408700:	cmp	w19, #0x7
  408704:	cset	w7, eq  // eq = none
  408708:	cmp	w19, #0x8
  40870c:	cset	w8, eq  // eq = none
  408710:	cmp	w19, #0x9
  408714:	cset	w9, eq  // eq = none
  408718:	add	x29, sp, #0x10
  40871c:	str	wzr, [x24]
  408720:	stp	x8, x9, [sp]
  408724:	bl	402240 <tparm@plt>
  408728:	mov	x21, x0
  40872c:	cbz	x0, 408758 <tigetstr@plt+0x6138>
  408730:	add	x8, x22, #0x1
  408734:	cmp	x8, #0x2
  408738:	b.cs	40877c <tigetstr@plt+0x615c>  // b.hs, b.nlast
  40873c:	mov	x0, x21
  408740:	mov	x1, x23
  408744:	bl	4024e0 <_nc_capcmp@plt>
  408748:	cbz	w0, 4087d0 <tigetstr@plt+0x61b0>
  40874c:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  408750:	add	x0, x0, #0x283
  408754:	b	40876c <tigetstr@plt+0x614c>
  408758:	add	x8, x22, #0x1
  40875c:	cmp	x8, #0x2
  408760:	b.cc	4087d0 <tigetstr@plt+0x61b0>  // b.lo, b.ul, b.last
  408764:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  408768:	add	x0, x0, #0x29f
  40876c:	mov	w1, w19
  408770:	mov	x2, x20
  408774:	bl	402470 <_nc_warning@plt>
  408778:	b	4087d0 <tigetstr@plt+0x61b0>
  40877c:	mov	w0, w19
  408780:	mov	x1, x21
  408784:	mov	x2, x22
  408788:	bl	409484 <tigetstr@plt+0x6e64>
  40878c:	tbnz	w0, #0, 4087d0 <tigetstr@plt+0x61b0>
  408790:	mov	w0, #0x1                   	// #1
  408794:	mov	x1, x22
  408798:	bl	402600 <_nc_visbuf2@plt>
  40879c:	mov	x22, x0
  4087a0:	mov	w0, #0x2                   	// #2
  4087a4:	mov	x1, x21
  4087a8:	bl	402600 <_nc_visbuf2@plt>
  4087ac:	mov	x6, x0
  4087b0:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4087b4:	add	x0, x0, #0x258
  4087b8:	mov	x1, x20
  4087bc:	mov	w2, w19
  4087c0:	mov	x3, x20
  4087c4:	mov	x4, x22
  4087c8:	mov	w5, w19
  4087cc:	bl	402470 <_nc_warning@plt>
  4087d0:	ldr	w8, [x24]
  4087d4:	cbz	w8, 4087e8 <tigetstr@plt+0x61c8>
  4087d8:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4087dc:	add	x0, x0, #0x2bf
  4087e0:	mov	w1, w19
  4087e4:	bl	402470 <_nc_warning@plt>
  4087e8:	mov	x0, x21
  4087ec:	ldp	x20, x19, [sp, #64]
  4087f0:	ldp	x22, x21, [sp, #48]
  4087f4:	ldp	x24, x23, [sp, #32]
  4087f8:	ldp	x29, x30, [sp, #16]
  4087fc:	add	sp, sp, #0x50
  408800:	ret
  408804:	stp	x29, x30, [sp, #-96]!
  408808:	add	x8, x3, #0x1
  40880c:	cmp	x8, #0x2
  408810:	str	x27, [sp, #16]
  408814:	stp	x26, x25, [sp, #32]
  408818:	stp	x24, x23, [sp, #48]
  40881c:	stp	x22, x21, [sp, #64]
  408820:	stp	x20, x19, [sp, #80]
  408824:	mov	x29, sp
  408828:	b.cc	40886c <tigetstr@plt+0x624c>  // b.lo, b.ul, b.last
  40882c:	sub	w8, w1, #0x1
  408830:	mov	w9, #0x1                   	// #1
  408834:	mov	x19, x2
  408838:	mov	w20, w1
  40883c:	mov	x21, x0
  408840:	lsl	w8, w9, w8
  408844:	cmp	w1, #0x0
  408848:	mov	x0, x3
  40884c:	mov	w1, wzr
  408850:	mov	w2, wzr
  408854:	mov	x23, x3
  408858:	csel	w24, wzr, w8, eq  // eq = none
  40885c:	bl	4021d0 <tgoto@plt>
  408860:	add	x8, x0, #0x1
  408864:	cmp	x8, #0x2
  408868:	b.cs	408888 <tigetstr@plt+0x6268>  // b.hs, b.nlast
  40886c:	ldp	x20, x19, [sp, #80]
  408870:	ldp	x22, x21, [sp, #64]
  408874:	ldp	x24, x23, [sp, #48]
  408878:	ldp	x26, x25, [sp, #32]
  40887c:	ldr	x27, [sp, #16]
  408880:	ldp	x29, x30, [sp], #96
  408884:	ret
  408888:	ldrb	w25, [x0]
  40888c:	mov	x22, x0
  408890:	cmp	w25, #0x9a
  408894:	b.eq	4088b4 <tigetstr@plt+0x6294>  // b.none
  408898:	cmp	w25, #0x1b
  40889c:	b.ne	40886c <tigetstr@plt+0x624c>  // b.any
  4088a0:	ldrb	w8, [x22, #1]
  4088a4:	cmp	w8, #0x5b
  4088a8:	b.ne	40886c <tigetstr@plt+0x624c>  // b.any
  4088ac:	mov	w27, #0x2                   	// #2
  4088b0:	b	4088b8 <tigetstr@plt+0x6298>
  4088b4:	mov	w27, #0x1                   	// #1
  4088b8:	ldrb	w26, [x22, x27]
  4088bc:	cbz	w26, 408908 <tigetstr@plt+0x62e8>
  4088c0:	bl	402410 <__ctype_b_loc@plt>
  4088c4:	ldr	x9, [x0]
  4088c8:	add	x8, x27, x22
  4088cc:	add	x8, x8, #0x1
  4088d0:	b	4088dc <tigetstr@plt+0x62bc>
  4088d4:	ldrb	w26, [x8], #1
  4088d8:	cbz	w26, 408908 <tigetstr@plt+0x62e8>
  4088dc:	and	w10, w26, #0xff
  4088e0:	cmp	w10, #0x3b
  4088e4:	b.eq	4088d4 <tigetstr@plt+0x62b4>  // b.none
  4088e8:	and	x10, x26, #0xff
  4088ec:	ldrh	w10, [x9, x10, lsl #1]
  4088f0:	tbnz	w10, #11, 4088d4 <tigetstr@plt+0x62b4>
  4088f4:	and	w9, w26, #0xff
  4088f8:	cmp	w9, #0x6d
  4088fc:	b.ne	40886c <tigetstr@plt+0x624c>  // b.any
  408900:	ldrb	w8, [x8]
  408904:	cbnz	w8, 40886c <tigetstr@plt+0x624c>
  408908:	ldr	x8, [x21, #32]
  40890c:	ldr	x9, [x8, #2872]
  408910:	cmp	x9, x23
  408914:	b.eq	408940 <tigetstr@plt+0x6320>  // b.none
  408918:	ldr	x9, [x8, #2880]
  40891c:	cmp	x9, x23
  408920:	b.eq	408940 <tigetstr@plt+0x6320>  // b.none
  408924:	ldr	x9, [x8, #2416]
  408928:	cmp	x9, x23
  40892c:	b.eq	408940 <tigetstr@plt+0x6320>  // b.none
  408930:	ldr	x8, [x8, #2424]
  408934:	cmp	x8, x23
  408938:	cset	w23, eq  // eq = none
  40893c:	b	408944 <tigetstr@plt+0x6324>
  408940:	mov	w23, #0x1                   	// #1
  408944:	cbz	w25, 40886c <tigetstr@plt+0x624c>
  408948:	bl	402410 <__ctype_b_loc@plt>
  40894c:	ldr	x8, [x0]
  408950:	mov	w13, wzr
  408954:	mov	w9, wzr
  408958:	mov	w14, wzr
  40895c:	add	x11, x22, #0x1
  408960:	mov	w12, #0xa                   	// #10
  408964:	tbz	w23, #0, 408a00 <tigetstr@plt+0x63e0>
  408968:	b	40898c <tigetstr@plt+0x636c>
  40896c:	madd	w10, w14, w12, w25
  408970:	sub	w10, w10, #0x30
  408974:	add	w9, w9, #0x1
  408978:	mov	w15, w13
  40897c:	ldrb	w25, [x11], #1
  408980:	mov	w13, w15
  408984:	mov	w14, w10
  408988:	cbz	w25, 408a40 <tigetstr@plt+0x6420>
  40898c:	and	x10, x25, #0xff
  408990:	ldrh	w10, [x8, x10, lsl #1]
  408994:	tbnz	w10, #11, 40896c <tigetstr@plt+0x634c>
  408998:	mov	w10, wzr
  40899c:	cbz	w9, 408978 <tigetstr@plt+0x6358>
  4089a0:	cmp	w14, #0x26
  4089a4:	mov	w15, #0x2                   	// #2
  4089a8:	b.eq	4089d8 <tigetstr@plt+0x63b8>  // b.none
  4089ac:	cmp	w14, #0x30
  4089b0:	mov	w9, w10
  4089b4:	b.eq	40897c <tigetstr@plt+0x635c>  // b.none
  4089b8:	mov	w10, wzr
  4089bc:	cmp	w14, w20
  4089c0:	sub	w15, w13, #0x1
  4089c4:	b.ne	4089d8 <tigetstr@plt+0x63b8>  // b.any
  4089c8:	cmp	w13, #0x1
  4089cc:	mov	w9, w10
  4089d0:	b.ge	40897c <tigetstr@plt+0x635c>  // b.tcont
  4089d4:	b	408a38 <tigetstr@plt+0x6418>
  4089d8:	mov	w9, w10
  4089dc:	b	40897c <tigetstr@plt+0x635c>
  4089e0:	madd	w10, w14, w12, w25
  4089e4:	sub	w10, w10, #0x30
  4089e8:	add	w9, w9, #0x1
  4089ec:	mov	w14, w13
  4089f0:	ldrb	w25, [x11], #1
  4089f4:	mov	w13, w14
  4089f8:	mov	w14, w10
  4089fc:	cbz	w25, 408a40 <tigetstr@plt+0x6420>
  408a00:	and	x10, x25, #0xff
  408a04:	ldrh	w10, [x8, x10, lsl #1]
  408a08:	tbnz	w10, #11, 4089e0 <tigetstr@plt+0x63c0>
  408a0c:	mov	w10, wzr
  408a10:	cbz	w9, 4089ec <tigetstr@plt+0x63cc>
  408a14:	cmp	w14, w20
  408a18:	sub	w14, w13, #0x1
  408a1c:	b.ne	408a30 <tigetstr@plt+0x6410>  // b.any
  408a20:	cmp	w13, #0x1
  408a24:	mov	w9, w10
  408a28:	b.ge	4089f0 <tigetstr@plt+0x63d0>  // b.tcont
  408a2c:	b	408a38 <tigetstr@plt+0x6418>
  408a30:	mov	w9, w10
  408a34:	b	4089f0 <tigetstr@plt+0x63d0>
  408a38:	mov	w9, #0x1                   	// #1
  408a3c:	mov	w10, w20
  408a40:	cmp	w10, w20
  408a44:	b.ne	40886c <tigetstr@plt+0x624c>  // b.any
  408a48:	cbz	w9, 40886c <tigetstr@plt+0x624c>
  408a4c:	cbz	w20, 408a64 <tigetstr@plt+0x6444>
  408a50:	ldr	x8, [x21, #24]
  408a54:	ldr	w8, [x8, #60]
  408a58:	tbnz	w8, #31, 408a64 <tigetstr@plt+0x6444>
  408a5c:	and	w8, w8, w24
  408a60:	cbnz	w8, 40886c <tigetstr@plt+0x624c>
  408a64:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  408a68:	add	x8, x8, #0x614
  408a6c:	mov	w9, #0xb                   	// #11
  408a70:	smaddl	x1, w20, w9, x8
  408a74:	mov	x2, x19
  408a78:	ldp	x20, x19, [sp, #80]
  408a7c:	ldp	x22, x21, [sp, #64]
  408a80:	ldp	x24, x23, [sp, #48]
  408a84:	ldp	x26, x25, [sp, #32]
  408a88:	ldr	x27, [sp, #16]
  408a8c:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  408a90:	add	x0, x0, #0x343
  408a94:	ldp	x29, x30, [sp], #96
  408a98:	b	402470 <_nc_warning@plt>
  408a9c:	sub	sp, sp, #0x1b0
  408aa0:	stp	x22, x21, [sp, #400]
  408aa4:	add	x8, sp, #0x14
  408aa8:	adrp	x22, 40f000 <tigetstr@plt+0xc9e0>
  408aac:	stp	x24, x23, [sp, #384]
  408ab0:	mov	w21, w2
  408ab4:	orr	x23, x8, #0x1
  408ab8:	add	x22, x22, #0x47a
  408abc:	stp	x28, x25, [sp, #368]
  408ac0:	stp	x20, x19, [sp, #416]
  408ac4:	mov	x19, x1
  408ac8:	mov	x20, x0
  408acc:	add	x24, sp, #0x70
  408ad0:	sxtw	x25, w21
  408ad4:	mov	x0, x23
  408ad8:	mov	x1, x22
  408adc:	stp	x29, x30, [sp, #352]
  408ae0:	add	x29, sp, #0x160
  408ae4:	strb	wzr, [sp, #20]
  408ae8:	str	x25, [x24, #160]
  408aec:	bl	402180 <sprintf@plt>
  408af0:	mov	x0, x23
  408af4:	str	x23, [x24, #80]
  408af8:	bl	402110 <strlen@plt>
  408afc:	add	x8, x0, x23
  408b00:	add	x23, x8, #0x1
  408b04:	mov	x0, x23
  408b08:	mov	x1, x22
  408b0c:	mov	w2, w21
  408b10:	str	x25, [x24, #168]
  408b14:	bl	402180 <sprintf@plt>
  408b18:	mov	x0, x23
  408b1c:	str	x23, [x24, #88]
  408b20:	bl	402110 <strlen@plt>
  408b24:	add	x8, x0, x23
  408b28:	add	x23, x8, #0x1
  408b2c:	mov	x0, x23
  408b30:	mov	x1, x22
  408b34:	mov	w2, w21
  408b38:	str	x25, [x24, #176]
  408b3c:	bl	402180 <sprintf@plt>
  408b40:	mov	x0, x23
  408b44:	str	x23, [x24, #96]
  408b48:	bl	402110 <strlen@plt>
  408b4c:	add	x8, x0, x23
  408b50:	add	x23, x8, #0x1
  408b54:	mov	x0, x23
  408b58:	mov	x1, x22
  408b5c:	mov	w2, w21
  408b60:	str	x25, [x24, #184]
  408b64:	bl	402180 <sprintf@plt>
  408b68:	mov	x0, x23
  408b6c:	str	x23, [x24, #104]
  408b70:	bl	402110 <strlen@plt>
  408b74:	add	x8, x0, x23
  408b78:	add	x23, x8, #0x1
  408b7c:	mov	x0, x23
  408b80:	mov	x1, x22
  408b84:	mov	w2, w21
  408b88:	str	x25, [x24, #192]
  408b8c:	bl	402180 <sprintf@plt>
  408b90:	mov	x0, x23
  408b94:	str	x23, [x24, #112]
  408b98:	bl	402110 <strlen@plt>
  408b9c:	add	x8, x0, x23
  408ba0:	add	x23, x8, #0x1
  408ba4:	mov	x0, x23
  408ba8:	mov	x1, x22
  408bac:	mov	w2, w21
  408bb0:	str	x25, [x24, #200]
  408bb4:	bl	402180 <sprintf@plt>
  408bb8:	mov	x0, x23
  408bbc:	str	x23, [x24, #120]
  408bc0:	bl	402110 <strlen@plt>
  408bc4:	add	x8, x0, x23
  408bc8:	add	x23, x8, #0x1
  408bcc:	mov	x0, x23
  408bd0:	mov	x1, x22
  408bd4:	mov	w2, w21
  408bd8:	str	x25, [x24, #208]
  408bdc:	bl	402180 <sprintf@plt>
  408be0:	mov	x0, x23
  408be4:	str	x23, [x24, #128]
  408be8:	bl	402110 <strlen@plt>
  408bec:	add	x8, x0, x23
  408bf0:	add	x23, x8, #0x1
  408bf4:	mov	x0, x23
  408bf8:	mov	x1, x22
  408bfc:	mov	w2, w21
  408c00:	str	x25, [x24, #216]
  408c04:	bl	402180 <sprintf@plt>
  408c08:	mov	x0, x23
  408c0c:	str	x23, [x24, #136]
  408c10:	bl	402110 <strlen@plt>
  408c14:	add	x8, x0, x23
  408c18:	add	x23, x8, #0x1
  408c1c:	mov	x0, x23
  408c20:	mov	x1, x22
  408c24:	mov	w2, w21
  408c28:	str	x25, [x24, #224]
  408c2c:	bl	402180 <sprintf@plt>
  408c30:	mov	x0, x20
  408c34:	str	x23, [x24, #144]
  408c38:	bl	40d8ac <tigetstr@plt+0xb28c>
  408c3c:	cmp	w0, #0x2
  408c40:	b.eq	408c60 <tigetstr@plt+0x6640>  // b.none
  408c44:	cmp	w0, #0x1
  408c48:	b.ne	408c74 <tigetstr@plt+0x6654>  // b.any
  408c4c:	ldr	x1, [x24, #160]
  408c50:	ldr	x2, [x24, #88]
  408c54:	mov	x0, x19
  408c58:	bl	402240 <tparm@plt>
  408c5c:	b	408d58 <tigetstr@plt+0x6738>
  408c60:	ldr	x1, [x24, #160]
  408c64:	ldp	x2, x3, [x24, #88]
  408c68:	mov	x0, x19
  408c6c:	bl	402240 <tparm@plt>
  408c70:	b	408d58 <tigetstr@plt+0x6738>
  408c74:	add	x1, sp, #0x70
  408c78:	sub	x2, x29, #0x4
  408c7c:	mov	x0, x19
  408c80:	bl	4022b0 <_nc_tparm_analyze@plt>
  408c84:	ldp	x10, x11, [sp, #112]
  408c88:	ldp	x12, x13, [sp, #128]
  408c8c:	sub	x8, x29, #0xa8
  408c90:	sub	x9, x29, #0x58
  408c94:	ldr	x14, [sp, #144]
  408c98:	add	x17, x8, #0x8
  408c9c:	add	x18, x9, #0x8
  408ca0:	cmp	x10, #0x0
  408ca4:	ldp	x15, x16, [x24, #40]
  408ca8:	add	x10, x8, #0x10
  408cac:	csel	x17, x18, x17, eq  // eq = none
  408cb0:	add	x18, x9, #0x10
  408cb4:	cmp	x11, #0x0
  408cb8:	add	x11, x8, #0x18
  408cbc:	csel	x10, x18, x10, eq  // eq = none
  408cc0:	add	x18, x9, #0x18
  408cc4:	cmp	x12, #0x0
  408cc8:	add	x12, x8, #0x20
  408ccc:	csel	x11, x18, x11, eq  // eq = none
  408cd0:	add	x18, x9, #0x20
  408cd4:	cmp	x13, #0x0
  408cd8:	add	x13, x8, #0x28
  408cdc:	csel	x12, x18, x12, eq  // eq = none
  408ce0:	add	x18, x9, #0x28
  408ce4:	cmp	x14, #0x0
  408ce8:	add	x14, x8, #0x30
  408cec:	csel	x13, x18, x13, eq  // eq = none
  408cf0:	add	x18, x9, #0x30
  408cf4:	cmp	x15, #0x0
  408cf8:	add	x15, x8, #0x38
  408cfc:	csel	x14, x18, x14, eq  // eq = none
  408d00:	add	x18, x9, #0x38
  408d04:	cmp	x16, #0x0
  408d08:	csel	x15, x18, x15, eq  // eq = none
  408d0c:	ldp	x16, x18, [x24, #56]
  408d10:	add	x8, x8, #0x40
  408d14:	add	x9, x9, #0x40
  408d18:	ldr	x1, [x17]
  408d1c:	cmp	x16, #0x0
  408d20:	csel	x8, x9, x8, eq  // eq = none
  408d24:	ldr	x9, [x24, #224]
  408d28:	ldr	x2, [x10]
  408d2c:	ldr	x3, [x11]
  408d30:	ldr	x4, [x12]
  408d34:	ldr	x5, [x13]
  408d38:	ldr	x6, [x14]
  408d3c:	ldr	x7, [x15]
  408d40:	ldr	x8, [x8]
  408d44:	cmp	x18, #0x0
  408d48:	csel	x9, x9, x23, eq  // eq = none
  408d4c:	mov	x0, x19
  408d50:	stp	x8, x9, [sp]
  408d54:	bl	402240 <tparm@plt>
  408d58:	bl	402310 <strdup@plt>
  408d5c:	ldp	x20, x19, [sp, #416]
  408d60:	ldp	x22, x21, [sp, #400]
  408d64:	ldp	x24, x23, [sp, #384]
  408d68:	ldp	x28, x25, [sp, #368]
  408d6c:	ldp	x29, x30, [sp, #352]
  408d70:	add	sp, sp, #0x1b0
  408d74:	ret
  408d78:	stp	x29, x30, [sp, #-80]!
  408d7c:	cmp	w2, #0x10
  408d80:	mov	w8, #0x10                  	// #16
  408d84:	stp	x24, x23, [sp, #32]
  408d88:	csel	w24, w2, w8, lt  // lt = tstop
  408d8c:	cmp	w24, #0x8
  408d90:	stp	x26, x25, [sp, #16]
  408d94:	stp	x22, x21, [sp, #48]
  408d98:	stp	x20, x19, [sp, #64]
  408d9c:	mov	x29, sp
  408da0:	b.lt	408e1c <tigetstr@plt+0x67fc>  // b.tstop
  408da4:	mov	x19, x1
  408da8:	mov	x20, x0
  408dac:	mov	x21, xzr
  408db0:	mov	w25, wzr
  408db4:	mov	w26, w24
  408db8:	mov	x0, x20
  408dbc:	mov	x1, x21
  408dc0:	bl	402240 <tparm@plt>
  408dc4:	bl	402310 <strdup@plt>
  408dc8:	mov	x22, x0
  408dcc:	mov	x0, x19
  408dd0:	mov	x1, x21
  408dd4:	bl	402240 <tparm@plt>
  408dd8:	bl	402310 <strdup@plt>
  408ddc:	mov	x23, x0
  408de0:	mov	x0, x22
  408de4:	mov	x1, x23
  408de8:	bl	402400 <strcmp@plt>
  408dec:	cmp	w0, #0x0
  408df0:	mov	x0, x22
  408df4:	cinc	w25, w25, eq  // eq = none
  408df8:	bl	402440 <free@plt>
  408dfc:	mov	x0, x23
  408e00:	bl	402440 <free@plt>
  408e04:	add	x21, x21, #0x1
  408e08:	cmp	x21, x26
  408e0c:	b.cc	408db8 <tigetstr@plt+0x6798>  // b.lo, b.ul, b.last
  408e10:	cmp	w25, w24
  408e14:	cset	w0, eq  // eq = none
  408e18:	b	408e20 <tigetstr@plt+0x6800>
  408e1c:	mov	w0, wzr
  408e20:	ldp	x20, x19, [sp, #64]
  408e24:	ldp	x22, x21, [sp, #48]
  408e28:	ldp	x24, x23, [sp, #32]
  408e2c:	ldp	x26, x25, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #80
  408e34:	ret
  408e38:	stp	x29, x30, [sp, #-32]!
  408e3c:	stp	x20, x19, [sp, #16]
  408e40:	ldr	x8, [x0, #32]
  408e44:	mov	x20, x0
  408e48:	mov	x19, x1
  408e4c:	mov	x29, sp
  408e50:	ldr	x9, [x8, #64]
  408e54:	add	x9, x9, #0x1
  408e58:	cmp	x9, #0x2
  408e5c:	b.cs	408ec8 <tigetstr@plt+0x68a8>  // b.hs, b.nlast
  408e60:	ldr	x9, [x8, #80]
  408e64:	add	x9, x9, #0x1
  408e68:	cmp	x9, #0x2
  408e6c:	b.cs	408eec <tigetstr@plt+0x68cc>  // b.hs, b.nlast
  408e70:	ldr	x9, [x8, #96]
  408e74:	add	x9, x9, #0x1
  408e78:	cmp	x9, #0x2
  408e7c:	b.cs	408f10 <tigetstr@plt+0x68f0>  // b.hs, b.nlast
  408e80:	ldr	x9, [x8, #120]
  408e84:	add	x9, x9, #0x1
  408e88:	cmp	x9, #0x2
  408e8c:	b.cs	408f34 <tigetstr@plt+0x6914>  // b.hs, b.nlast
  408e90:	ldr	x9, [x8, #144]
  408e94:	add	x9, x9, #0x1
  408e98:	cmp	x9, #0x2
  408e9c:	b.cs	408f58 <tigetstr@plt+0x6938>  // b.hs, b.nlast
  408ea0:	ldr	x8, [x8, #1016]
  408ea4:	add	x9, x8, #0x1
  408ea8:	cmp	x9, #0x2
  408eac:	b.cs	408f7c <tigetstr@plt+0x695c>  // b.hs, b.nlast
  408eb0:	add	x8, x8, #0x1
  408eb4:	cmp	x8, #0x2
  408eb8:	b.cs	408fa0 <tigetstr@plt+0x6980>  // b.hs, b.nlast
  408ebc:	ldp	x20, x19, [sp, #16]
  408ec0:	ldp	x29, x30, [sp], #32
  408ec4:	ret
  408ec8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408ecc:	add	x0, x0, #0xac6
  408ed0:	mov	x1, x19
  408ed4:	bl	402470 <_nc_warning@plt>
  408ed8:	ldr	x8, [x20, #32]
  408edc:	ldr	x9, [x8, #80]
  408ee0:	add	x9, x9, #0x1
  408ee4:	cmp	x9, #0x2
  408ee8:	b.cc	408e70 <tigetstr@plt+0x6850>  // b.lo, b.ul, b.last
  408eec:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408ef0:	add	x0, x0, #0xae8
  408ef4:	mov	x1, x19
  408ef8:	bl	402470 <_nc_warning@plt>
  408efc:	ldr	x8, [x20, #32]
  408f00:	ldr	x9, [x8, #96]
  408f04:	add	x9, x9, #0x1
  408f08:	cmp	x9, #0x2
  408f0c:	b.cc	408e80 <tigetstr@plt+0x6860>  // b.lo, b.ul, b.last
  408f10:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408f14:	add	x0, x0, #0xb0a
  408f18:	mov	x1, x19
  408f1c:	bl	402470 <_nc_warning@plt>
  408f20:	ldr	x8, [x20, #32]
  408f24:	ldr	x9, [x8, #120]
  408f28:	add	x9, x9, #0x1
  408f2c:	cmp	x9, #0x2
  408f30:	b.cc	408e90 <tigetstr@plt+0x6870>  // b.lo, b.ul, b.last
  408f34:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408f38:	add	x0, x0, #0xb29
  408f3c:	mov	x1, x19
  408f40:	bl	402470 <_nc_warning@plt>
  408f44:	ldr	x8, [x20, #32]
  408f48:	ldr	x9, [x8, #144]
  408f4c:	add	x9, x9, #0x1
  408f50:	cmp	x9, #0x2
  408f54:	b.cc	408ea0 <tigetstr@plt+0x6880>  // b.lo, b.ul, b.last
  408f58:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408f5c:	add	x0, x0, #0xb4f
  408f60:	mov	x1, x19
  408f64:	bl	402470 <_nc_warning@plt>
  408f68:	ldr	x8, [x20, #32]
  408f6c:	ldr	x8, [x8, #1016]
  408f70:	add	x9, x8, #0x1
  408f74:	cmp	x9, #0x2
  408f78:	b.cc	408eb0 <tigetstr@plt+0x6890>  // b.lo, b.ul, b.last
  408f7c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408f80:	add	x0, x0, #0xb6f
  408f84:	mov	x1, x19
  408f88:	bl	402470 <_nc_warning@plt>
  408f8c:	ldr	x8, [x20, #32]
  408f90:	ldr	x8, [x8, #1016]
  408f94:	add	x8, x8, #0x1
  408f98:	cmp	x8, #0x2
  408f9c:	b.cc	408ebc <tigetstr@plt+0x689c>  // b.lo, b.ul, b.last
  408fa0:	mov	x1, x19
  408fa4:	ldp	x20, x19, [sp, #16]
  408fa8:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408fac:	add	x0, x0, #0xb6f
  408fb0:	ldp	x29, x30, [sp], #32
  408fb4:	b	402470 <_nc_warning@plt>
  408fb8:	stp	x29, x30, [sp, #-80]!
  408fbc:	stp	x26, x25, [sp, #16]
  408fc0:	stp	x24, x23, [sp, #32]
  408fc4:	stp	x22, x21, [sp, #48]
  408fc8:	stp	x20, x19, [sp, #64]
  408fcc:	mov	x19, x0
  408fd0:	ldr	x20, [x19]
  408fd4:	ldr	x0, [x0, #8]
  408fd8:	mov	x29, sp
  408fdc:	mov	x1, x20
  408fe0:	bl	402400 <strcmp@plt>
  408fe4:	cbz	w0, 408ff0 <tigetstr@plt+0x69d0>
  408fe8:	mov	w21, wzr
  408fec:	b	409014 <tigetstr@plt+0x69f4>
  408ff0:	mov	w1, #0x1                   	// #1
  408ff4:	mov	x0, x20
  408ff8:	mov	w2, wzr
  408ffc:	mov	w21, #0x1                   	// #1
  409000:	bl	4023b0 <_nc_tic_expand@plt>
  409004:	mov	x1, x0
  409008:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40900c:	add	x0, x0, #0xb8e
  409010:	bl	402470 <_nc_warning@plt>
  409014:	ldr	x20, [x19]
  409018:	ldr	x0, [x19, #16]
  40901c:	mov	x1, x20
  409020:	bl	402400 <strcmp@plt>
  409024:	cbz	w0, 4090bc <tigetstr@plt+0x6a9c>
  409028:	ldp	x20, x0, [x19, #8]
  40902c:	mov	x1, x20
  409030:	bl	402400 <strcmp@plt>
  409034:	cbz	w0, 4090f0 <tigetstr@plt+0x6ad0>
  409038:	ldr	x20, [x19]
  40903c:	ldr	x0, [x19, #24]
  409040:	mov	x1, x20
  409044:	bl	402400 <strcmp@plt>
  409048:	cbnz	w0, 409070 <tigetstr@plt+0x6a50>
  40904c:	mov	w1, #0x1                   	// #1
  409050:	mov	x0, x20
  409054:	mov	w2, wzr
  409058:	mov	w21, #0x1                   	// #1
  40905c:	bl	4023b0 <_nc_tic_expand@plt>
  409060:	mov	x1, x0
  409064:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  409068:	add	x0, x0, #0xb8e
  40906c:	bl	402470 <_nc_warning@plt>
  409070:	ldr	x20, [x19, #8]
  409074:	ldr	x0, [x19, #24]
  409078:	mov	x1, x20
  40907c:	bl	402400 <strcmp@plt>
  409080:	cbz	w0, 409118 <tigetstr@plt+0x6af8>
  409084:	ldp	x20, x0, [x19, #16]
  409088:	mov	x1, x20
  40908c:	bl	402400 <strcmp@plt>
  409090:	cbz	w0, 40914c <tigetstr@plt+0x6b2c>
  409094:	tbnz	w21, #0, 4093a4 <tigetstr@plt+0x6d84>
  409098:	ldr	x20, [x19, #8]
  40909c:	ldrb	w8, [x20]
  4090a0:	cmp	w8, #0x1b
  4090a4:	b.ne	409184 <tigetstr@plt+0x6b64>  // b.any
  4090a8:	ldrb	w8, [x20, #1]
  4090ac:	cmp	w8, #0x5b
  4090b0:	b.ne	4093a4 <tigetstr@plt+0x6d84>  // b.any
  4090b4:	mov	w21, #0x2                   	// #2
  4090b8:	b	409190 <tigetstr@plt+0x6b70>
  4090bc:	mov	w1, #0x1                   	// #1
  4090c0:	mov	x0, x20
  4090c4:	mov	w2, wzr
  4090c8:	mov	w21, #0x1                   	// #1
  4090cc:	bl	4023b0 <_nc_tic_expand@plt>
  4090d0:	mov	x1, x0
  4090d4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4090d8:	add	x0, x0, #0xb8e
  4090dc:	bl	402470 <_nc_warning@plt>
  4090e0:	ldp	x20, x0, [x19, #8]
  4090e4:	mov	x1, x20
  4090e8:	bl	402400 <strcmp@plt>
  4090ec:	cbnz	w0, 409038 <tigetstr@plt+0x6a18>
  4090f0:	mov	w1, #0x1                   	// #1
  4090f4:	mov	x0, x20
  4090f8:	mov	w2, wzr
  4090fc:	mov	w21, #0x1                   	// #1
  409100:	bl	4023b0 <_nc_tic_expand@plt>
  409104:	mov	x1, x0
  409108:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40910c:	add	x0, x0, #0xb8e
  409110:	bl	402470 <_nc_warning@plt>
  409114:	b	409038 <tigetstr@plt+0x6a18>
  409118:	mov	w1, #0x1                   	// #1
  40911c:	mov	x0, x20
  409120:	mov	w2, wzr
  409124:	mov	w21, #0x1                   	// #1
  409128:	bl	4023b0 <_nc_tic_expand@plt>
  40912c:	mov	x1, x0
  409130:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  409134:	add	x0, x0, #0xb8e
  409138:	bl	402470 <_nc_warning@plt>
  40913c:	ldp	x20, x0, [x19, #16]
  409140:	mov	x1, x20
  409144:	bl	402400 <strcmp@plt>
  409148:	cbnz	w0, 409094 <tigetstr@plt+0x6a74>
  40914c:	mov	w1, #0x1                   	// #1
  409150:	mov	x0, x20
  409154:	mov	w2, wzr
  409158:	bl	4023b0 <_nc_tic_expand@plt>
  40915c:	adrp	x8, 40f000 <tigetstr@plt+0xc9e0>
  409160:	add	x8, x8, #0xb8e
  409164:	ldp	x20, x19, [sp, #64]
  409168:	ldp	x22, x21, [sp, #48]
  40916c:	ldp	x24, x23, [sp, #32]
  409170:	ldp	x26, x25, [sp, #16]
  409174:	mov	x1, x0
  409178:	mov	x0, x8
  40917c:	ldp	x29, x30, [sp], #80
  409180:	b	402470 <_nc_warning@plt>
  409184:	cmp	w8, #0x9a
  409188:	cset	w21, eq  // eq = none
  40918c:	b.ne	4093a4 <tigetstr@plt+0x6d84>  // b.any
  409190:	ldrb	w22, [x20, x21]
  409194:	mov	x26, x21
  409198:	cbz	w22, 4091c8 <tigetstr@plt+0x6ba8>
  40919c:	bl	402410 <__ctype_b_loc@plt>
  4091a0:	ldr	x8, [x0]
  4091a4:	add	x9, x20, #0x1
  4091a8:	mov	x10, x21
  4091ac:	and	x11, x22, #0xff
  4091b0:	ldrh	w11, [x8, x11, lsl #1]
  4091b4:	tbz	w11, #11, 4091d8 <tigetstr@plt+0x6bb8>
  4091b8:	ldrb	w22, [x9, x10]
  4091bc:	add	x26, x10, #0x1
  4091c0:	mov	x10, x26
  4091c4:	cbnz	w22, 4091ac <tigetstr@plt+0x6b8c>
  4091c8:	ldrb	w8, [x20, x26]
  4091cc:	cmp	w8, #0x41
  4091d0:	b.eq	4091e8 <tigetstr@plt+0x6bc8>  // b.none
  4091d4:	b	4093a4 <tigetstr@plt+0x6d84>
  4091d8:	mov	x26, x10
  4091dc:	ldrb	w8, [x20, x26]
  4091e0:	cmp	w8, #0x41
  4091e4:	b.ne	4093a4 <tigetstr@plt+0x6d84>  // b.any
  4091e8:	ldr	x24, [x19]
  4091ec:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  4091f0:	add	x1, x1, #0x366
  4091f4:	mov	x0, x24
  4091f8:	bl	402400 <strcmp@plt>
  4091fc:	ldr	x8, [x19, #16]
  409200:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  409204:	mov	w25, w0
  409208:	add	x1, x1, #0xa71
  40920c:	mov	x0, x8
  409210:	bl	402400 <strcmp@plt>
  409214:	mov	w23, w0
  409218:	add	w22, w26, #0x1
  40921c:	cbz	w25, 4092d4 <tigetstr@plt+0x6cb4>
  409220:	mov	x0, x24
  409224:	bl	402110 <strlen@plt>
  409228:	cmp	x0, #0x1
  40922c:	b.eq	4092d4 <tigetstr@plt+0x6cb4>  // b.none
  409230:	mov	x25, x0
  409234:	mov	x0, x24
  409238:	mov	x1, x20
  40923c:	mov	x2, x21
  409240:	bl	4022f0 <bcmp@plt>
  409244:	cbz	w0, 40926c <tigetstr@plt+0x6c4c>
  409248:	mov	w1, #0x1                   	// #1
  40924c:	mov	x0, x24
  409250:	mov	w2, wzr
  409254:	bl	4023b0 <_nc_tic_expand@plt>
  409258:	mov	x1, x0
  40925c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  409260:	add	x0, x0, #0xbaa
  409264:	bl	402470 <_nc_warning@plt>
  409268:	b	4092d4 <tigetstr@plt+0x6cb4>
  40926c:	cmp	x25, x26
  409270:	b.cs	40929c <tigetstr@plt+0x6c7c>  // b.hs, b.nlast
  409274:	mov	w1, #0x1                   	// #1
  409278:	mov	x0, x24
  40927c:	mov	w2, wzr
  409280:	bl	4023b0 <_nc_tic_expand@plt>
  409284:	mov	x1, x0
  409288:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40928c:	add	x0, x0, #0xbc6
  409290:	mov	w2, w22
  409294:	bl	402470 <_nc_warning@plt>
  409298:	b	4092d4 <tigetstr@plt+0x6cb4>
  40929c:	ldrb	w8, [x24, x26]
  4092a0:	cmp	w8, #0x42
  4092a4:	b.eq	4092d4 <tigetstr@plt+0x6cb4>  // b.none
  4092a8:	mov	w1, #0x1                   	// #1
  4092ac:	mov	x0, x24
  4092b0:	mov	w2, wzr
  4092b4:	bl	4023b0 <_nc_tic_expand@plt>
  4092b8:	ldr	x8, [x19]
  4092bc:	mov	x1, x0
  4092c0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4092c4:	add	x0, x0, #0xbef
  4092c8:	ldrb	w3, [x8, x26]
  4092cc:	mov	w2, #0x42                  	// #66
  4092d0:	bl	402470 <_nc_warning@plt>
  4092d4:	cbz	w23, 409390 <tigetstr@plt+0x6d70>
  4092d8:	ldr	x23, [x19, #16]
  4092dc:	mov	x0, x23
  4092e0:	bl	402110 <strlen@plt>
  4092e4:	cmp	x0, #0x1
  4092e8:	b.eq	409390 <tigetstr@plt+0x6d70>  // b.none
  4092ec:	mov	x24, x0
  4092f0:	mov	x0, x23
  4092f4:	mov	x1, x20
  4092f8:	mov	x2, x21
  4092fc:	bl	4022f0 <bcmp@plt>
  409300:	cbz	w0, 409328 <tigetstr@plt+0x6d08>
  409304:	mov	w1, #0x1                   	// #1
  409308:	mov	x0, x23
  40930c:	mov	w2, wzr
  409310:	bl	4023b0 <_nc_tic_expand@plt>
  409314:	mov	x1, x0
  409318:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40931c:	add	x0, x0, #0xbaa
  409320:	bl	402470 <_nc_warning@plt>
  409324:	b	409390 <tigetstr@plt+0x6d70>
  409328:	cmp	x24, x26
  40932c:	b.cs	409358 <tigetstr@plt+0x6d38>  // b.hs, b.nlast
  409330:	mov	w1, #0x1                   	// #1
  409334:	mov	x0, x23
  409338:	mov	w2, wzr
  40933c:	bl	4023b0 <_nc_tic_expand@plt>
  409340:	mov	x1, x0
  409344:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  409348:	add	x0, x0, #0xbc6
  40934c:	mov	w2, w22
  409350:	bl	402470 <_nc_warning@plt>
  409354:	b	409390 <tigetstr@plt+0x6d70>
  409358:	ldrb	w8, [x23, x26]
  40935c:	cmp	w8, #0x44
  409360:	b.eq	409390 <tigetstr@plt+0x6d70>  // b.none
  409364:	mov	w1, #0x1                   	// #1
  409368:	mov	x0, x23
  40936c:	mov	w2, wzr
  409370:	bl	4023b0 <_nc_tic_expand@plt>
  409374:	ldr	x8, [x19, #16]
  409378:	mov	x1, x0
  40937c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  409380:	add	x0, x0, #0xbef
  409384:	ldrb	w3, [x8, x26]
  409388:	mov	w2, #0x44                  	// #68
  40938c:	bl	402470 <_nc_warning@plt>
  409390:	ldr	x23, [x19, #24]
  409394:	mov	x0, x23
  409398:	bl	402110 <strlen@plt>
  40939c:	cmp	x0, #0x1
  4093a0:	b.ne	4093bc <tigetstr@plt+0x6d9c>  // b.any
  4093a4:	ldp	x20, x19, [sp, #64]
  4093a8:	ldp	x22, x21, [sp, #48]
  4093ac:	ldp	x24, x23, [sp, #32]
  4093b0:	ldp	x26, x25, [sp, #16]
  4093b4:	ldp	x29, x30, [sp], #80
  4093b8:	ret
  4093bc:	mov	x24, x0
  4093c0:	mov	x0, x23
  4093c4:	mov	x1, x20
  4093c8:	mov	x2, x21
  4093cc:	bl	4022f0 <bcmp@plt>
  4093d0:	cbz	w0, 4093f0 <tigetstr@plt+0x6dd0>
  4093d4:	mov	w1, #0x1                   	// #1
  4093d8:	mov	x0, x23
  4093dc:	mov	w2, wzr
  4093e0:	bl	4023b0 <_nc_tic_expand@plt>
  4093e4:	adrp	x8, 40f000 <tigetstr@plt+0xc9e0>
  4093e8:	add	x8, x8, #0xbaa
  4093ec:	b	409164 <tigetstr@plt+0x6b44>
  4093f0:	cmp	x24, x26
  4093f4:	b.cs	409434 <tigetstr@plt+0x6e14>  // b.hs, b.nlast
  4093f8:	mov	w1, #0x1                   	// #1
  4093fc:	mov	x0, x23
  409400:	mov	w2, wzr
  409404:	bl	4023b0 <_nc_tic_expand@plt>
  409408:	mov	w2, w22
  40940c:	ldp	x20, x19, [sp, #64]
  409410:	ldp	x22, x21, [sp, #48]
  409414:	ldp	x24, x23, [sp, #32]
  409418:	ldp	x26, x25, [sp, #16]
  40941c:	adrp	x8, 40f000 <tigetstr@plt+0xc9e0>
  409420:	add	x8, x8, #0xbc6
  409424:	mov	x1, x0
  409428:	mov	x0, x8
  40942c:	ldp	x29, x30, [sp], #80
  409430:	b	402470 <_nc_warning@plt>
  409434:	ldrb	w8, [x23, x26]
  409438:	cmp	w8, #0x43
  40943c:	b.eq	4093a4 <tigetstr@plt+0x6d84>  // b.none
  409440:	mov	w1, #0x1                   	// #1
  409444:	mov	x0, x23
  409448:	mov	w2, wzr
  40944c:	bl	4023b0 <_nc_tic_expand@plt>
  409450:	ldr	x8, [x19, #24]
  409454:	ldp	x20, x19, [sp, #64]
  409458:	ldp	x22, x21, [sp, #48]
  40945c:	ldp	x24, x23, [sp, #32]
  409460:	ldrb	w3, [x8, x26]
  409464:	ldp	x26, x25, [sp, #16]
  409468:	adrp	x8, 40f000 <tigetstr@plt+0xc9e0>
  40946c:	add	x8, x8, #0xbef
  409470:	mov	w2, #0x43                  	// #67
  409474:	mov	x1, x0
  409478:	mov	x0, x8
  40947c:	ldp	x29, x30, [sp], #80
  409480:	b	402470 <_nc_warning@plt>
  409484:	stp	x29, x30, [sp, #-96]!
  409488:	stp	x26, x25, [sp, #32]
  40948c:	stp	x24, x23, [sp, #48]
  409490:	stp	x22, x21, [sp, #64]
  409494:	stp	x20, x19, [sp, #80]
  409498:	str	x27, [sp, #16]
  40949c:	ldrb	w27, [x2]
  4094a0:	mov	x22, x1
  4094a4:	mov	w19, w0
  4094a8:	mov	x29, sp
  4094ac:	cbz	w27, 4095cc <tigetstr@plt+0x6fac>
  4094b0:	mov	x20, x2
  4094b4:	mov	w24, wzr
  4094b8:	mov	w25, #0x2                   	// #2
  4094bc:	mov	x23, x22
  4094c0:	mov	x21, x2
  4094c4:	b	4094dc <tigetstr@plt+0x6ebc>
  4094c8:	cmp	w24, #0x1
  4094cc:	csel	w24, w25, w24, eq  // eq = none
  4094d0:	ldrb	w27, [x21, #1]!
  4094d4:	add	x23, x23, #0x1
  4094d8:	cbz	w27, 4095d0 <tigetstr@plt+0x6fb0>
  4094dc:	ldrb	w8, [x23]
  4094e0:	cmp	w8, w27, uxtb
  4094e4:	b.ne	4094f0 <tigetstr@plt+0x6ed0>  // b.any
  4094e8:	mov	w26, w27
  4094ec:	b	409554 <tigetstr@plt+0x6f34>
  4094f0:	cbz	w24, 40957c <tigetstr@plt+0x6f5c>
  4094f4:	mov	w26, w8
  4094f8:	tst	w26, #0xff
  4094fc:	b.ne	409508 <tigetstr@plt+0x6ee8>  // b.any
  409500:	b	409628 <tigetstr@plt+0x7008>
  409504:	ldrb	w26, [x23, #1]!
  409508:	and	w8, w26, #0xff
  40950c:	cmp	w8, #0x2f
  409510:	b.eq	409504 <tigetstr@plt+0x6ee4>  // b.none
  409514:	bl	402410 <__ctype_b_loc@plt>
  409518:	ldr	x8, [x0]
  40951c:	and	x9, x26, #0xff
  409520:	ldrh	w9, [x8, x9, lsl #1]
  409524:	tbnz	w9, #11, 409504 <tigetstr@plt+0x6ee4>
  409528:	b	409530 <tigetstr@plt+0x6f10>
  40952c:	ldrb	w27, [x21, #1]!
  409530:	and	w9, w27, #0xff
  409534:	cmp	w9, #0x2f
  409538:	b.eq	40952c <tigetstr@plt+0x6f0c>  // b.none
  40953c:	and	x9, x27, #0xff
  409540:	ldrh	w9, [x8, x9, lsl #1]
  409544:	tbnz	w9, #11, 40952c <tigetstr@plt+0x6f0c>
  409548:	and	w8, w26, #0xff
  40954c:	cmp	w8, w27, uxtb
  409550:	b.ne	4094f8 <tigetstr@plt+0x6ed8>  // b.any
  409554:	and	w8, w26, #0xff
  409558:	cmp	w8, #0x3c
  40955c:	b.eq	4094c8 <tigetstr@plt+0x6ea8>  // b.none
  409560:	cmp	w8, #0x24
  409564:	b.ne	409574 <tigetstr@plt+0x6f54>  // b.any
  409568:	cmp	w24, #0x0
  40956c:	csinc	w24, w24, wzr, ne  // ne = any
  409570:	b	4094d0 <tigetstr@plt+0x6eb0>
  409574:	mov	w24, wzr
  409578:	b	4094d0 <tigetstr@plt+0x6eb0>
  40957c:	mov	w26, w27
  409580:	b	409590 <tigetstr@plt+0x6f70>
  409584:	ldrb	w8, [x23, #1]!
  409588:	cmp	w8, w26, uxtb
  40958c:	b.eq	409554 <tigetstr@plt+0x6f34>  // b.none
  409590:	tst	w8, #0xff
  409594:	b.eq	409624 <tigetstr@plt+0x7004>  // b.none
  409598:	and	w9, w26, #0xff
  40959c:	cmp	w9, #0x3b
  4095a0:	b.eq	4095ac <tigetstr@plt+0x6f8c>  // b.none
  4095a4:	cmp	w9, #0x30
  4095a8:	b.ne	409584 <tigetstr@plt+0x6f64>  // b.any
  4095ac:	and	w8, w8, #0xff
  4095b0:	cmp	w8, #0x6d
  4095b4:	b.ne	409584 <tigetstr@plt+0x6f64>  // b.any
  4095b8:	ldrb	w26, [x21, #1]!
  4095bc:	ldrb	w8, [x23]
  4095c0:	cmp	w8, w26, uxtb
  4095c4:	b.ne	409590 <tigetstr@plt+0x6f70>  // b.any
  4095c8:	b	409554 <tigetstr@plt+0x6f34>
  4095cc:	mov	x23, x22
  4095d0:	mov	w9, wzr
  4095d4:	b	4095f0 <tigetstr@plt+0x6fd0>
  4095d8:	mov	w11, wzr
  4095dc:	mov	w10, #0x1                   	// #1
  4095e0:	cmp	w9, w11
  4095e4:	csel	w9, w10, w9, eq  // eq = none
  4095e8:	add	x23, x8, #0x1
  4095ec:	cbz	w9, 409708 <tigetstr@plt+0x70e8>
  4095f0:	ldrb	w20, [x23]
  4095f4:	mov	x8, x23
  4095f8:	cmp	w20, #0x24
  4095fc:	b.eq	4095d8 <tigetstr@plt+0x6fb8>  // b.none
  409600:	cmp	w20, #0x3c
  409604:	b.ne	4096c4 <tigetstr@plt+0x70a4>  // b.any
  409608:	mov	w10, #0x2                   	// #2
  40960c:	mov	w11, #0x1                   	// #1
  409610:	cmp	w9, w11
  409614:	csel	w9, w10, w9, eq  // eq = none
  409618:	add	x23, x8, #0x1
  40961c:	cbnz	w9, 4095f0 <tigetstr@plt+0x6fd0>
  409620:	b	409708 <tigetstr@plt+0x70e8>
  409624:	mov	w27, w26
  409628:	tbnz	w19, #31, 409714 <tigetstr@plt+0x70f4>
  40962c:	and	w8, w27, #0xff
  409630:	cmp	w8, #0x24
  409634:	b.ne	409664 <tigetstr@plt+0x7044>  // b.any
  409638:	ldrb	w8, [x21, #1]
  40963c:	cmp	w8, #0x3c
  409640:	b.ne	409664 <tigetstr@plt+0x7044>  // b.any
  409644:	mov	x0, x21
  409648:	bl	402370 <_nc_visbuf@plt>
  40964c:	mov	x1, x0
  409650:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  409654:	add	x0, x0, #0x2dd
  409658:	bl	402470 <_nc_warning@plt>
  40965c:	mov	w0, wzr
  409660:	b	409728 <tigetstr@plt+0x7108>
  409664:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  409668:	add	x8, x8, #0x614
  40966c:	mov	w9, #0xb                   	// #11
  409670:	mov	w0, #0x1                   	// #1
  409674:	mov	x1, x22
  409678:	umaddl	x19, w19, w9, x8
  40967c:	bl	402600 <_nc_visbuf2@plt>
  409680:	mov	x22, x0
  409684:	mov	w0, #0x2                   	// #2
  409688:	mov	x1, x20
  40968c:	bl	402600 <_nc_visbuf2@plt>
  409690:	mov	x20, x0
  409694:	mov	w0, #0x3                   	// #3
  409698:	mov	x1, x21
  40969c:	bl	402600 <_nc_visbuf2@plt>
  4096a0:	mov	x4, x0
  4096a4:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  4096a8:	add	x0, x0, #0x2f3
  4096ac:	mov	x1, x19
  4096b0:	mov	x2, x22
  4096b4:	mov	x3, x20
  4096b8:	bl	402470 <_nc_warning@plt>
  4096bc:	mov	w0, wzr
  4096c0:	b	409728 <tigetstr@plt+0x7108>
  4096c4:	cbz	w20, 409708 <tigetstr@plt+0x70e8>
  4096c8:	cbz	w9, 409708 <tigetstr@plt+0x70e8>
  4096cc:	add	x21, x8, #0x1
  4096d0:	b	4096d8 <tigetstr@plt+0x70b8>
  4096d4:	ldrb	w20, [x21], #1
  4096d8:	and	w8, w20, #0xff
  4096dc:	cmp	w8, #0x2f
  4096e0:	b.eq	4096d4 <tigetstr@plt+0x70b4>  // b.none
  4096e4:	bl	402410 <__ctype_b_loc@plt>
  4096e8:	ldr	x8, [x0]
  4096ec:	and	x9, x20, #0xff
  4096f0:	ldrh	w8, [x8, x9, lsl #1]
  4096f4:	tbnz	w8, #11, 4096d4 <tigetstr@plt+0x70b4>
  4096f8:	and	w8, w20, #0xff
  4096fc:	sub	x9, x21, #0x1
  409700:	cmp	w8, #0x3e
  409704:	csel	x8, x21, x9, eq  // eq = none
  409708:	cbz	w19, 40971c <tigetstr@plt+0x70fc>
  40970c:	mov	w0, #0x1                   	// #1
  409710:	b	409728 <tigetstr@plt+0x7108>
  409714:	mov	w0, wzr
  409718:	b	409728 <tigetstr@plt+0x7108>
  40971c:	ldrb	w8, [x8]
  409720:	cmp	w8, #0x0
  409724:	cset	w0, eq  // eq = none
  409728:	ldp	x20, x19, [sp, #80]
  40972c:	ldp	x22, x21, [sp, #64]
  409730:	ldp	x24, x23, [sp, #48]
  409734:	ldp	x26, x25, [sp, #32]
  409738:	ldr	x27, [sp, #16]
  40973c:	ldp	x29, x30, [sp], #96
  409740:	ret
  409744:	stp	x29, x30, [sp, #-32]!
  409748:	str	x19, [sp, #16]
  40974c:	mov	x19, x0
  409750:	mov	w0, wzr
  409754:	mov	x29, sp
  409758:	bl	402530 <_nc_get_hash_table@plt>
  40975c:	mov	x1, x0
  409760:	mov	x0, x19
  409764:	bl	402560 <_nc_find_entry@plt>
  409768:	cbz	x0, 4097a4 <tigetstr@plt+0x7184>
  40976c:	ldr	w8, [x0, #8]
  409770:	cmp	w8, #0x2
  409774:	b.eq	4097b0 <tigetstr@plt+0x7190>  // b.none
  409778:	cmp	w8, #0x1
  40977c:	b.eq	4097e4 <tigetstr@plt+0x71c4>  // b.none
  409780:	cbnz	w8, 409800 <tigetstr@plt+0x71e0>
  409784:	ldrsh	x8, [x0, #12]
  409788:	cmp	x8, #0x2b
  40978c:	b.gt	409800 <tigetstr@plt+0x71e0>
  409790:	mov	x9, #0x1fffff              	// #2097151
  409794:	movk	x9, #0xee0, lsl #32
  409798:	lsr	x9, x9, x8
  40979c:	tbnz	w9, #0, 409810 <tigetstr@plt+0x71f0>
  4097a0:	mov	x0, xzr
  4097a4:	ldr	x19, [sp, #16]
  4097a8:	ldp	x29, x30, [sp], #32
  4097ac:	ret
  4097b0:	ldrsh	x8, [x0, #12]
  4097b4:	cmp	x8, #0x18f
  4097b8:	b.gt	409800 <tigetstr@plt+0x71e0>
  4097bc:	adrp	x9, 411000 <tigetstr@plt+0xe9e0>
  4097c0:	add	x9, x9, #0xe54
  4097c4:	ldrb	w9, [x9, x8]
  4097c8:	cbz	w9, 409800 <tigetstr@plt+0x71e0>
  4097cc:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4097d0:	ldr	x9, [x9, #4008]
  4097d4:	ldr	x0, [x9, x8, lsl #3]
  4097d8:	ldr	x19, [sp, #16]
  4097dc:	ldp	x29, x30, [sp], #32
  4097e0:	ret
  4097e4:	ldrsh	x8, [x0, #12]
  4097e8:	cmp	x8, #0x25
  4097ec:	b.gt	409800 <tigetstr@plt+0x71e0>
  4097f0:	mov	x9, #0x8ff                 	// #2303
  4097f4:	movk	x9, #0x3e, lsl #32
  4097f8:	lsr	x9, x9, x8
  4097fc:	tbnz	w9, #0, 409828 <tigetstr@plt+0x7208>
  409800:	mov	x0, xzr
  409804:	ldr	x19, [sp, #16]
  409808:	ldp	x29, x30, [sp], #32
  40980c:	ret
  409810:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409814:	ldr	x9, [x9, #4032]
  409818:	ldr	x0, [x9, x8, lsl #3]
  40981c:	ldr	x19, [sp, #16]
  409820:	ldp	x29, x30, [sp], #32
  409824:	ret
  409828:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40982c:	ldr	x9, [x9, #4056]
  409830:	ldr	x0, [x9, x8, lsl #3]
  409834:	ldr	x19, [sp, #16]
  409838:	ldp	x29, x30, [sp], #32
  40983c:	ret
  409840:	stp	x29, x30, [sp, #-64]!
  409844:	stp	x24, x23, [sp, #16]
  409848:	stp	x22, x21, [sp, #32]
  40984c:	stp	x20, x19, [sp, #48]
  409850:	mov	x29, sp
  409854:	ldr	w8, [x29, #72]
  409858:	ldrb	w9, [x29, #64]
  40985c:	adrp	x12, 423000 <tigetstr@plt+0x209e0>
  409860:	add	x12, x12, #0x2b8
  409864:	stp	w4, w5, [x12]
  409868:	adrp	x12, 423000 <tigetstr@plt+0x209e0>
  40986c:	and	w10, w3, #0x1
  409870:	add	x12, x12, #0x330
  409874:	cmp	w4, #0x1
  409878:	mov	w19, w6
  40987c:	mov	w22, w5
  409880:	mov	w21, w4
  409884:	mov	w20, w2
  409888:	mov	w23, w1
  40988c:	and	w11, w7, #0x1
  409890:	strb	w10, [x12, #4]
  409894:	cset	w10, lt  // lt = tstop
  409898:	and	w9, w9, #0x1
  40989c:	and	w8, w8, #0x3
  4098a0:	strb	w11, [x12]
  4098a4:	strb	w9, [x12, #8]
  4098a8:	str	w8, [x12, #20]
  4098ac:	strb	w10, [x12, #12]
  4098b0:	cbz	x0, 409940 <tigetstr@plt+0x7320>
  4098b4:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  4098b8:	add	x1, x1, #0xff2
  4098bc:	mov	x24, x0
  4098c0:	bl	402400 <strcmp@plt>
  4098c4:	cbz	w0, 409938 <tigetstr@plt+0x7318>
  4098c8:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  4098cc:	add	x1, x1, #0xff7
  4098d0:	mov	x0, x24
  4098d4:	bl	402400 <strcmp@plt>
  4098d8:	cbz	w0, 409938 <tigetstr@plt+0x7318>
  4098dc:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  4098e0:	add	x1, x1, #0xffc
  4098e4:	mov	x0, x24
  4098e8:	bl	402400 <strcmp@plt>
  4098ec:	cbz	w0, 409938 <tigetstr@plt+0x7318>
  4098f0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  4098f4:	add	x1, x1, #0x3
  4098f8:	mov	x0, x24
  4098fc:	bl	402400 <strcmp@plt>
  409900:	cbz	w0, 409b48 <tigetstr@plt+0x7528>
  409904:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  409908:	add	x1, x1, #0x6
  40990c:	mov	x0, x24
  409910:	bl	402400 <strcmp@plt>
  409914:	cbz	w0, 409b50 <tigetstr@plt+0x7530>
  409918:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40991c:	add	x1, x1, #0xa
  409920:	mov	x0, x24
  409924:	bl	402400 <strcmp@plt>
  409928:	cmp	w0, #0x0
  40992c:	cset	w8, eq  // eq = none
  409930:	lsl	w8, w8, #2
  409934:	b	409944 <tigetstr@plt+0x7324>
  409938:	mov	w8, #0x1                   	// #1
  40993c:	b	409944 <tigetstr@plt+0x7324>
  409940:	mov	w8, wzr
  409944:	adrp	x24, 423000 <tigetstr@plt+0x209e0>
  409948:	add	x24, x24, #0x348
  40994c:	cmp	w23, #0x4
  409950:	stp	w8, w23, [x24]
  409954:	b.hi	409a24 <tigetstr@plt+0x7404>  // b.pmore
  409958:	adrp	x9, 410000 <tigetstr@plt+0xd9e0>
  40995c:	mov	w8, w23
  409960:	add	x9, x9, #0x364
  409964:	adr	x10, 409974 <tigetstr@plt+0x7354>
  409968:	ldrb	w11, [x9, x8]
  40996c:	add	x10, x10, x11, lsl #2
  409970:	br	x10
  409974:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409978:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  40997c:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  409980:	ldr	x9, [x9, #3920]
  409984:	ldr	x10, [x10, #4064]
  409988:	ldr	x11, [x11, #4000]
  40998c:	b	4099e4 <tigetstr@plt+0x73c4>
  409990:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  409994:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  409998:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  40999c:	ldr	x10, [x10, #4032]
  4099a0:	ldr	x11, [x11, #4056]
  4099a4:	ldr	x12, [x12, #4008]
  4099a8:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  4099ac:	add	x9, x9, #0x360
  4099b0:	adrp	x8, 412000 <tigetstr@plt+0xf9e0>
  4099b4:	stp	x10, x11, [x9]
  4099b8:	str	x12, [x9, #16]
  4099bc:	adrp	x9, 412000 <tigetstr@plt+0xf9e0>
  4099c0:	add	x8, x8, #0x13
  4099c4:	add	x9, x9, #0x16
  4099c8:	b	409a18 <tigetstr@plt+0x73f8>
  4099cc:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4099d0:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  4099d4:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  4099d8:	ldr	x9, [x9, #4040]
  4099dc:	ldr	x10, [x10, #3976]
  4099e0:	ldr	x11, [x11, #3888]
  4099e4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  4099e8:	add	x8, x8, #0x360
  4099ec:	cmp	w22, #0x1
  4099f0:	adrp	x12, 412000 <tigetstr@plt+0xf9e0>
  4099f4:	adrp	x13, 40e000 <tigetstr@plt+0xb9e0>
  4099f8:	add	x12, x12, #0xe
  4099fc:	add	x13, x13, #0xfc9
  409a00:	stp	x9, x10, [x8]
  409a04:	str	x11, [x8, #16]
  409a08:	ccmp	w21, #0x0, #0x4, gt
  409a0c:	adrp	x8, 412000 <tigetstr@plt+0xf9e0>
  409a10:	csel	x9, x13, x12, gt
  409a14:	add	x8, x8, #0x10
  409a18:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  409a1c:	add	x10, x10, #0x2c0
  409a20:	stp	x9, x8, [x10]
  409a24:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  409a28:	sub	w8, w20, #0x1
  409a2c:	add	x9, x9, #0x340
  409a30:	cmp	w8, #0x3
  409a34:	strb	wzr, [x9]
  409a38:	str	w20, [x9, #16]
  409a3c:	b.hi	409af0 <tigetstr@plt+0x74d0>  // b.pmore
  409a40:	adrp	x9, 410000 <tigetstr@plt+0xd9e0>
  409a44:	add	x9, x9, #0x369
  409a48:	adr	x10, 409a58 <tigetstr@plt+0x7438>
  409a4c:	ldrb	w11, [x9, x8]
  409a50:	add	x10, x10, x11, lsl #2
  409a54:	br	x10
  409a58:	cbz	w19, 409af4 <tigetstr@plt+0x74d4>
  409a5c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409a60:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409a64:	ldr	x8, [x8, #3856]
  409a68:	ldr	x9, [x9, #3968]
  409a6c:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  409a70:	add	x1, x1, #0x18
  409a74:	ldr	x0, [x8]
  409a78:	ldr	x2, [x9]
  409a7c:	bl	4025e0 <fprintf@plt>
  409a80:	b	409b08 <tigetstr@plt+0x74e8>
  409a84:	cbnz	w19, 409b58 <tigetstr@plt+0x7538>
  409a88:	adrp	x8, 410000 <tigetstr@plt+0xd9e0>
  409a8c:	adrp	x9, 410000 <tigetstr@plt+0xd9e0>
  409a90:	adrp	x10, 410000 <tigetstr@plt+0xd9e0>
  409a94:	add	x8, x8, #0x518
  409a98:	add	x9, x9, #0x47c
  409a9c:	add	x10, x10, #0x3cc
  409aa0:	b	409ae0 <tigetstr@plt+0x74c0>
  409aa4:	cbnz	w19, 409b80 <tigetstr@plt+0x7560>
  409aa8:	adrp	x8, 410000 <tigetstr@plt+0xd9e0>
  409aac:	adrp	x9, 410000 <tigetstr@plt+0xd9e0>
  409ab0:	adrp	x10, 410000 <tigetstr@plt+0xd9e0>
  409ab4:	add	x8, x8, #0xcdc
  409ab8:	add	x9, x9, #0xc40
  409abc:	add	x10, x10, #0xb90
  409ac0:	b	409ae0 <tigetstr@plt+0x74c0>
  409ac4:	cbnz	w19, 409ba8 <tigetstr@plt+0x7588>
  409ac8:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  409acc:	adrp	x9, 411000 <tigetstr@plt+0xe9e0>
  409ad0:	adrp	x10, 411000 <tigetstr@plt+0xe9e0>
  409ad4:	add	x8, x8, #0x4a0
  409ad8:	add	x9, x9, #0x404
  409adc:	add	x10, x10, #0x354
  409ae0:	adrp	x11, 423000 <tigetstr@plt+0x209e0>
  409ae4:	add	x11, x11, #0x378
  409ae8:	stp	x10, x9, [x11]
  409aec:	str	x8, [x11, #16]
  409af0:	cbnz	w19, 409b08 <tigetstr@plt+0x74e8>
  409af4:	ldp	x20, x19, [sp, #48]
  409af8:	ldp	x22, x21, [sp, #32]
  409afc:	ldp	x24, x23, [sp, #16]
  409b00:	ldp	x29, x30, [sp], #64
  409b04:	ret
  409b08:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409b0c:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409b10:	ldr	x8, [x8, #3856]
  409b14:	ldr	x9, [x9, #3968]
  409b18:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  409b1c:	ldr	w3, [x10, #696]
  409b20:	ldr	x0, [x8]
  409b24:	ldr	x2, [x9]
  409b28:	ldp	w4, w5, [x24]
  409b2c:	ldp	x20, x19, [sp, #48]
  409b30:	ldp	x22, x21, [sp, #32]
  409b34:	ldp	x24, x23, [sp, #16]
  409b38:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  409b3c:	add	x1, x1, #0xa5
  409b40:	ldp	x29, x30, [sp], #64
  409b44:	b	4025e0 <fprintf@plt>
  409b48:	mov	w8, #0x2                   	// #2
  409b4c:	b	409944 <tigetstr@plt+0x7324>
  409b50:	mov	w8, #0x3                   	// #3
  409b54:	b	409944 <tigetstr@plt+0x7324>
  409b58:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409b5c:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409b60:	ldr	x8, [x8, #3856]
  409b64:	ldr	x9, [x9, #3968]
  409b68:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  409b6c:	add	x1, x1, #0x3d
  409b70:	ldr	x0, [x8]
  409b74:	ldr	x2, [x9]
  409b78:	bl	4025e0 <fprintf@plt>
  409b7c:	b	409a88 <tigetstr@plt+0x7468>
  409b80:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409b84:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409b88:	ldr	x8, [x8, #3856]
  409b8c:	ldr	x9, [x9, #3968]
  409b90:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  409b94:	add	x1, x1, #0x61
  409b98:	ldr	x0, [x8]
  409b9c:	ldr	x2, [x9]
  409ba0:	bl	4025e0 <fprintf@plt>
  409ba4:	b	409aa8 <tigetstr@plt+0x7488>
  409ba8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409bac:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409bb0:	ldr	x8, [x8, #3856]
  409bb4:	ldr	x9, [x9, #3968]
  409bb8:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  409bbc:	add	x1, x1, #0x82
  409bc0:	ldr	x0, [x8]
  409bc4:	ldr	x2, [x9]
  409bc8:	bl	4025e0 <fprintf@plt>
  409bcc:	b	409ac8 <tigetstr@plt+0x74a8>
  409bd0:	stp	x29, x30, [sp, #-64]!
  409bd4:	stp	x24, x23, [sp, #16]
  409bd8:	stp	x22, x21, [sp, #32]
  409bdc:	stp	x20, x19, [sp, #48]
  409be0:	mov	x29, sp
  409be4:	mov	x20, x0
  409be8:	bl	402110 <strlen@plt>
  409bec:	mov	x19, x0
  409bf0:	cmp	w19, #0x2
  409bf4:	b.lt	409c50 <tigetstr@plt+0x7630>  // b.tstop
  409bf8:	adrp	x21, 412000 <tigetstr@plt+0xf9e0>
  409bfc:	adrp	x22, 412000 <tigetstr@plt+0xf9e0>
  409c00:	mov	w23, wzr
  409c04:	sub	w24, w19, #0x1
  409c08:	add	x21, x21, #0xd2
  409c0c:	add	x22, x22, #0xd5
  409c10:	b	409c24 <tigetstr@plt+0x7604>
  409c14:	mov	w23, #0x1                   	// #1
  409c18:	subs	x24, x24, #0x1
  409c1c:	add	x20, x20, #0x1
  409c20:	b.eq	409c54 <tigetstr@plt+0x7634>  // b.none
  409c24:	mov	w2, #0x2                   	// #2
  409c28:	mov	x0, x20
  409c2c:	mov	x1, x21
  409c30:	bl	402250 <strncmp@plt>
  409c34:	cbz	w0, 409c14 <tigetstr@plt+0x75f4>
  409c38:	mov	w2, #0x2                   	// #2
  409c3c:	mov	x0, x20
  409c40:	mov	x1, x22
  409c44:	bl	402250 <strncmp@plt>
  409c48:	cbnz	w0, 409c18 <tigetstr@plt+0x75f8>
  409c4c:	b	409c60 <tigetstr@plt+0x7640>
  409c50:	mov	w23, wzr
  409c54:	cmp	w19, #0x32
  409c58:	cset	w8, gt
  409c5c:	and	w23, w8, w23
  409c60:	and	w0, w23, #0x1
  409c64:	ldp	x20, x19, [sp, #48]
  409c68:	ldp	x22, x21, [sp, #32]
  409c6c:	ldp	x24, x23, [sp, #16]
  409c70:	ldp	x29, x30, [sp], #64
  409c74:	ret
  409c78:	stp	x29, x30, [sp, #-96]!
  409c7c:	stp	x28, x27, [sp, #16]
  409c80:	stp	x26, x25, [sp, #32]
  409c84:	stp	x24, x23, [sp, #48]
  409c88:	stp	x22, x21, [sp, #64]
  409c8c:	stp	x20, x19, [sp, #80]
  409c90:	mov	x29, sp
  409c94:	sub	sp, sp, #0x1, lsl #12
  409c98:	sub	sp, sp, #0x60
  409c9c:	mov	w19, w2
  409ca0:	mov	x21, x0
  409ca4:	stp	w4, w5, [sp, #16]
  409ca8:	str	w3, [sp, #12]
  409cac:	str	x1, [sp, #48]
  409cb0:	cbnz	x1, 409cc8 <tigetstr@plt+0x76a8>
  409cb4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  409cb8:	str	x21, [x8, #912]
  409cbc:	adrp	x8, 40b000 <tigetstr@plt+0x89e0>
  409cc0:	add	x8, x8, #0x1b4
  409cc4:	str	x8, [sp, #48]
  409cc8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  409ccc:	add	x8, x8, #0x3a8
  409cd0:	ldr	x9, [x8, #8]
  409cd4:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  409cd8:	adrp	x26, 423000 <tigetstr@plt+0x209e0>
  409cdc:	add	x20, x20, #0x3a0
  409ce0:	str	xzr, [x8]
  409ce4:	cbz	x9, 409cf4 <tigetstr@plt+0x76d4>
  409ce8:	ldr	x0, [x26, #928]
  409cec:	mov	x8, xzr
  409cf0:	b	409d18 <tigetstr@plt+0x76f8>
  409cf4:	ldr	x0, [x20]
  409cf8:	mov	w8, #0x401                 	// #1025
  409cfc:	mov	w1, #0x401                 	// #1025
  409d00:	str	x8, [x20, #16]
  409d04:	bl	4021e0 <_nc_doalloc@plt>
  409d08:	str	x0, [x20]
  409d0c:	cbz	x0, 40b1a8 <tigetstr@plt+0x8b88>
  409d10:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  409d14:	ldr	x8, [x8, #936]
  409d18:	strb	wzr, [x0, x8]
  409d1c:	ldp	x9, x8, [x20]
  409d20:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  409d24:	add	x22, x22, #0x340
  409d28:	strb	wzr, [x9, x8]
  409d2c:	cbnz	w19, 409de4 <tigetstr@plt+0x77c4>
  409d30:	ldr	x1, [x21]
  409d34:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  409d38:	add	x0, x0, #0x3a0
  409d3c:	bl	40b220 <tigetstr@plt+0x8c00>
  409d40:	ldr	w8, [sp, #16]
  409d44:	cbnz	w8, 409d6c <tigetstr@plt+0x774c>
  409d48:	ldr	x8, [x26, #928]
  409d4c:	mov	w9, #0x3d                  	// #61
  409d50:	b	409d5c <tigetstr@plt+0x773c>
  409d54:	strb	w9, [x8]
  409d58:	add	x8, x8, #0x1
  409d5c:	ldrb	w10, [x8]
  409d60:	cmp	w10, #0x3a
  409d64:	b.eq	409d54 <tigetstr@plt+0x7734>  // b.none
  409d68:	cbnz	w10, 409d58 <tigetstr@plt+0x7738>
  409d6c:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  409d70:	add	x19, x19, #0x2bc
  409d74:	ldur	x1, [x19, #4]
  409d78:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  409d7c:	add	x20, x20, #0x354
  409d80:	add	x0, x20, #0x4c
  409d84:	bl	40b220 <tigetstr@plt+0x8c00>
  409d88:	ldr	w9, [x19]
  409d8c:	ldur	x8, [x20, #84]
  409d90:	cmp	w9, #0x2
  409d94:	str	w8, [x20]
  409d98:	b.lt	409df8 <tigetstr@plt+0x77d8>  // b.tstop
  409d9c:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  409da0:	str	w8, [x9, #856]
  409da4:	cbz	x8, 409dd0 <tigetstr@plt+0x77b0>
  409da8:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  409dac:	ldr	x10, [x26, #928]
  409db0:	sub	x8, x8, #0x1
  409db4:	ldrb	w11, [x10, x8]
  409db8:	cmp	w11, #0x20
  409dbc:	b.ne	409dd0 <tigetstr@plt+0x77b0>  // b.any
  409dc0:	str	x8, [x9, #936]
  409dc4:	strb	wzr, [x10, x8]
  409dc8:	ldr	x8, [x9, #936]
  409dcc:	cbnz	x8, 409dac <tigetstr@plt+0x778c>
  409dd0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  409dd4:	ldr	x1, [x8, #712]
  409dd8:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  409ddc:	add	x0, x0, #0x3a0
  409de0:	bl	40b220 <tigetstr@plt+0x8c00>
  409de4:	ldrb	w8, [x22]
  409de8:	cmp	w8, #0x0
  409dec:	mov	w8, #0x8                   	// #8
  409df0:	csel	w8, wzr, w8, ne  // ne = any
  409df4:	str	w8, [x22, #20]
  409df8:	ldrh	w9, [x21, #56]
  409dfc:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  409e00:	cbz	w9, 409fc0 <tigetstr@plt+0x79a0>
  409e04:	adrp	x25, 423000 <tigetstr@plt+0x209e0>
  409e08:	adrp	x26, 410000 <tigetstr@plt+0xd9e0>
  409e0c:	mov	x27, #0x1fffff              	// #2097151
  409e10:	mov	x23, xzr
  409e14:	add	x24, x21, #0x30
  409e18:	add	x25, x25, #0x360
  409e1c:	add	x26, x26, #0x36d
  409e20:	movk	x27, #0xee0, lsl #32
  409e24:	adrp	x28, 423000 <tigetstr@plt+0x209e0>
  409e28:	str	wzr, [sp, #32]
  409e2c:	str	wzr, [sp, #44]
  409e30:	b	409e48 <tigetstr@plt+0x7828>
  409e34:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  409e38:	ldrh	w9, [x21, #56]
  409e3c:	add	x23, x23, #0x1
  409e40:	cmp	x23, x9
  409e44:	b.cs	409fa8 <tigetstr@plt+0x7988>  // b.hs, b.nlast
  409e48:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  409e4c:	ldr	w8, [x8, #848]
  409e50:	cmp	x23, #0x2b
  409e54:	b.hi	409e7c <tigetstr@plt+0x785c>  // b.pmore
  409e58:	cmp	w8, #0x1
  409e5c:	b.eq	409e7c <tigetstr@plt+0x785c>  // b.none
  409e60:	ldr	x10, [x28, #888]
  409e64:	ldr	w22, [x10, x23, lsl #2]
  409e68:	cmp	w22, #0x2c
  409e6c:	mov	w10, w22
  409e70:	mov	x11, x25
  409e74:	b.ge	409e90 <tigetstr@plt+0x7870>  // b.tcont
  409e78:	b	409ea4 <tigetstr@plt+0x7884>
  409e7c:	mov	w22, w23
  409e80:	cmp	w22, #0x2c
  409e84:	mov	w10, w22
  409e88:	mov	x11, x25
  409e8c:	b.lt	409ea4 <tigetstr@plt+0x7884>  // b.tstop
  409e90:	ldrh	w10, [x21, #62]
  409e94:	and	w9, w9, #0xffff
  409e98:	sub	w9, w22, w9
  409e9c:	mov	x11, x24
  409ea0:	add	w10, w9, w10
  409ea4:	ldr	w9, [x20, #840]
  409ea8:	cmp	w9, #0x4
  409eac:	b.hi	409e38 <tigetstr@plt+0x7818>  // b.pmore
  409eb0:	ldr	x11, [x11]
  409eb4:	ldr	x19, [x11, w10, sxtw #3]
  409eb8:	adr	x10, 409ec8 <tigetstr@plt+0x78a8>
  409ebc:	ldrb	w11, [x26, x9]
  409ec0:	add	x10, x10, x11, lsl #2
  409ec4:	br	x10
  409ec8:	cmp	w22, #0x15
  409ecc:	b.cs	409e38 <tigetstr@plt+0x7818>  // b.hs, b.nlast
  409ed0:	b	409ee4 <tigetstr@plt+0x78c4>
  409ed4:	cmp	w22, #0x2b
  409ed8:	b.hi	409e38 <tigetstr@plt+0x7818>  // b.pmore
  409edc:	lsr	x9, x27, x22
  409ee0:	tbz	w9, #0, 409e38 <tigetstr@plt+0x7818>
  409ee4:	cmp	w8, #0x3
  409ee8:	b.eq	409f24 <tigetstr@plt+0x7904>  // b.none
  409eec:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  409ef0:	ldr	w8, [x8, #844]
  409ef4:	cmp	w8, #0x1
  409ef8:	b.hi	409f24 <tigetstr@plt+0x7904>  // b.pmore
  409efc:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409f00:	ldr	x8, [x8, #3912]
  409f04:	ldrb	w8, [x8]
  409f08:	cbnz	w8, 409f24 <tigetstr@plt+0x7904>
  409f0c:	ldrb	w8, [x19]
  409f10:	cmp	w8, #0x4f
  409f14:	b.ne	409f24 <tigetstr@plt+0x7904>  // b.any
  409f18:	ldrb	w8, [x19, #1]
  409f1c:	cmp	w8, #0x54
  409f20:	b.eq	409e38 <tigetstr@plt+0x7818>  // b.none
  409f24:	ldr	x8, [sp, #48]
  409f28:	mov	w0, wzr
  409f2c:	mov	w1, w22
  409f30:	blr	x8
  409f34:	cmn	w0, #0x1
  409f38:	b.eq	409e34 <tigetstr@plt+0x7814>  // b.none
  409f3c:	mov	w20, w0
  409f40:	add	x0, sp, #0x44
  409f44:	mov	x1, x19
  409f48:	bl	4024c0 <strcpy@plt>
  409f4c:	cmp	w20, #0x0
  409f50:	b.le	409f6c <tigetstr@plt+0x794c>
  409f54:	ldr	w9, [sp, #32]
  409f58:	add	w8, w22, #0x1
  409f5c:	cmp	w8, w9
  409f60:	csinc	w9, w9, w22, ls  // ls = plast
  409f64:	str	w9, [sp, #32]
  409f68:	b	409f80 <tigetstr@plt+0x7960>
  409f6c:	add	x0, sp, #0x44
  409f70:	bl	402110 <strlen@plt>
  409f74:	add	x8, sp, #0x44
  409f78:	mov	w9, #0x40                  	// #64
  409f7c:	strh	w9, [x8, x0]
  409f80:	add	x0, sp, #0x44
  409f84:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  409f88:	bl	402110 <strlen@plt>
  409f8c:	mov	x1, x0
  409f90:	add	x0, sp, #0x44
  409f94:	mov	w2, #0x5                   	// #5
  409f98:	bl	40b308 <tigetstr@plt+0x8ce8>
  409f9c:	mov	w8, #0x1                   	// #1
  409fa0:	str	w8, [sp, #44]
  409fa4:	b	409e38 <tigetstr@plt+0x7818>
  409fa8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  409fac:	ldr	w8, [x8, #852]
  409fb0:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  409fb4:	adrp	x26, 423000 <tigetstr@plt+0x209e0>
  409fb8:	add	x22, x22, #0x340
  409fbc:	b	409fc8 <tigetstr@plt+0x79a8>
  409fc0:	str	wzr, [sp, #44]
  409fc4:	str	wzr, [sp, #32]
  409fc8:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  409fcc:	ldrb	w10, [x9, #832]
  409fd0:	mov	w9, #0x8                   	// #8
  409fd4:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  409fd8:	cmp	w10, #0x0
  409fdc:	csel	w9, wzr, w9, ne  // ne = any
  409fe0:	cmp	w8, w9
  409fe4:	b.eq	40a054 <tigetstr@plt+0x7a34>  // b.none
  409fe8:	ldr	w9, [x19, #700]
  409fec:	cmp	w9, #0x2
  409ff0:	b.lt	40a054 <tigetstr@plt+0x7a34>  // b.tstop
  409ff4:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  409ff8:	add	x10, x10, #0x358
  409ffc:	ldr	x9, [x10, #80]
  40a000:	str	w8, [x10]
  40a004:	cbz	x9, 40a030 <tigetstr@plt+0x7a10>
  40a008:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a00c:	ldr	x10, [x26, #928]
  40a010:	sub	x9, x9, #0x1
  40a014:	ldrb	w11, [x10, x9]
  40a018:	cmp	w11, #0x20
  40a01c:	b.ne	40a030 <tigetstr@plt+0x7a10>  // b.any
  40a020:	str	x9, [x8, #936]
  40a024:	strb	wzr, [x10, x9]
  40a028:	ldr	x9, [x8, #936]
  40a02c:	cbnz	x9, 40a00c <tigetstr@plt+0x79ec>
  40a030:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a034:	ldr	x1, [x8, #712]
  40a038:	add	x0, x22, #0x60
  40a03c:	bl	40b220 <tigetstr@plt+0x8c00>
  40a040:	ldrb	w10, [x22]
  40a044:	mov	w8, #0x8                   	// #8
  40a048:	cmp	w10, #0x0
  40a04c:	csel	w8, wzr, w8, ne  // ne = any
  40a050:	str	w8, [x22, #20]
  40a054:	ldrh	w9, [x21, #58]
  40a058:	cbz	w9, 40a2f0 <tigetstr@plt+0x7cd0>
  40a05c:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40a060:	adrp	x24, 410000 <tigetstr@plt+0xd9e0>
  40a064:	mov	x23, xzr
  40a068:	mov	w28, wzr
  40a06c:	add	x26, x21, #0x30
  40a070:	add	x20, x20, #0x368
  40a074:	add	x24, x24, #0x372
  40a078:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  40a07c:	b	40a0d8 <tigetstr@plt+0x7ab8>
  40a080:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  40a084:	add	x1, x1, #0x20e
  40a088:	mov	x27, x24
  40a08c:	mov	x24, x28
  40a090:	mov	w28, w20
  40a094:	mov	x20, x22
  40a098:	bl	402180 <sprintf@plt>
  40a09c:	add	w8, w25, #0x1
  40a0a0:	cmp	w8, w28
  40a0a4:	csinc	w28, w28, w25, ls  // ls = plast
  40a0a8:	add	x0, sp, #0x44
  40a0ac:	bl	402110 <strlen@plt>
  40a0b0:	mov	x1, x0
  40a0b4:	add	x0, sp, #0x44
  40a0b8:	mov	w2, #0x5                   	// #5
  40a0bc:	bl	40b308 <tigetstr@plt+0x8ce8>
  40a0c0:	mov	w8, #0x1                   	// #1
  40a0c4:	str	w8, [sp, #44]
  40a0c8:	ldrh	w9, [x21, #58]
  40a0cc:	add	x23, x23, #0x1
  40a0d0:	cmp	x23, x9
  40a0d4:	b.cs	40a2d0 <tigetstr@plt+0x7cb0>  // b.hs, b.nlast
  40a0d8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a0dc:	ldr	w8, [x8, #848]
  40a0e0:	cmp	x23, #0x26
  40a0e4:	b.hi	40a15c <tigetstr@plt+0x7b3c>  // b.pmore
  40a0e8:	cmp	w8, #0x1
  40a0ec:	mov	w25, w23
  40a0f0:	b.eq	40a0fc <tigetstr@plt+0x7adc>  // b.none
  40a0f4:	ldr	x10, [x27, #896]
  40a0f8:	ldr	w25, [x10, x23, lsl #2]
  40a0fc:	cmp	w25, #0x27
  40a100:	mov	w10, w25
  40a104:	mov	x11, x20
  40a108:	b.lt	40a128 <tigetstr@plt+0x7b08>  // b.tstop
  40a10c:	ldrh	w10, [x21, #64]
  40a110:	ldrh	w11, [x21, #62]
  40a114:	and	w9, w9, #0xffff
  40a118:	sub	w9, w25, w9
  40a11c:	add	w9, w9, w10
  40a120:	add	w10, w9, w11
  40a124:	mov	x11, x26
  40a128:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40a12c:	ldr	w9, [x9, #840]
  40a130:	cmp	w9, #0x4
  40a134:	b.hi	40a0c8 <tigetstr@plt+0x7aa8>  // b.pmore
  40a138:	ldr	x11, [x11]
  40a13c:	ldr	x19, [x11, w10, sxtw #3]
  40a140:	adr	x10, 40a150 <tigetstr@plt+0x7b30>
  40a144:	ldrb	w11, [x24, x9]
  40a148:	add	x10, x10, x11, lsl #2
  40a14c:	br	x10
  40a150:	cmp	w25, #0x8
  40a154:	b.cs	40a0c8 <tigetstr@plt+0x7aa8>  // b.hs, b.nlast
  40a158:	b	40a198 <tigetstr@plt+0x7b78>
  40a15c:	mov	w25, w23
  40a160:	cmp	w25, #0x27
  40a164:	mov	w10, w25
  40a168:	mov	x11, x20
  40a16c:	b.ge	40a10c <tigetstr@plt+0x7aec>  // b.tcont
  40a170:	b	40a128 <tigetstr@plt+0x7b08>
  40a174:	cmp	w25, #0x26
  40a178:	b.hi	40a0c8 <tigetstr@plt+0x7aa8>  // b.pmore
  40a17c:	mov	x9, #0x8ff                 	// #2303
  40a180:	movk	x9, #0x3e, lsl #32
  40a184:	lsr	x9, x9, x25
  40a188:	tbnz	w9, #0, 40a198 <tigetstr@plt+0x7b78>
  40a18c:	b	40a0c8 <tigetstr@plt+0x7aa8>
  40a190:	cmp	w25, #0xb
  40a194:	b.cs	40a0c8 <tigetstr@plt+0x7aa8>  // b.hs, b.nlast
  40a198:	cmp	w8, #0x3
  40a19c:	b.eq	40a1d8 <tigetstr@plt+0x7bb8>  // b.none
  40a1a0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a1a4:	ldr	w8, [x8, #844]
  40a1a8:	cmp	w8, #0x1
  40a1ac:	b.hi	40a1d8 <tigetstr@plt+0x7bb8>  // b.pmore
  40a1b0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a1b4:	ldr	x8, [x8, #3912]
  40a1b8:	ldrb	w8, [x8]
  40a1bc:	cbnz	w8, 40a1d8 <tigetstr@plt+0x7bb8>
  40a1c0:	ldrb	w8, [x19]
  40a1c4:	cmp	w8, #0x4f
  40a1c8:	b.ne	40a1d8 <tigetstr@plt+0x7bb8>  // b.any
  40a1cc:	ldrb	w8, [x19, #1]
  40a1d0:	cmp	w8, #0x54
  40a1d4:	b.eq	40a0c8 <tigetstr@plt+0x7aa8>  // b.none
  40a1d8:	ldr	x8, [sp, #48]
  40a1dc:	mov	w0, #0x1                   	// #1
  40a1e0:	mov	w1, w25
  40a1e4:	blr	x8
  40a1e8:	cmn	w0, #0x1
  40a1ec:	b.eq	40a0c8 <tigetstr@plt+0x7aa8>  // b.none
  40a1f0:	ldr	x8, [x21, #24]
  40a1f4:	ldr	w8, [x8, w25, uxtw #2]
  40a1f8:	tbnz	w8, #31, 40a2ac <tigetstr@plt+0x7c8c>
  40a1fc:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40a200:	add	x0, sp, #0x44
  40a204:	add	x1, x1, #0xdc
  40a208:	mov	x2, x19
  40a20c:	mov	x22, x20
  40a210:	mov	w20, w28
  40a214:	mov	x28, x24
  40a218:	mov	x24, x27
  40a21c:	mov	w27, w25
  40a220:	bl	402180 <sprintf@plt>
  40a224:	add	x0, sp, #0x44
  40a228:	bl	402110 <strlen@plt>
  40a22c:	ldr	x8, [x21, #24]
  40a230:	ldr	w2, [x8, x27, lsl #2]
  40a234:	add	x8, sp, #0x44
  40a238:	add	x0, x8, x0
  40a23c:	cmp	w2, #0x100
  40a240:	b.lt	40a080 <tigetstr@plt+0x7a60>  // b.tstop
  40a244:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a248:	ldr	w8, [x8, #844]
  40a24c:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  40a250:	add	x1, x1, #0x20e
  40a254:	mov	x27, x24
  40a258:	cmp	w8, #0x2
  40a25c:	mov	x24, x28
  40a260:	mov	w28, w20
  40a264:	mov	x20, x22
  40a268:	mov	w11, #0x1                   	// #1
  40a26c:	b.eq	40a098 <tigetstr@plt+0x7a78>  // b.none
  40a270:	mov	w8, #0x8                   	// #8
  40a274:	b	40a284 <tigetstr@plt+0x7c64>
  40a278:	add	x8, x8, #0x1
  40a27c:	cmp	x8, #0x40
  40a280:	b.eq	40a2c4 <tigetstr@plt+0x7ca4>  // b.none
  40a284:	lsl	x9, x11, x8
  40a288:	sub	x10, x9, #0x10
  40a28c:	cmp	x10, x2
  40a290:	b.hi	40a278 <tigetstr@plt+0x7c58>  // b.pmore
  40a294:	add	x9, x9, #0x10
  40a298:	cmp	x9, x2
  40a29c:	b.ls	40a278 <tigetstr@plt+0x7c58>  // b.plast
  40a2a0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40a2a4:	add	x1, x1, #0x3cf
  40a2a8:	b	40a098 <tigetstr@plt+0x7a78>
  40a2ac:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40a2b0:	add	x0, sp, #0x44
  40a2b4:	add	x1, x1, #0xd8
  40a2b8:	mov	x2, x19
  40a2bc:	bl	402180 <sprintf@plt>
  40a2c0:	b	40a0a8 <tigetstr@plt+0x7a88>
  40a2c4:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  40a2c8:	add	x1, x1, #0x20e
  40a2cc:	b	40a098 <tigetstr@plt+0x7a78>
  40a2d0:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  40a2d4:	add	x22, x22, #0x340
  40a2d8:	ldr	w8, [x22, #20]
  40a2dc:	ldrb	w10, [x22]
  40a2e0:	adrp	x26, 423000 <tigetstr@plt+0x209e0>
  40a2e4:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40a2e8:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40a2ec:	b	40a2f4 <tigetstr@plt+0x7cd4>
  40a2f0:	mov	w28, wzr
  40a2f4:	cmp	w10, #0x0
  40a2f8:	mov	w9, #0x8                   	// #8
  40a2fc:	csel	w9, wzr, w9, ne  // ne = any
  40a300:	cmp	w8, w9
  40a304:	b.eq	40a374 <tigetstr@plt+0x7d54>  // b.none
  40a308:	ldr	w9, [x19, #700]
  40a30c:	cmp	w9, #0x2
  40a310:	b.lt	40a374 <tigetstr@plt+0x7d54>  // b.tstop
  40a314:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40a318:	add	x10, x10, #0x358
  40a31c:	ldr	x9, [x10, #80]
  40a320:	str	w8, [x10]
  40a324:	cbz	x9, 40a350 <tigetstr@plt+0x7d30>
  40a328:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a32c:	ldr	x10, [x26, #928]
  40a330:	sub	x9, x9, #0x1
  40a334:	ldrb	w11, [x10, x9]
  40a338:	cmp	w11, #0x20
  40a33c:	b.ne	40a350 <tigetstr@plt+0x7d30>  // b.any
  40a340:	str	x9, [x8, #936]
  40a344:	strb	wzr, [x10, x9]
  40a348:	ldr	x9, [x8, #936]
  40a34c:	cbnz	x9, 40a32c <tigetstr@plt+0x7d0c>
  40a350:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a354:	ldr	x1, [x8, #712]
  40a358:	add	x0, x22, #0x60
  40a35c:	bl	40b220 <tigetstr@plt+0x8c00>
  40a360:	ldrb	w8, [x22]
  40a364:	cmp	w8, #0x0
  40a368:	mov	w8, #0x8                   	// #8
  40a36c:	csel	w8, wzr, w8, ne  // ne = any
  40a370:	str	w8, [x22, #20]
  40a374:	ldr	x0, [x21]
  40a378:	ldr	w8, [sp, #32]
  40a37c:	add	w19, w8, w28, lsl #1
  40a380:	bl	402110 <strlen@plt>
  40a384:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40a388:	ldr	w9, [x9, #844]
  40a38c:	add	w8, w19, w0
  40a390:	add	w10, w8, #0xd
  40a394:	add	w8, w8, #0xe
  40a398:	tst	w10, #0x1
  40a39c:	adrp	x24, 423000 <tigetstr@plt+0x209e0>
  40a3a0:	csel	w8, w10, w8, eq  // eq = none
  40a3a4:	cmp	w9, #0x2
  40a3a8:	add	x24, x24, #0x3a0
  40a3ac:	str	w8, [sp, #24]
  40a3b0:	b.ne	40a408 <tigetstr@plt+0x7de8>  // b.any
  40a3b4:	ldr	x19, [x21, #32]
  40a3b8:	ldr	x1, [x19, #3160]
  40a3bc:	add	x8, x1, #0x1
  40a3c0:	cmp	x8, #0x2
  40a3c4:	b.cc	40a408 <tigetstr@plt+0x7de8>  // b.lo, b.ul, b.last
  40a3c8:	ldr	x0, [x19, #400]
  40a3cc:	add	x8, x0, #0x1
  40a3d0:	cmp	x8, #0x2
  40a3d4:	b.cc	40a3e8 <tigetstr@plt+0x7dc8>  // b.lo, b.ul, b.last
  40a3d8:	bl	402400 <strcmp@plt>
  40a3dc:	cbnz	w0, 40a3e8 <tigetstr@plt+0x7dc8>
  40a3e0:	str	xzr, [x19, #400]
  40a3e4:	ldr	x19, [x21, #32]
  40a3e8:	ldr	x0, [x19, #984]
  40a3ec:	add	x8, x0, #0x1
  40a3f0:	cmp	x8, #0x2
  40a3f4:	b.cc	40a408 <tigetstr@plt+0x7de8>  // b.lo, b.ul, b.last
  40a3f8:	ldr	x1, [x19, #3160]
  40a3fc:	bl	402400 <strcmp@plt>
  40a400:	cbnz	w0, 40a408 <tigetstr@plt+0x7de8>
  40a404:	str	xzr, [x19, #984]
  40a408:	ldrh	w8, [x21, #60]
  40a40c:	cbz	w8, 40a424 <tigetstr@plt+0x7e04>
  40a410:	mov	x28, xzr
  40a414:	add	x9, x21, #0x30
  40a418:	str	wzr, [sp, #28]
  40a41c:	str	x9, [sp, #32]
  40a420:	b	40a6f0 <tigetstr@plt+0x80d0>
  40a424:	str	wzr, [sp, #28]
  40a428:	ldr	w8, [x20, #840]
  40a42c:	cmp	w8, #0x3
  40a430:	b.eq	40a464 <tigetstr@plt+0x7e44>  // b.none
  40a434:	cmp	w8, #0x2
  40a438:	b.ne	40a67c <tigetstr@plt+0x805c>  // b.any
  40a43c:	ldr	x8, [x21, #32]
  40a440:	ldr	x2, [x8, #3288]
  40a444:	add	x9, x2, #0x1
  40a448:	cmp	x9, #0x2
  40a44c:	b.cs	40a638 <tigetstr@plt+0x8018>  // b.hs, b.nlast
  40a450:	ldr	x2, [x8, #3296]
  40a454:	add	x8, x2, #0x1
  40a458:	cmp	x8, #0x2
  40a45c:	b.cc	40a67c <tigetstr@plt+0x805c>  // b.lo, b.ul, b.last
  40a460:	b	40a688 <tigetstr@plt+0x8068>
  40a464:	ldr	x20, [x21, #32]
  40a468:	ldr	x19, [x20, #1168]
  40a46c:	add	x8, x19, #0x1
  40a470:	cmp	x8, #0x2
  40a474:	b.cc	40a67c <tigetstr@plt+0x805c>  // b.lo, b.ul, b.last
  40a478:	mov	w1, #0x6c                  	// #108
  40a47c:	mov	x0, x19
  40a480:	add	x21, sp, #0x38
  40a484:	bl	402480 <strchr@plt>
  40a488:	cbz	x0, 40b034 <tigetstr@plt+0x8a14>
  40a48c:	ldrb	w8, [x0, #1]
  40a490:	mov	w1, #0x71                  	// #113
  40a494:	mov	x0, x19
  40a498:	strb	w8, [sp, #56]
  40a49c:	bl	402480 <strchr@plt>
  40a4a0:	cbz	x0, 40afe4 <tigetstr@plt+0x89c4>
  40a4a4:	ldrb	w8, [x0, #1]
  40a4a8:	mov	w1, #0x6b                  	// #107
  40a4ac:	mov	x0, x19
  40a4b0:	add	x21, sp, #0x38
  40a4b4:	strb	w8, [sp, #57]
  40a4b8:	bl	402480 <strchr@plt>
  40a4bc:	cbz	x0, 40afec <tigetstr@plt+0x89cc>
  40a4c0:	ldrb	w8, [x0, #1]
  40a4c4:	mov	w1, #0x78                  	// #120
  40a4c8:	mov	x0, x19
  40a4cc:	strb	w8, [sp, #58]
  40a4d0:	bl	402480 <strchr@plt>
  40a4d4:	cbz	x0, 40aff4 <tigetstr@plt+0x89d4>
  40a4d8:	ldrb	w8, [x0, #1]
  40a4dc:	mov	w1, #0x6a                  	// #106
  40a4e0:	mov	x0, x19
  40a4e4:	add	x21, sp, #0x38
  40a4e8:	strb	w8, [sp, #59]
  40a4ec:	bl	402480 <strchr@plt>
  40a4f0:	cbz	x0, 40affc <tigetstr@plt+0x89dc>
  40a4f4:	ldrb	w8, [x0, #1]
  40a4f8:	mov	w1, #0x6d                  	// #109
  40a4fc:	mov	x0, x19
  40a500:	strb	w8, [sp, #60]
  40a504:	bl	402480 <strchr@plt>
  40a508:	cbz	x0, 40b004 <tigetstr@plt+0x89e4>
  40a50c:	ldrb	w8, [x0, #1]
  40a510:	mov	w1, #0x77                  	// #119
  40a514:	add	x19, sp, #0x38
  40a518:	strb	w8, [sp, #61]
  40a51c:	ldr	x0, [x20, #1168]
  40a520:	bl	402480 <strchr@plt>
  40a524:	cbz	x0, 40b00c <tigetstr@plt+0x89ec>
  40a528:	ldrb	w8, [x0, #1]
  40a52c:	mov	w1, #0x75                  	// #117
  40a530:	strb	w8, [sp, #62]
  40a534:	ldr	x0, [x20, #1168]
  40a538:	bl	402480 <strchr@plt>
  40a53c:	cbz	x0, 40b014 <tigetstr@plt+0x89f4>
  40a540:	ldrb	w8, [x0, #1]
  40a544:	mov	w1, #0x76                  	// #118
  40a548:	add	x19, sp, #0x38
  40a54c:	strb	w8, [sp, #63]
  40a550:	ldr	x0, [x20, #1168]
  40a554:	bl	402480 <strchr@plt>
  40a558:	cbz	x0, 40b01c <tigetstr@plt+0x89fc>
  40a55c:	ldrb	w8, [x0, #1]
  40a560:	mov	w1, #0x74                  	// #116
  40a564:	strb	w8, [sp, #64]
  40a568:	ldr	x0, [x20, #1168]
  40a56c:	bl	402480 <strchr@plt>
  40a570:	cbz	x0, 40b024 <tigetstr@plt+0x8a04>
  40a574:	ldrb	w8, [x0, #1]
  40a578:	mov	w1, #0x6e                  	// #110
  40a57c:	strb	w8, [sp, #65]
  40a580:	ldr	x0, [x20, #1168]
  40a584:	bl	402480 <strchr@plt>
  40a588:	cbz	x0, 40b02c <tigetstr@plt+0x8a0c>
  40a58c:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40a590:	ldr	w9, [x9, #844]
  40a594:	ldrb	w8, [x0, #1]
  40a598:	ldr	w2, [sp, #20]
  40a59c:	add	x0, sp, #0x38
  40a5a0:	cmp	w9, #0x0
  40a5a4:	cset	w1, eq  // eq = none
  40a5a8:	strb	wzr, [sp, #67]
  40a5ac:	strb	w8, [sp, #66]
  40a5b0:	bl	4023b0 <_nc_tic_expand@plt>
  40a5b4:	mov	w8, #0x6f62                	// #28514
  40a5b8:	movk	w8, #0x3178, lsl #16
  40a5bc:	mov	w9, #0x3d                  	// #61
  40a5c0:	str	w8, [sp, #68]
  40a5c4:	strh	w9, [sp, #72]
  40a5c8:	ldrb	w8, [x0]
  40a5cc:	cbz	w8, 40a698 <tigetstr@plt+0x8078>
  40a5d0:	mov	x19, x0
  40a5d4:	add	x0, sp, #0x44
  40a5d8:	bl	402110 <strlen@plt>
  40a5dc:	mov	x21, x0
  40a5e0:	mov	x0, x19
  40a5e4:	bl	402110 <strlen@plt>
  40a5e8:	add	x8, x21, x0
  40a5ec:	add	x8, x8, #0x1
  40a5f0:	lsr	x8, x8, #2
  40a5f4:	cmp	x8, #0x404
  40a5f8:	b.ls	40b198 <tigetstr@plt+0x8b78>  // b.plast
  40a5fc:	ldrb	w21, [x19, x0]
  40a600:	mov	x20, x0
  40a604:	strb	wzr, [x19, x0]
  40a608:	add	x0, sp, #0x44
  40a60c:	mov	x1, x19
  40a610:	bl	402270 <strcat@plt>
  40a614:	cbz	w21, 40a698 <tigetstr@plt+0x8078>
  40a618:	mov	x8, x19
  40a61c:	strb	w21, [x19, x20]
  40a620:	ldrb	w9, [x8, x20]
  40a624:	strb	w9, [x8], #1
  40a628:	cbnz	w9, 40a620 <tigetstr@plt+0x8000>
  40a62c:	ldrb	w8, [x19]
  40a630:	cbnz	w8, 40a5d4 <tigetstr@plt+0x7fb4>
  40a634:	b	40a698 <tigetstr@plt+0x8078>
  40a638:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40a63c:	add	x1, x1, #0x11d
  40a640:	add	x0, sp, #0x44
  40a644:	bl	402180 <sprintf@plt>
  40a648:	add	x0, sp, #0x44
  40a64c:	bl	402110 <strlen@plt>
  40a650:	mov	x1, x0
  40a654:	add	x0, sp, #0x44
  40a658:	mov	w2, #0x5                   	// #5
  40a65c:	bl	40b308 <tigetstr@plt+0x8ce8>
  40a660:	ldr	x8, [x21, #32]
  40a664:	mov	w9, #0x1                   	// #1
  40a668:	str	w9, [sp, #44]
  40a66c:	ldr	x2, [x8, #3296]
  40a670:	add	x8, x2, #0x1
  40a674:	cmp	x8, #0x2
  40a678:	b.cs	40a688 <tigetstr@plt+0x8068>  // b.hs, b.nlast
  40a67c:	ldr	w8, [sp, #44]
  40a680:	tbnz	w8, #0, 40b040 <tigetstr@plt+0x8a20>
  40a684:	b	40b158 <tigetstr@plt+0x8b38>
  40a688:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40a68c:	add	x1, x1, #0x125
  40a690:	add	x0, sp, #0x44
  40a694:	bl	402180 <sprintf@plt>
  40a698:	add	x0, sp, #0x44
  40a69c:	bl	402110 <strlen@plt>
  40a6a0:	mov	x1, x0
  40a6a4:	add	x0, sp, #0x44
  40a6a8:	mov	w2, #0x5                   	// #5
  40a6ac:	bl	40b308 <tigetstr@plt+0x8ce8>
  40a6b0:	b	40b040 <tigetstr@plt+0x8a20>
  40a6b4:	mov	w8, #0x6965                	// #26981
  40a6b8:	movk	w8, #0x3d, lsl #16
  40a6bc:	add	x0, sp, #0x44
  40a6c0:	str	w8, [sp, #68]
  40a6c4:	bl	402110 <strlen@plt>
  40a6c8:	mov	x1, x0
  40a6cc:	add	x0, sp, #0x44
  40a6d0:	mov	w2, #0x5                   	// #5
  40a6d4:	bl	40b308 <tigetstr@plt+0x8ce8>
  40a6d8:	mov	w8, #0x1                   	// #1
  40a6dc:	str	w8, [sp, #44]
  40a6e0:	ldrh	w8, [x21, #60]
  40a6e4:	add	x28, x28, #0x1
  40a6e8:	cmp	x28, x8
  40a6ec:	b.cs	40a428 <tigetstr@plt+0x7e08>  // b.hs, b.nlast
  40a6f0:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40a6f4:	ldr	w9, [x9, #848]
  40a6f8:	cmp	x28, #0x19d
  40a6fc:	b.hi	40a71c <tigetstr@plt+0x80fc>  // b.pmore
  40a700:	cmp	w9, #0x1
  40a704:	mov	w27, w28
  40a708:	b.eq	40a720 <tigetstr@plt+0x8100>  // b.none
  40a70c:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40a710:	ldr	x10, [x10, #904]
  40a714:	ldr	w27, [x10, x28, lsl #2]
  40a718:	b	40a720 <tigetstr@plt+0x8100>
  40a71c:	mov	w27, w28
  40a720:	adrp	x11, 423000 <tigetstr@plt+0x209e0>
  40a724:	cmp	w27, #0x19e
  40a728:	mov	w10, w27
  40a72c:	add	x11, x11, #0x370
  40a730:	b.lt	40a758 <tigetstr@plt+0x8138>  // b.tstop
  40a734:	ldrh	w10, [x21, #66]
  40a738:	ldrh	w11, [x21, #64]
  40a73c:	and	w8, w8, #0xffff
  40a740:	sub	w8, w27, w8
  40a744:	ldrh	w12, [x21, #62]
  40a748:	add	w8, w8, w10
  40a74c:	add	w8, w8, w11
  40a750:	ldr	x11, [sp, #32]
  40a754:	add	w10, w8, w12
  40a758:	ldr	w8, [x20, #840]
  40a75c:	cmp	w8, #0x4
  40a760:	b.hi	40a6e0 <tigetstr@plt+0x80c0>  // b.pmore
  40a764:	ldr	x11, [x11]
  40a768:	ldr	x19, [x21, #32]
  40a76c:	adrp	x12, 410000 <tigetstr@plt+0xd9e0>
  40a770:	add	x12, x12, #0x377
  40a774:	ldr	x22, [x11, w10, sxtw #3]
  40a778:	ldr	x25, [x19, w27, uxtw #3]
  40a77c:	adr	x10, 40a790 <tigetstr@plt+0x8170>
  40a780:	ldrb	w11, [x12, x8]
  40a784:	add	x10, x10, x11, lsl #2
  40a788:	mov	w23, w27
  40a78c:	br	x10
  40a790:	cmp	w27, #0x91
  40a794:	b.cs	40a6e0 <tigetstr@plt+0x80c0>  // b.hs, b.nlast
  40a798:	b	40a804 <tigetstr@plt+0x81e4>
  40a79c:	cmp	w27, #0x19d
  40a7a0:	b.hi	40a6e0 <tigetstr@plt+0x80c0>  // b.pmore
  40a7a4:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  40a7a8:	add	x8, x8, #0xe54
  40a7ac:	ldrb	w8, [x8, x23]
  40a7b0:	cbnz	w8, 40a804 <tigetstr@plt+0x81e4>
  40a7b4:	b	40a6e0 <tigetstr@plt+0x80c0>
  40a7b8:	cmp	w27, #0x91
  40a7bc:	b.cc	40a804 <tigetstr@plt+0x81e4>  // b.lo, b.ul, b.last
  40a7c0:	sub	w8, w27, #0xd8
  40a7c4:	cmp	w8, #0x35
  40a7c8:	b.cc	40a804 <tigetstr@plt+0x81e4>  // b.lo, b.ul, b.last
  40a7cc:	sub	w8, w27, #0x93
  40a7d0:	cmp	w8, #0xa
  40a7d4:	b.hi	40a6e0 <tigetstr@plt+0x80c0>  // b.pmore
  40a7d8:	mov	w10, #0x1                   	// #1
  40a7dc:	lsl	w8, w10, w8
  40a7e0:	mov	w10, #0x601                 	// #1537
  40a7e4:	tst	w8, w10
  40a7e8:	b.ne	40a804 <tigetstr@plt+0x81e4>  // b.any
  40a7ec:	b	40a6e0 <tigetstr@plt+0x80c0>
  40a7f0:	cmp	w27, #0x91
  40a7f4:	b.cc	40a804 <tigetstr@plt+0x81e4>  // b.lo, b.ul, b.last
  40a7f8:	sub	w8, w27, #0xd8
  40a7fc:	cmp	w8, #0x35
  40a800:	b.cs	40a6e0 <tigetstr@plt+0x80c0>  // b.hs, b.nlast
  40a804:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a808:	ldr	w8, [x8, #844]
  40a80c:	cmp	w9, #0x3
  40a810:	b.eq	40a848 <tigetstr@plt+0x8228>  // b.none
  40a814:	cmp	w8, #0x1
  40a818:	b.hi	40a848 <tigetstr@plt+0x8228>  // b.pmore
  40a81c:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a820:	ldr	x9, [x9, #3912]
  40a824:	ldrb	w9, [x9]
  40a828:	cbnz	w9, 40a848 <tigetstr@plt+0x8228>
  40a82c:	ldrb	w8, [x22]
  40a830:	cmp	w8, #0x4f
  40a834:	b.ne	40a8c0 <tigetstr@plt+0x82a0>  // b.any
  40a838:	ldrb	w8, [x22, #1]
  40a83c:	cmp	w8, #0x54
  40a840:	b.eq	40a6e0 <tigetstr@plt+0x80c0>  // b.none
  40a844:	b	40a8c0 <tigetstr@plt+0x82a0>
  40a848:	cmp	w8, #0x2
  40a84c:	b.ne	40a8c0 <tigetstr@plt+0x82a0>  // b.any
  40a850:	mov	x0, x22
  40a854:	bl	402110 <strlen@plt>
  40a858:	cmp	x0, #0x2
  40a85c:	b.hi	40a6e0 <tigetstr@plt+0x80c0>  // b.pmore
  40a860:	ldr	x8, [x19, #416]
  40a864:	add	x8, x8, #0x1
  40a868:	cmp	x8, #0x1
  40a86c:	b.hi	40a880 <tigetstr@plt+0x8260>  // b.pmore
  40a870:	ldr	x8, [x19, #864]
  40a874:	add	x8, x8, #0x1
  40a878:	cmp	x8, #0x2
  40a87c:	b.cc	40a8b0 <tigetstr@plt+0x8290>  // b.lo, b.ul, b.last
  40a880:	cmp	w27, #0x2a
  40a884:	b.eq	40a8a8 <tigetstr@plt+0x8288>  // b.none
  40a888:	cmp	w27, #0x1f
  40a88c:	b.ne	40a8b0 <tigetstr@plt+0x8290>  // b.any
  40a890:	ldr	x8, [x19, #248]
  40a894:	cbnz	x8, 40a8b0 <tigetstr@plt+0x8290>
  40a898:	mov	w8, #0x6965                	// #26981
  40a89c:	movk	w8, #0x3d, lsl #16
  40a8a0:	add	w8, w8, #0x404
  40a8a4:	b	40a6bc <tigetstr@plt+0x809c>
  40a8a8:	ldr	x8, [x19, #336]
  40a8ac:	cbz	x8, 40a6b4 <tigetstr@plt+0x8094>
  40a8b0:	ldr	x8, [x19, #312]
  40a8b4:	add	x8, x8, #0x1
  40a8b8:	cmp	x8, #0x2
  40a8bc:	b.cs	40aaa0 <tigetstr@plt+0x8480>  // b.hs, b.nlast
  40a8c0:	ldr	x8, [sp, #48]
  40a8c4:	mov	w0, #0x2                   	// #2
  40a8c8:	mov	w1, w27
  40a8cc:	blr	x8
  40a8d0:	cmn	w0, #0x1
  40a8d4:	strb	wzr, [sp, #68]
  40a8d8:	b.eq	40a924 <tigetstr@plt+0x8304>  // b.none
  40a8dc:	add	x8, x25, #0x1
  40a8e0:	cmp	x8, #0x2
  40a8e4:	b.cs	40a94c <tigetstr@plt+0x832c>  // b.hs, b.nlast
  40a8e8:	cmp	x8, #0x1
  40a8ec:	b.hi	40a968 <tigetstr@plt+0x8348>  // b.pmore
  40a8f0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40a8f4:	add	x0, sp, #0x44
  40a8f8:	add	x1, x1, #0xd8
  40a8fc:	mov	x2, x22
  40a900:	bl	402180 <sprintf@plt>
  40a904:	add	x0, sp, #0x44
  40a908:	bl	402110 <strlen@plt>
  40a90c:	mov	x1, x0
  40a910:	add	x0, sp, #0x44
  40a914:	mov	w2, #0x5                   	// #5
  40a918:	bl	40b308 <tigetstr@plt+0x8ce8>
  40a91c:	mov	w8, #0x1                   	// #1
  40a920:	str	w8, [sp, #44]
  40a924:	add	x8, x25, #0x1
  40a928:	cmp	x8, #0x2
  40a92c:	b.cc	40a6e0 <tigetstr@plt+0x80c0>  // b.lo, b.ul, b.last
  40a930:	ldr	x8, [x21, #32]
  40a934:	ldr	x8, [x8, x23, lsl #3]
  40a938:	cmp	x25, x8
  40a93c:	b.eq	40a6e0 <tigetstr@plt+0x80c0>  // b.none
  40a940:	mov	x0, x25
  40a944:	bl	402440 <free@plt>
  40a948:	b	40a6e0 <tigetstr@plt+0x80c0>
  40a94c:	ldr	w10, [sp, #28]
  40a950:	add	w9, w27, #0x1
  40a954:	cmp	w9, w10
  40a958:	csinc	w10, w10, w27, ls  // ls = plast
  40a95c:	str	w10, [sp, #28]
  40a960:	cmp	x8, #0x1
  40a964:	b.ls	40a8f0 <tigetstr@plt+0x82d0>  // b.plast
  40a968:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a96c:	ldr	w8, [x8, #844]
  40a970:	orr	w9, w8, #0x1
  40a974:	cmp	w9, #0x3
  40a978:	b.ne	40a9b8 <tigetstr@plt+0x8398>  // b.any
  40a97c:	ldr	w2, [sp, #20]
  40a980:	mov	w1, #0x1                   	// #1
  40a984:	mov	x0, x25
  40a988:	bl	4023b0 <_nc_tic_expand@plt>
  40a98c:	cmp	w27, #0x19d
  40a990:	mov	x20, x0
  40a994:	b.hi	40a9f4 <tigetstr@plt+0x83d4>  // b.pmore
  40a998:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  40a99c:	add	x8, x8, #0xb18
  40a9a0:	ldrsh	w2, [x8, x23, lsl #1]
  40a9a4:	mov	x0, x22
  40a9a8:	mov	x1, x20
  40a9ac:	bl	402150 <_nc_infotocap@plt>
  40a9b0:	cbnz	x0, 40aa14 <tigetstr@plt+0x83f4>
  40a9b4:	b	40ace0 <tigetstr@plt+0x86c0>
  40a9b8:	ldr	w2, [sp, #20]
  40a9bc:	cmp	w8, #0x0
  40a9c0:	cset	w1, eq  // eq = none
  40a9c4:	mov	x0, x25
  40a9c8:	bl	4023b0 <_nc_tic_expand@plt>
  40a9cc:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40a9d0:	add	x9, x9, #0x3c0
  40a9d4:	ldr	x8, [x9, #8]
  40a9d8:	mov	x27, x0
  40a9dc:	str	xzr, [x9]
  40a9e0:	cbz	x8, 40aadc <tigetstr@plt+0x84bc>
  40a9e4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40a9e8:	ldr	x0, [x8, #952]
  40a9ec:	mov	x8, xzr
  40a9f0:	b	40ab08 <tigetstr@plt+0x84e8>
  40a9f4:	ldrb	w8, [x20]
  40a9f8:	cmp	w8, #0x6b
  40a9fc:	b.ne	40ac48 <tigetstr@plt+0x8628>  // b.any
  40aa00:	mov	w2, wzr
  40aa04:	mov	x0, x22
  40aa08:	mov	x1, x20
  40aa0c:	bl	402150 <_nc_infotocap@plt>
  40aa10:	cbz	x0, 40ace0 <tigetstr@plt+0x86c0>
  40aa14:	mov	x19, x0
  40aa18:	mov	x0, x22
  40aa1c:	bl	402110 <strlen@plt>
  40aa20:	mov	x20, x0
  40aa24:	mov	x0, x19
  40aa28:	bl	402110 <strlen@plt>
  40aa2c:	mov	x27, x0
  40aa30:	add	w8, w20, w27
  40aa34:	add	w1, w8, #0x1
  40aa38:	mov	w2, #0x1                   	// #1
  40aa3c:	mov	x0, x22
  40aa40:	bl	40b308 <tigetstr@plt+0x8ce8>
  40aa44:	adrp	x12, 423000 <tigetstr@plt+0x209e0>
  40aa48:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40aa4c:	add	x12, x12, #0x33c
  40aa50:	ldr	w10, [x8, #696]
  40aa54:	ldur	x8, [x12, #108]
  40aa58:	ldur	x9, [x12, #116]
  40aa5c:	cmp	w10, #0x1
  40aa60:	add	x10, x8, #0x2
  40aa64:	cset	w11, lt  // lt = tstop
  40aa68:	cmp	x10, x9
  40aa6c:	strb	w11, [x12]
  40aa70:	b.ls	40abfc <tigetstr@plt+0x85dc>  // b.plast
  40aa74:	ldr	x0, [x24]
  40aa78:	add	x8, x8, x9
  40aa7c:	add	x1, x8, #0x402
  40aa80:	str	x1, [x24, #16]
  40aa84:	bl	4021e0 <_nc_doalloc@plt>
  40aa88:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40aa8c:	str	x0, [x24]
  40aa90:	cbz	x0, 40b1a8 <tigetstr@plt+0x8b88>
  40aa94:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40aa98:	ldr	x8, [x8, #936]
  40aa9c:	b	40ac04 <tigetstr@plt+0x85e4>
  40aaa0:	cmp	w27, #0x27
  40aaa4:	b.ne	40a8c0 <tigetstr@plt+0x82a0>  // b.any
  40aaa8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40aaac:	ldr	x8, [x8, #920]
  40aab0:	ldr	x20, [x19, #1048]
  40aab4:	mov	x0, x21
  40aab8:	str	x8, [x19, #1048]
  40aabc:	bl	402570 <_nc_trim_sgr0@plt>
  40aac0:	mov	x19, x0
  40aac4:	mov	x0, x25
  40aac8:	mov	x1, x19
  40aacc:	bl	402400 <strcmp@plt>
  40aad0:	cbz	w0, 40ad40 <tigetstr@plt+0x8720>
  40aad4:	mov	x25, x19
  40aad8:	b	40ad58 <tigetstr@plt+0x8738>
  40aadc:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40aae0:	add	x19, x19, #0x3b8
  40aae4:	ldr	x0, [x19]
  40aae8:	mov	w8, #0x401                 	// #1025
  40aaec:	mov	w1, #0x401                 	// #1025
  40aaf0:	str	x8, [x19, #16]
  40aaf4:	bl	4021e0 <_nc_doalloc@plt>
  40aaf8:	str	x0, [x19]
  40aafc:	cbz	x0, 40b1a8 <tigetstr@plt+0x8b88>
  40ab00:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40ab04:	ldr	x8, [x8, #960]
  40ab08:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40ab0c:	strb	wzr, [x0, x8]
  40ab10:	add	x19, x19, #0x3b8
  40ab14:	ldp	x9, x8, [x19]
  40ab18:	mov	x0, x19
  40ab1c:	mov	x1, x22
  40ab20:	strb	wzr, [x9, x8]
  40ab24:	bl	40b220 <tigetstr@plt+0x8c00>
  40ab28:	ldp	x8, x9, [x19, #8]
  40ab2c:	add	x10, x8, #0x2
  40ab30:	cmp	x10, x9
  40ab34:	b.ls	40ab60 <tigetstr@plt+0x8540>  // b.plast
  40ab38:	ldr	x0, [x19]
  40ab3c:	add	x8, x8, x9
  40ab40:	add	x1, x8, #0x402
  40ab44:	str	x1, [x19, #16]
  40ab48:	bl	4021e0 <_nc_doalloc@plt>
  40ab4c:	str	x0, [x19]
  40ab50:	cbz	x0, 40b1a8 <tigetstr@plt+0x8b88>
  40ab54:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40ab58:	ldr	x8, [x8, #960]
  40ab5c:	b	40ab68 <tigetstr@plt+0x8548>
  40ab60:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40ab64:	ldr	x0, [x9, #952]
  40ab68:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40ab6c:	mov	w9, #0x3d                  	// #61
  40ab70:	add	x10, x10, #0x330
  40ab74:	strh	w9, [x0, x8]
  40ab78:	ldp	x9, x8, [x10, #136]
  40ab7c:	add	x8, x8, #0x1
  40ab80:	str	x8, [x10, #144]
  40ab84:	strb	wzr, [x9, x8]
  40ab88:	ldrb	w8, [x10]
  40ab8c:	cbz	w8, 40abb4 <tigetstr@plt+0x8594>
  40ab90:	ldr	w8, [x10, #28]
  40ab94:	cmp	w8, #0x1
  40ab98:	b.hi	40abb4 <tigetstr@plt+0x8594>  // b.pmore
  40ab9c:	mov	w3, #0x1                   	// #1
  40aba0:	mov	x0, x21
  40aba4:	mov	x1, x22
  40aba8:	mov	x2, x27
  40abac:	bl	40ba70 <tigetstr@plt+0x9450>
  40abb0:	b	40abc4 <tigetstr@plt+0x85a4>
  40abb4:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  40abb8:	add	x0, x0, #0x3b8
  40abbc:	mov	x1, x27
  40abc0:	bl	40b220 <tigetstr@plt+0x8c00>
  40abc4:	mov	x0, x25
  40abc8:	bl	402110 <strlen@plt>
  40abcc:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40abd0:	ldr	x19, [x8, #952]
  40abd4:	ldr	w8, [sp, #24]
  40abd8:	add	w8, w8, w0
  40abdc:	add	w8, w8, #0x1
  40abe0:	mov	x0, x19
  40abe4:	str	w8, [sp, #24]
  40abe8:	bl	402110 <strlen@plt>
  40abec:	mov	x1, x0
  40abf0:	mov	w2, #0x5                   	// #5
  40abf4:	mov	x0, x19
  40abf8:	b	40a918 <tigetstr@plt+0x82f8>
  40abfc:	ldr	x0, [x26, #928]
  40ac00:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40ac04:	mov	w9, #0x3d                  	// #61
  40ac08:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40ac0c:	strh	w9, [x0, x8]
  40ac10:	add	x10, x10, #0x354
  40ac14:	ldur	x8, [x10, #84]
  40ac18:	ldur	x9, [x10, #76]
  40ac1c:	mov	w2, #0x4                   	// #4
  40ac20:	mov	x0, x19
  40ac24:	add	x8, x8, #0x1
  40ac28:	stur	x8, [x10, #84]
  40ac2c:	strb	wzr, [x9, x8]
  40ac30:	ldr	w8, [x10]
  40ac34:	mov	w1, w27
  40ac38:	add	w8, w8, #0x1
  40ac3c:	str	w8, [x10]
  40ac40:	bl	40b308 <tigetstr@plt+0x8ce8>
  40ac44:	b	40afbc <tigetstr@plt+0x899c>
  40ac48:	mov	x0, x20
  40ac4c:	bl	402110 <strlen@plt>
  40ac50:	mov	x19, x0
  40ac54:	cmp	w19, #0x2
  40ac58:	b.lt	40acb0 <tigetstr@plt+0x8690>  // b.tstop
  40ac5c:	mov	w24, wzr
  40ac60:	sub	w26, w19, #0x1
  40ac64:	mov	x27, x20
  40ac68:	b	40ac7c <tigetstr@plt+0x865c>
  40ac6c:	mov	w24, #0x1                   	// #1
  40ac70:	subs	x26, x26, #0x1
  40ac74:	add	x27, x27, #0x1
  40ac78:	b.eq	40acb4 <tigetstr@plt+0x8694>  // b.none
  40ac7c:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40ac80:	mov	w2, #0x2                   	// #2
  40ac84:	mov	x0, x27
  40ac88:	add	x1, x1, #0xd2
  40ac8c:	bl	402250 <strncmp@plt>
  40ac90:	cbz	w0, 40ac6c <tigetstr@plt+0x864c>
  40ac94:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40ac98:	mov	w2, #0x2                   	// #2
  40ac9c:	mov	x0, x27
  40aca0:	add	x1, x1, #0xd5
  40aca4:	bl	402250 <strncmp@plt>
  40aca8:	cbnz	w0, 40ac70 <tigetstr@plt+0x8650>
  40acac:	b	40acc0 <tigetstr@plt+0x86a0>
  40acb0:	mov	w24, wzr
  40acb4:	cmp	w19, #0x32
  40acb8:	cset	w8, gt
  40acbc:	and	w24, w8, w24
  40acc0:	and	w2, w24, #0x1
  40acc4:	adrp	x24, 423000 <tigetstr@plt+0x209e0>
  40acc8:	adrp	x26, 423000 <tigetstr@plt+0x209e0>
  40accc:	add	x24, x24, #0x3a0
  40acd0:	mov	x0, x22
  40acd4:	mov	x1, x20
  40acd8:	bl	402150 <_nc_infotocap@plt>
  40acdc:	cbnz	x0, 40aa14 <tigetstr@plt+0x83f4>
  40ace0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40ace4:	ldr	w8, [x8, #844]
  40ace8:	cmp	w8, #0x3
  40acec:	b.ne	40ad30 <tigetstr@plt+0x8710>  // b.any
  40acf0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40acf4:	add	x0, sp, #0x44
  40acf8:	add	x1, x1, #0xe0
  40acfc:	mov	x2, x22
  40ad00:	mov	x3, x20
  40ad04:	bl	402180 <sprintf@plt>
  40ad08:	add	x0, sp, #0x44
  40ad0c:	bl	402110 <strlen@plt>
  40ad10:	mov	x1, x0
  40ad14:	add	x0, sp, #0x44
  40ad18:	mov	w2, #0x5                   	// #5
  40ad1c:	bl	40b308 <tigetstr@plt+0x8ce8>
  40ad20:	mov	w8, #0x1                   	// #1
  40ad24:	str	w8, [sp, #44]
  40ad28:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40ad2c:	b	40afbc <tigetstr@plt+0x899c>
  40ad30:	ldr	w8, [sp, #12]
  40ad34:	cbz	w8, 40ad68 <tigetstr@plt+0x8748>
  40ad38:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40ad3c:	b	40a6e0 <tigetstr@plt+0x80c0>
  40ad40:	ldr	x8, [x21, #32]
  40ad44:	ldr	x8, [x8, #312]
  40ad48:	cmp	x19, x8
  40ad4c:	b.eq	40ad58 <tigetstr@plt+0x8738>  // b.none
  40ad50:	mov	x0, x19
  40ad54:	bl	402440 <free@plt>
  40ad58:	ldr	x8, [x21, #32]
  40ad5c:	str	x20, [x8, #1048]
  40ad60:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40ad64:	b	40a8c0 <tigetstr@plt+0x82a0>
  40ad68:	mov	x0, x22
  40ad6c:	bl	402110 <strlen@plt>
  40ad70:	ldrb	w8, [x20]
  40ad74:	add	w19, w0, #0x3
  40ad78:	add	x24, sp, #0x44
  40ad7c:	strb	w8, [sp, #68]
  40ad80:	cbnz	w8, 40ada8 <tigetstr@plt+0x8788>
  40ad84:	b	40ae0c <tigetstr@plt+0x87ec>
  40ad88:	ldrb	w8, [x20, #1]
  40ad8c:	strb	w8, [x24, #1]!
  40ad90:	cbz	w8, 40ae0c <tigetstr@plt+0x87ec>
  40ad94:	add	x20, x20, #0x2
  40ad98:	strb	wzr, [x24, #1]!
  40ad9c:	ldrb	w8, [x20]
  40ada0:	strb	w8, [x24]
  40ada4:	cbz	w8, 40ae0c <tigetstr@plt+0x87ec>
  40ada8:	add	x9, sp, #0x44
  40adac:	sub	x9, x24, x9
  40adb0:	mov	w10, #0x1013                	// #4115
  40adb4:	cmp	x9, x10
  40adb8:	b.ge	40ade0 <tigetstr@plt+0x87c0>  // b.tcont
  40adbc:	and	w8, w8, #0xff
  40adc0:	cmp	w8, #0x5c
  40adc4:	b.eq	40ad88 <tigetstr@plt+0x8768>  // b.none
  40adc8:	cmp	w8, #0x3a
  40adcc:	add	x20, x20, #0x1
  40add0:	b.ne	40ad98 <tigetstr@plt+0x8778>  // b.any
  40add4:	mov	w8, #0x3a5c                	// #14940
  40add8:	strh	w8, [x24], #1
  40addc:	b	40ad98 <tigetstr@plt+0x8778>
  40ade0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40ade4:	ldr	x8, [x8, #3856]
  40ade8:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40adec:	add	x1, x1, #0xff
  40adf0:	mov	x3, x22
  40adf4:	ldr	x0, [x8]
  40adf8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40adfc:	ldr	x8, [x8, #3968]
  40ae00:	ldr	x2, [x8]
  40ae04:	bl	4025e0 <fprintf@plt>
  40ae08:	strb	wzr, [x24]
  40ae0c:	add	x8, sp, #0x44
  40ae10:	sub	w8, w24, w8
  40ae14:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40ae18:	add	w1, w19, w8
  40ae1c:	mov	w2, #0x9                   	// #9
  40ae20:	add	x0, x0, #0xfb6
  40ae24:	bl	40b308 <tigetstr@plt+0x8ce8>
  40ae28:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40ae2c:	ldr	w8, [x19, #696]
  40ae30:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40ae34:	add	x20, x20, #0x33c
  40ae38:	add	x0, x20, #0x64
  40ae3c:	cmp	w8, #0x1
  40ae40:	cset	w8, lt  // lt = tstop
  40ae44:	mov	x1, x22
  40ae48:	strb	w8, [x20]
  40ae4c:	bl	40b220 <tigetstr@plt+0x8c00>
  40ae50:	mov	x0, x22
  40ae54:	bl	402110 <strlen@plt>
  40ae58:	ldr	w8, [x19, #696]
  40ae5c:	ldur	x9, [x20, #108]
  40ae60:	ldr	w10, [x20, #24]
  40ae64:	ldur	x11, [x20, #116]
  40ae68:	cmp	w8, #0x1
  40ae6c:	add	x12, x9, #0x2
  40ae70:	add	w10, w10, w0
  40ae74:	cset	w13, lt  // lt = tstop
  40ae78:	cmp	x12, x11
  40ae7c:	str	w10, [x20, #24]
  40ae80:	strb	w13, [x20]
  40ae84:	b.ls	40aecc <tigetstr@plt+0x88ac>  // b.plast
  40ae88:	adrp	x24, 423000 <tigetstr@plt+0x209e0>
  40ae8c:	add	x24, x24, #0x3a0
  40ae90:	ldr	x0, [x24]
  40ae94:	add	x8, x9, x11
  40ae98:	add	x1, x8, #0x402
  40ae9c:	str	x1, [x24, #16]
  40aea0:	bl	4021e0 <_nc_doalloc@plt>
  40aea4:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40aea8:	str	x0, [x24]
  40aeac:	cbz	x0, 40b1a8 <tigetstr@plt+0x8b88>
  40aeb0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40aeb4:	add	x8, x8, #0x354
  40aeb8:	ldur	x9, [x8, #84]
  40aebc:	ldr	w10, [x8]
  40aec0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40aec4:	ldr	w8, [x8, #696]
  40aec8:	b	40aedc <tigetstr@plt+0x88bc>
  40aecc:	ldr	x0, [x26, #928]
  40aed0:	adrp	x24, 423000 <tigetstr@plt+0x209e0>
  40aed4:	add	x24, x24, #0x3a0
  40aed8:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40aedc:	mov	w11, #0x3d                  	// #61
  40aee0:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40aee4:	strh	w11, [x0, x9]
  40aee8:	add	x19, x19, #0x33c
  40aeec:	add	w9, w10, #0x1
  40aef0:	ldur	x10, [x19, #108]
  40aef4:	cmp	w8, #0x1
  40aef8:	ldur	x8, [x19, #100]
  40aefc:	cset	w11, lt  // lt = tstop
  40af00:	add	x10, x10, #0x1
  40af04:	add	x0, sp, #0x44
  40af08:	stur	x10, [x19, #108]
  40af0c:	strb	wzr, [x8, x10]
  40af10:	str	w9, [x19, #24]
  40af14:	strb	w11, [x19]
  40af18:	bl	402110 <strlen@plt>
  40af1c:	ldur	x8, [x19, #108]
  40af20:	ldur	x9, [x19, #116]
  40af24:	mov	x19, x0
  40af28:	add	x10, x8, x0
  40af2c:	add	x11, x10, #0x1
  40af30:	cmp	x11, x9
  40af34:	b.ls	40af60 <tigetstr@plt+0x8940>  // b.plast
  40af38:	ldr	x0, [x24]
  40af3c:	add	x8, x10, x9
  40af40:	add	x1, x8, #0x401
  40af44:	str	x1, [x24, #16]
  40af48:	bl	4021e0 <_nc_doalloc@plt>
  40af4c:	str	x0, [x24]
  40af50:	cbz	x0, 40b1a8 <tigetstr@plt+0x8b88>
  40af54:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40af58:	ldr	x8, [x8, #936]
  40af5c:	b	40af64 <tigetstr@plt+0x8944>
  40af60:	ldr	x0, [x26, #928]
  40af64:	add	x0, x0, x8
  40af68:	add	x2, x19, #0x1
  40af6c:	add	x1, sp, #0x44
  40af70:	bl	402580 <strncpy@plt>
  40af74:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  40af78:	add	x22, x22, #0x354
  40af7c:	ldur	x8, [x22, #84]
  40af80:	mov	x0, x22
  40af84:	add	x8, x8, x19
  40af88:	stur	x8, [x22, #84]
  40af8c:	ldr	x9, [x0, #76]!
  40af90:	strb	wzr, [x9, x8]
  40af94:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40af98:	ldr	x1, [x8, #704]
  40af9c:	bl	40b220 <tigetstr@plt+0x8c00>
  40afa0:	add	x0, sp, #0x44
  40afa4:	bl	402110 <strlen@plt>
  40afa8:	ldr	w8, [x22]
  40afac:	add	w8, w8, w0
  40afb0:	str	w8, [x22]
  40afb4:	mov	w8, #0x1                   	// #1
  40afb8:	str	w8, [sp, #44]
  40afbc:	mov	x0, x25
  40afc0:	bl	402110 <strlen@plt>
  40afc4:	ldr	w8, [sp, #24]
  40afc8:	add	w8, w8, w0
  40afcc:	add	w8, w8, #0x1
  40afd0:	str	w8, [sp, #24]
  40afd4:	add	x8, x25, #0x1
  40afd8:	cmp	x8, #0x2
  40afdc:	b.cc	40a6e0 <tigetstr@plt+0x80c0>  // b.lo, b.ul, b.last
  40afe0:	b	40a930 <tigetstr@plt+0x8310>
  40afe4:	orr	x21, x21, #0x1
  40afe8:	b	40b034 <tigetstr@plt+0x8a14>
  40afec:	orr	x21, x21, #0x2
  40aff0:	b	40b034 <tigetstr@plt+0x8a14>
  40aff4:	orr	x21, x21, #0x3
  40aff8:	b	40b034 <tigetstr@plt+0x8a14>
  40affc:	add	x21, x21, #0x4
  40b000:	b	40b034 <tigetstr@plt+0x8a14>
  40b004:	add	x21, x21, #0x5
  40b008:	b	40b034 <tigetstr@plt+0x8a14>
  40b00c:	add	x21, x19, #0x6
  40b010:	b	40b034 <tigetstr@plt+0x8a14>
  40b014:	add	x21, x19, #0x7
  40b018:	b	40b034 <tigetstr@plt+0x8a14>
  40b01c:	add	x21, x19, #0x8
  40b020:	b	40b034 <tigetstr@plt+0x8a14>
  40b024:	add	x21, x19, #0x9
  40b028:	b	40b034 <tigetstr@plt+0x8a14>
  40b02c:	add	x8, sp, #0x38
  40b030:	add	x21, x8, #0xa
  40b034:	strb	wzr, [x21]
  40b038:	ldr	w8, [sp, #44]
  40b03c:	tbz	w8, #0, 40b158 <tigetstr@plt+0x8b38>
  40b040:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b044:	add	x8, x8, #0x334
  40b048:	ldrb	w9, [x8]
  40b04c:	ldrb	w10, [x8, #8]
  40b050:	ldur	x8, [x8, #116]
  40b054:	cmp	w9, #0x0
  40b058:	cset	w9, eq  // eq = none
  40b05c:	cmp	w10, #0x0
  40b060:	cset	w10, eq  // eq = none
  40b064:	cmp	w8, #0x2
  40b068:	b.cc	40b158 <tigetstr@plt+0x8b38>  // b.lo, b.ul, b.last
  40b06c:	orr	w9, w9, w10
  40b070:	cbz	w9, 40b158 <tigetstr@plt+0x8b38>
  40b074:	ldr	x9, [x26, #928]
  40b078:	sub	w10, w8, #0x1
  40b07c:	ldrb	w10, [x9, w10, uxtw]
  40b080:	cmp	w10, #0x9
  40b084:	b.ne	40b0f4 <tigetstr@plt+0x8ad4>  // b.any
  40b088:	sub	w11, w8, #0x2
  40b08c:	ldrb	w11, [x9, w11, uxtw]
  40b090:	cmp	w11, #0xa
  40b094:	b.ne	40b0f4 <tigetstr@plt+0x8ad4>  // b.any
  40b098:	mov	x10, #0xfffffffffffffffe    	// #-2
  40b09c:	add	x8, x8, x10
  40b0a0:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40b0a4:	add	x10, x10, #0x354
  40b0a8:	stur	x8, [x10, #84]
  40b0ac:	strb	wzr, [x9, x8]
  40b0b0:	ldur	x8, [x10, #84]
  40b0b4:	ldur	x9, [x10, #92]
  40b0b8:	ldr	w11, [x10, #4]
  40b0bc:	add	x12, x8, #0x2
  40b0c0:	cmp	x12, x9
  40b0c4:	str	w11, [x10]
  40b0c8:	b.ls	40b13c <tigetstr@plt+0x8b1c>  // b.plast
  40b0cc:	ldr	x0, [x24]
  40b0d0:	add	x8, x8, x9
  40b0d4:	add	x1, x8, #0x402
  40b0d8:	str	x1, [x24, #16]
  40b0dc:	bl	4021e0 <_nc_doalloc@plt>
  40b0e0:	str	x0, [x24]
  40b0e4:	cbz	x0, 40b1a8 <tigetstr@plt+0x8b88>
  40b0e8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b0ec:	ldr	x8, [x8, #936]
  40b0f0:	b	40b140 <tigetstr@plt+0x8b20>
  40b0f4:	cmp	w8, #0x4
  40b0f8:	b.cc	40b158 <tigetstr@plt+0x8b38>  // b.lo, b.ul, b.last
  40b0fc:	cmp	w10, #0x3a
  40b100:	b.ne	40b158 <tigetstr@plt+0x8b38>  // b.any
  40b104:	sub	w10, w8, #0x2
  40b108:	ldrb	w10, [x9, w10, uxtw]
  40b10c:	cmp	w10, #0x9
  40b110:	b.ne	40b158 <tigetstr@plt+0x8b38>  // b.any
  40b114:	sub	w10, w8, #0x3
  40b118:	ldrb	w10, [x9, w10, uxtw]
  40b11c:	cmp	w10, #0xa
  40b120:	b.ne	40b158 <tigetstr@plt+0x8b38>  // b.any
  40b124:	sub	w10, w8, #0x4
  40b128:	ldrb	w10, [x9, w10, uxtw]
  40b12c:	cmp	w10, #0x5c
  40b130:	b.ne	40b158 <tigetstr@plt+0x8b38>  // b.any
  40b134:	mov	x10, #0xfffffffffffffffc    	// #-4
  40b138:	b	40b09c <tigetstr@plt+0x8a7c>
  40b13c:	ldr	x0, [x26, #928]
  40b140:	mov	w9, #0x20                  	// #32
  40b144:	strh	w9, [x0, x8]
  40b148:	ldp	x9, x8, [x24]
  40b14c:	add	x8, x8, #0x1
  40b150:	str	x8, [x24, #8]
  40b154:	strb	wzr, [x9, x8]
  40b158:	ldr	w8, [sp, #16]
  40b15c:	cbz	w8, 40b16c <tigetstr@plt+0x8b4c>
  40b160:	ldp	w8, w9, [sp, #24]
  40b164:	add	w0, w8, w9, lsl #1
  40b168:	b	40b174 <tigetstr@plt+0x8b54>
  40b16c:	ldr	x0, [x26, #928]
  40b170:	bl	402110 <strlen@plt>
  40b174:	add	sp, sp, #0x1, lsl #12
  40b178:	add	sp, sp, #0x60
  40b17c:	ldp	x20, x19, [sp, #80]
  40b180:	ldp	x22, x21, [sp, #64]
  40b184:	ldp	x24, x23, [sp, #48]
  40b188:	ldp	x26, x25, [sp, #32]
  40b18c:	ldp	x28, x27, [sp, #16]
  40b190:	ldp	x29, x30, [sp], #96
  40b194:	ret
  40b198:	add	x0, sp, #0x44
  40b19c:	mov	x1, x19
  40b1a0:	bl	402270 <strcat@plt>
  40b1a4:	b	40a698 <tigetstr@plt+0x8078>
  40b1a8:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40b1ac:	add	x0, x0, #0x3c3
  40b1b0:	bl	40d714 <tigetstr@plt+0xb0f4>
  40b1b4:	cmp	w0, #0x2
  40b1b8:	b.eq	40b1e4 <tigetstr@plt+0x8bc4>  // b.none
  40b1bc:	cmp	w0, #0x1
  40b1c0:	b.eq	40b204 <tigetstr@plt+0x8be4>  // b.none
  40b1c4:	cbnz	w0, 40b218 <tigetstr@plt+0x8bf8>
  40b1c8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b1cc:	ldr	x8, [x8, #912]
  40b1d0:	ldr	x8, [x8, #16]
  40b1d4:	ldrb	w8, [x8, w1, uxtw]
  40b1d8:	cmp	w8, #0x0
  40b1dc:	csinv	w0, w8, wzr, ne  // ne = any
  40b1e0:	ret
  40b1e4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b1e8:	ldr	x8, [x8, #912]
  40b1ec:	ldr	x8, [x8, #32]
  40b1f0:	ldr	x8, [x8, w1, uxtw #3]
  40b1f4:	cmp	x8, #0x0
  40b1f8:	mov	w8, #0xffffffff            	// #-1
  40b1fc:	cneg	w0, w8, ne  // ne = any
  40b200:	ret
  40b204:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b208:	ldr	x8, [x8, #912]
  40b20c:	ldr	x8, [x8, #24]
  40b210:	ldr	w0, [x8, w1, uxtw #2]
  40b214:	ret
  40b218:	mov	w0, wzr
  40b21c:	ret
  40b220:	stp	x29, x30, [sp, #-48]!
  40b224:	stp	x20, x19, [sp, #32]
  40b228:	mov	x19, x0
  40b22c:	str	x21, [sp, #16]
  40b230:	mov	x29, sp
  40b234:	cbz	x1, 40b280 <tigetstr@plt+0x8c60>
  40b238:	mov	x0, x1
  40b23c:	mov	x20, x1
  40b240:	bl	402110 <strlen@plt>
  40b244:	ldp	x8, x9, [x19, #8]
  40b248:	mov	x21, x0
  40b24c:	add	x10, x8, x0
  40b250:	add	x11, x10, #0x1
  40b254:	cmp	x11, x9
  40b258:	b.ls	40b298 <tigetstr@plt+0x8c78>  // b.plast
  40b25c:	ldr	x0, [x19]
  40b260:	add	x8, x10, x9
  40b264:	add	x1, x8, #0x401
  40b268:	str	x1, [x19, #16]
  40b26c:	bl	4021e0 <_nc_doalloc@plt>
  40b270:	str	x0, [x19]
  40b274:	cbz	x0, 40b2fc <tigetstr@plt+0x8cdc>
  40b278:	ldr	x8, [x19, #8]
  40b27c:	b	40b29c <tigetstr@plt+0x8c7c>
  40b280:	ldr	x8, [x19, #16]
  40b284:	str	xzr, [x19, #8]
  40b288:	cbz	x8, 40b2bc <tigetstr@plt+0x8c9c>
  40b28c:	ldr	x0, [x19]
  40b290:	mov	x8, xzr
  40b294:	b	40b2dc <tigetstr@plt+0x8cbc>
  40b298:	ldr	x0, [x19]
  40b29c:	add	x0, x0, x8
  40b2a0:	add	x2, x21, #0x1
  40b2a4:	mov	x1, x20
  40b2a8:	bl	402580 <strncpy@plt>
  40b2ac:	ldr	x8, [x19, #8]
  40b2b0:	add	x8, x8, x21
  40b2b4:	str	x8, [x19, #8]
  40b2b8:	b	40b2e4 <tigetstr@plt+0x8cc4>
  40b2bc:	ldr	x0, [x19]
  40b2c0:	mov	w8, #0x401                 	// #1025
  40b2c4:	mov	w1, #0x401                 	// #1025
  40b2c8:	str	x8, [x19, #16]
  40b2cc:	bl	4021e0 <_nc_doalloc@plt>
  40b2d0:	str	x0, [x19]
  40b2d4:	cbz	x0, 40b2fc <tigetstr@plt+0x8cdc>
  40b2d8:	ldr	x8, [x19, #8]
  40b2dc:	strb	wzr, [x0, x8]
  40b2e0:	ldr	x8, [x19, #8]
  40b2e4:	ldr	x9, [x19]
  40b2e8:	ldr	x21, [sp, #16]
  40b2ec:	strb	wzr, [x9, x8]
  40b2f0:	ldp	x20, x19, [sp, #32]
  40b2f4:	ldp	x29, x30, [sp], #48
  40b2f8:	ret
  40b2fc:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40b300:	add	x0, x0, #0x3c3
  40b304:	bl	40d714 <tigetstr@plt+0xb0f4>
  40b308:	sub	sp, sp, #0xa0
  40b30c:	stp	x20, x19, [sp, #144]
  40b310:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40b314:	add	x19, x19, #0x2b8
  40b318:	ldr	x8, [x19, #8]
  40b31c:	stp	x22, x21, [sp, #128]
  40b320:	mov	x22, x0
  40b324:	stp	x29, x30, [sp, #64]
  40b328:	mov	x0, x8
  40b32c:	stp	x28, x27, [sp, #80]
  40b330:	stp	x26, x25, [sp, #96]
  40b334:	stp	x24, x23, [sp, #112]
  40b338:	add	x29, sp, #0x40
  40b33c:	mov	w24, w2
  40b340:	mov	w20, w1
  40b344:	bl	402110 <strlen@plt>
  40b348:	ldr	w9, [x19]
  40b34c:	mov	x26, x0
  40b350:	add	w21, w26, w20
  40b354:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40b358:	cmp	w9, #0x1
  40b35c:	cset	w8, lt  // lt = tstop
  40b360:	strb	w8, [x10, #828]
  40b364:	tbz	w24, #0, 40b3fc <tigetstr@plt+0x8ddc>
  40b368:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40b36c:	add	x19, x19, #0x340
  40b370:	ldrb	w10, [x19]
  40b374:	ldr	w8, [x19, #20]
  40b378:	mov	w11, #0x8                   	// #8
  40b37c:	cmp	w10, #0x0
  40b380:	add	w12, w8, w21
  40b384:	csel	w10, wzr, w11, ne  // ne = any
  40b388:	cmp	w12, w9
  40b38c:	b.le	40b3fc <tigetstr@plt+0x8ddc>
  40b390:	cmp	w8, w10
  40b394:	b.le	40b3fc <tigetstr@plt+0x8ddc>
  40b398:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40b39c:	add	x9, x9, #0x358
  40b3a0:	ldr	x10, [x9, #80]
  40b3a4:	str	w8, [x9]
  40b3a8:	cbz	x10, 40b3d8 <tigetstr@plt+0x8db8>
  40b3ac:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b3b0:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40b3b4:	ldr	x11, [x8, #928]
  40b3b8:	sub	x10, x10, #0x1
  40b3bc:	ldrb	w12, [x11, x10]
  40b3c0:	cmp	w12, #0x20
  40b3c4:	b.ne	40b3d8 <tigetstr@plt+0x8db8>  // b.any
  40b3c8:	str	x10, [x9, #936]
  40b3cc:	strb	wzr, [x11, x10]
  40b3d0:	ldr	x10, [x9, #936]
  40b3d4:	cbnz	x10, 40b3b4 <tigetstr@plt+0x8d94>
  40b3d8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b3dc:	ldr	x1, [x8, #712]
  40b3e0:	add	x0, x19, #0x60
  40b3e4:	bl	40b220 <tigetstr@plt+0x8c00>
  40b3e8:	ldrb	w8, [x19]
  40b3ec:	cmp	w8, #0x0
  40b3f0:	mov	w8, #0x8                   	// #8
  40b3f4:	csel	w8, wzr, w8, ne  // ne = any
  40b3f8:	str	w8, [x19, #20]
  40b3fc:	and	w8, w24, #0xc
  40b400:	cmp	w8, #0x4
  40b404:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40b408:	b.ne	40b514 <tigetstr@plt+0x8ef4>  // b.any
  40b40c:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b410:	ldrb	w8, [x8, #820]
  40b414:	cbz	w8, 40b514 <tigetstr@plt+0x8ef4>
  40b418:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b41c:	ldr	w8, [x8, #696]
  40b420:	tbnz	w8, #31, 40b514 <tigetstr@plt+0x8ef4>
  40b424:	ldr	w19, [x20, #852]
  40b428:	add	w9, w19, w21
  40b42c:	cmp	w9, w8
  40b430:	b.le	40b514 <tigetstr@plt+0x8ef4>
  40b434:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40b438:	ldr	x25, [x9, #712]
  40b43c:	cmp	w8, #0x20
  40b440:	mov	w9, #0x20                  	// #32
  40b444:	csel	w8, w8, w9, gt
  40b448:	mov	x0, x22
  40b44c:	str	w8, [sp, #28]
  40b450:	bl	402110 <strlen@plt>
  40b454:	ldrb	w23, [x22]
  40b458:	cbz	w23, 40b47c <tigetstr@plt+0x8e5c>
  40b45c:	add	x8, x22, #0x1
  40b460:	mov	w9, w23
  40b464:	and	w10, w9, #0xff
  40b468:	ldrb	w9, [x8], #1
  40b46c:	add	x11, x0, #0x2
  40b470:	cmp	w10, #0x20
  40b474:	csel	x0, x11, x0, eq  // eq = none
  40b478:	cbnz	w9, 40b464 <tigetstr@plt+0x8e44>
  40b47c:	add	x0, x0, #0x1
  40b480:	bl	402230 <malloc@plt>
  40b484:	cbz	x0, 40ba64 <tigetstr@plt+0x9444>
  40b488:	mov	x21, x0
  40b48c:	mov	w8, wzr
  40b490:	cbz	w23, 40b4d8 <tigetstr@plt+0x8eb8>
  40b494:	add	x9, x22, #0x1
  40b498:	mov	w10, #0x735c                	// #29532
  40b49c:	b	40b4b8 <tigetstr@plt+0x8e98>
  40b4a0:	add	x11, x21, w8, sxtw
  40b4a4:	add	w8, w8, #0x2
  40b4a8:	strb	wzr, [x11, #2]
  40b4ac:	strh	w10, [x11]
  40b4b0:	ldrb	w23, [x9], #1
  40b4b4:	cbz	w23, 40b4d8 <tigetstr@plt+0x8eb8>
  40b4b8:	and	w11, w23, #0xff
  40b4bc:	cmp	w11, #0x20
  40b4c0:	b.eq	40b4a0 <tigetstr@plt+0x8e80>  // b.none
  40b4c4:	add	w11, w8, #0x1
  40b4c8:	strb	w23, [x21, w8, sxtw]
  40b4cc:	mov	w8, w11
  40b4d0:	ldrb	w23, [x9], #1
  40b4d4:	cbnz	w23, 40b4b8 <tigetstr@plt+0x8e98>
  40b4d8:	mov	x0, x21
  40b4dc:	strb	wzr, [x21, w8, sxtw]
  40b4e0:	bl	402110 <strlen@plt>
  40b4e4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b4e8:	ldr	w8, [x8, #844]
  40b4ec:	mov	x28, x0
  40b4f0:	str	x25, [sp]
  40b4f4:	orr	w8, w8, #0x1
  40b4f8:	cmp	w8, #0x3
  40b4fc:	b.ne	40b570 <tigetstr@plt+0x8f50>  // b.any
  40b500:	adrp	x8, 412000 <tigetstr@plt+0xf9e0>
  40b504:	add	x8, x8, #0x3d3
  40b508:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40b50c:	str	x8, [x9, #712]
  40b510:	b	40b598 <tigetstr@plt+0x8f78>
  40b514:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  40b518:	add	x0, x0, #0x3a0
  40b51c:	mov	x1, x22
  40b520:	bl	40b220 <tigetstr@plt+0x8c00>
  40b524:	tbz	w24, #2, 40b53c <tigetstr@plt+0x8f1c>
  40b528:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b52c:	ldr	x1, [x8, #704]
  40b530:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  40b534:	add	x0, x0, #0x3a0
  40b538:	bl	40b220 <tigetstr@plt+0x8c00>
  40b53c:	mov	x0, x22
  40b540:	bl	402110 <strlen@plt>
  40b544:	ldr	w8, [x20, #852]
  40b548:	add	w8, w8, w0
  40b54c:	str	w8, [x20, #852]
  40b550:	ldp	x20, x19, [sp, #144]
  40b554:	ldp	x22, x21, [sp, #128]
  40b558:	ldp	x24, x23, [sp, #112]
  40b55c:	ldp	x26, x25, [sp, #96]
  40b560:	ldp	x28, x27, [sp, #80]
  40b564:	ldp	x29, x30, [sp, #64]
  40b568:	add	sp, sp, #0xa0
  40b56c:	ret
  40b570:	mov	w1, #0x3d                  	// #61
  40b574:	mov	x0, x21
  40b578:	bl	402480 <strchr@plt>
  40b57c:	cbz	x0, 40b598 <tigetstr@plt+0x8f78>
  40b580:	sub	w8, w0, w21
  40b584:	add	w9, w8, #0x1
  40b588:	cmp	w9, #0x8
  40b58c:	mov	w9, #0x8                   	// #8
  40b590:	csinc	w2, w9, w8, ge  // ge = tcont
  40b594:	b	40b5b0 <tigetstr@plt+0x8f90>
  40b598:	cmp	w19, #0x9
  40b59c:	b.lt	40b5dc <tigetstr@plt+0x8fbc>  // b.tstop
  40b5a0:	cmp	w19, #0x10
  40b5a4:	mov	w8, #0x10                  	// #16
  40b5a8:	csel	w8, w19, w8, lt  // lt = tstop
  40b5ac:	sub	w2, w8, #0x8
  40b5b0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40b5b4:	adrp	x3, 412000 <tigetstr@plt+0xf9e0>
  40b5b8:	add	x1, x1, #0x3d8
  40b5bc:	add	x3, x3, #0x3d6
  40b5c0:	sub	x0, x29, #0xc
  40b5c4:	stur	w2, [x29, #-20]
  40b5c8:	bl	402180 <sprintf@plt>
  40b5cc:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b5d0:	ldrb	w8, [x8, #816]
  40b5d4:	cbnz	w8, 40b5f0 <tigetstr@plt+0x8fd0>
  40b5d8:	b	40b600 <tigetstr@plt+0x8fe0>
  40b5dc:	stur	wzr, [x29, #-20]
  40b5e0:	sturb	wzr, [x29, #-12]
  40b5e4:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b5e8:	ldrb	w8, [x8, #816]
  40b5ec:	cbz	w8, 40b600 <tigetstr@plt+0x8fe0>
  40b5f0:	mov	w1, #0xa                   	// #10
  40b5f4:	mov	x0, x21
  40b5f8:	bl	402480 <strchr@plt>
  40b5fc:	cbnz	x0, 40b990 <tigetstr@plt+0x9370>
  40b600:	ldr	w8, [x20, #852]
  40b604:	add	w9, w28, w26
  40b608:	add	w8, w9, w8
  40b60c:	ldr	w9, [sp, #28]
  40b610:	cmp	w8, w9
  40b614:	b.le	40b990 <tigetstr@plt+0x9370>
  40b618:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b61c:	add	x8, x8, #0x34c
  40b620:	sub	x10, x21, #0x1
  40b624:	stp	x10, x26, [sp, #8]
  40b628:	ldr	w10, [x8]
  40b62c:	ldur	x8, [x8, #92]
  40b630:	tst	w24, #0x1
  40b634:	mov	w9, #0x3                   	// #3
  40b638:	ldr	w24, [sp, #28]
  40b63c:	csel	w9, wzr, w9, ne  // ne = any
  40b640:	orr	w10, w10, #0x1
  40b644:	cmp	x8, #0x0
  40b648:	ccmp	w10, #0x3, #0x0, ne  // ne = any
  40b64c:	mov	w20, wzr
  40b650:	adrp	x23, 423000 <tigetstr@plt+0x209e0>
  40b654:	csel	w10, w9, wzr, eq  // eq = none
  40b658:	adrp	x25, 423000 <tigetstr@plt+0x209e0>
  40b65c:	mov	w22, w28
  40b660:	str	x28, [sp, #32]
  40b664:	b	40b6b0 <tigetstr@plt+0x9090>
  40b668:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b66c:	ldr	x1, [x8, #712]
  40b670:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40b674:	add	x19, x19, #0x33c
  40b678:	add	x0, x19, #0x64
  40b67c:	bl	40b220 <tigetstr@plt+0x8c00>
  40b680:	ldrb	w8, [x19, #4]
  40b684:	mov	w10, wzr
  40b688:	mov	w9, #0x1                   	// #1
  40b68c:	strb	w9, [x19]
  40b690:	cmp	w8, #0x0
  40b694:	mov	w8, #0x8                   	// #8
  40b698:	csel	w8, wzr, w8, ne  // ne = any
  40b69c:	str	w8, [x19, #24]
  40b6a0:	add	w9, w22, w26
  40b6a4:	add	w8, w9, w8
  40b6a8:	cmp	w8, w24
  40b6ac:	b.le	40b998 <tigetstr@plt+0x9378>
  40b6b0:	sub	w19, w24, w10
  40b6b4:	stur	w10, [x29, #-16]
  40b6b8:	cbz	w20, 40b6d4 <tigetstr@plt+0x90b4>
  40b6bc:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  40b6c0:	sub	x1, x29, #0xc
  40b6c4:	add	x0, x0, #0x3a0
  40b6c8:	bl	40b220 <tigetstr@plt+0x8c00>
  40b6cc:	ldur	w8, [x29, #-20]
  40b6d0:	sub	w19, w19, w8
  40b6d4:	sub	w8, w28, w20
  40b6d8:	cmp	w19, w8
  40b6dc:	csel	w27, w8, w19, gt
  40b6e0:	cmp	w27, #0x1
  40b6e4:	b.lt	40b704 <tigetstr@plt+0x90e4>  // b.tstop
  40b6e8:	b.ne	40b70c <tigetstr@plt+0x90ec>  // b.any
  40b6ec:	mov	w19, #0x1                   	// #1
  40b6f0:	cmp	w19, w27
  40b6f4:	b.lt	40b8ac <tigetstr@plt+0x928c>  // b.tstop
  40b6f8:	cmp	w27, #0x2
  40b6fc:	b.ge	40b76c <tigetstr@plt+0x914c>  // b.tcont
  40b700:	b	40b8a4 <tigetstr@plt+0x9284>
  40b704:	mov	w19, w27
  40b708:	b	40b8ac <tigetstr@plt+0x928c>
  40b70c:	add	w8, w20, w27
  40b710:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40b714:	add	x28, x9, x8, lsl #32
  40b718:	ldr	x8, [sp, #8]
  40b71c:	mov	w19, w27
  40b720:	add	x24, x8, w20, sxtw
  40b724:	ldrb	w26, [x24, x19]
  40b728:	cmp	x26, #0x5c
  40b72c:	b.eq	40b798 <tigetstr@plt+0x9178>  // b.none
  40b730:	bl	402410 <__ctype_b_loc@plt>
  40b734:	cmp	x19, #0x3
  40b738:	b.lt	40b754 <tigetstr@plt+0x9134>  // b.tstop
  40b73c:	ldr	x8, [x0]
  40b740:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40b744:	sub	x19, x19, #0x1
  40b748:	add	x28, x28, x9
  40b74c:	ldrh	w8, [x8, x26, lsl #1]
  40b750:	tbnz	w8, #3, 40b724 <tigetstr@plt+0x9104>
  40b754:	ldr	x26, [sp, #16]
  40b758:	ldr	w24, [sp, #28]
  40b75c:	ldr	x28, [sp, #32]
  40b760:	mov	w19, w27
  40b764:	cmp	w27, #0x2
  40b768:	b.lt	40b8a4 <tigetstr@plt+0x9284>  // b.tstop
  40b76c:	mov	w8, w27
  40b770:	sxtw	x9, w20
  40b774:	sub	x28, x8, #0x1
  40b778:	add	x10, x28, x9
  40b77c:	ldrb	w11, [x21, x10]
  40b780:	cmp	w11, #0x25
  40b784:	b.eq	40b7c8 <tigetstr@plt+0x91a8>  // b.none
  40b788:	cmp	x8, #0x2
  40b78c:	mov	x8, x28
  40b790:	b.gt	40b774 <tigetstr@plt+0x9154>
  40b794:	b	40b8a0 <tigetstr@plt+0x9280>
  40b798:	asr	x8, x28, #32
  40b79c:	ldrb	w8, [x21, x8]
  40b7a0:	ldr	x26, [sp, #16]
  40b7a4:	ldr	w24, [sp, #28]
  40b7a8:	ldr	x28, [sp, #32]
  40b7ac:	cmp	w8, #0x5c
  40b7b0:	csetm	x8, eq  // eq = none
  40b7b4:	add	w8, w8, w19
  40b7b8:	sub	w19, w8, #0x1
  40b7bc:	cmp	w19, w27
  40b7c0:	b.ge	40b6f8 <tigetstr@plt+0x90d8>  // b.tcont
  40b7c4:	b	40b8ac <tigetstr@plt+0x928c>
  40b7c8:	cmp	w10, #0x1
  40b7cc:	lsl	x10, x10, #32
  40b7d0:	b.lt	40b7f4 <tigetstr@plt+0x91d4>  // b.tstop
  40b7d4:	mov	x11, #0xffffffff00000000    	// #-4294967296
  40b7d8:	add	x11, x10, x11
  40b7dc:	asr	x11, x11, #32
  40b7e0:	ldrb	w11, [x21, x11]
  40b7e4:	cmp	w11, #0x5c
  40b7e8:	b.ne	40b7f4 <tigetstr@plt+0x91d4>  // b.any
  40b7ec:	mov	w9, wzr
  40b7f0:	b	40b894 <tigetstr@plt+0x9274>
  40b7f4:	adrp	x11, 423000 <tigetstr@plt+0x209e0>
  40b7f8:	mov	x12, #0x100000000           	// #4294967296
  40b7fc:	ldr	w11, [x11, #844]
  40b800:	add	x10, x10, x12
  40b804:	asr	x10, x10, #32
  40b808:	ldrb	w1, [x21, x10]
  40b80c:	orr	w10, w11, #0x1
  40b810:	cmp	w10, #0x3
  40b814:	b.ne	40b834 <tigetstr@plt+0x9214>  // b.any
  40b818:	cmp	w1, #0x2b
  40b81c:	mov	w8, #0x2                   	// #2
  40b820:	cinc	w8, w8, eq  // eq = none
  40b824:	cmp	w1, #0x3e
  40b828:	mov	w9, #0x4                   	// #4
  40b82c:	csel	w9, w9, w8, eq  // eq = none
  40b830:	b	40b894 <tigetstr@plt+0x9274>
  40b834:	cmp	w1, #0x27
  40b838:	b.eq	40b868 <tigetstr@plt+0x9248>  // b.none
  40b83c:	cmp	w1, #0x7b
  40b840:	b.ne	40b870 <tigetstr@plt+0x9250>  // b.any
  40b844:	add	x10, x21, x9
  40b848:	mov	w9, #0x1                   	// #1
  40b84c:	ldrb	w11, [x10, x8]
  40b850:	cbz	w11, 40b890 <tigetstr@plt+0x9270>
  40b854:	add	x10, x10, #0x1
  40b858:	cmp	w11, #0x7d
  40b85c:	add	w9, w9, #0x1
  40b860:	b.ne	40b84c <tigetstr@plt+0x922c>  // b.any
  40b864:	b	40b894 <tigetstr@plt+0x9274>
  40b868:	mov	w9, #0x4                   	// #4
  40b86c:	b	40b894 <tigetstr@plt+0x9274>
  40b870:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40b874:	mov	w2, #0x4                   	// #4
  40b878:	add	x0, x0, #0x3eb
  40b87c:	bl	4024f0 <memchr@plt>
  40b880:	cmp	x0, #0x0
  40b884:	mov	w8, #0x2                   	// #2
  40b888:	cinc	w9, w8, ne  // ne = any
  40b88c:	b	40b894 <tigetstr@plt+0x9274>
  40b890:	mov	w9, #0x1                   	// #1
  40b894:	add	w8, w9, w28
  40b898:	cmp	w8, w27
  40b89c:	csel	w19, w28, w19, gt
  40b8a0:	ldr	x28, [sp, #32]
  40b8a4:	cmp	w19, w27
  40b8a8:	csel	w19, w19, w27, lt  // lt = tstop
  40b8ac:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40b8b0:	add	x9, x9, #0x3a8
  40b8b4:	ldp	x8, x9, [x9]
  40b8b8:	sxtw	x19, w19
  40b8bc:	add	x10, x8, x19
  40b8c0:	add	x11, x10, #0x1
  40b8c4:	cmp	x11, x9
  40b8c8:	b.ls	40b8f8 <tigetstr@plt+0x92d8>  // b.plast
  40b8cc:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  40b8d0:	add	x27, x27, #0x3a0
  40b8d4:	ldr	x0, [x27]
  40b8d8:	add	x8, x10, x9
  40b8dc:	add	x1, x8, #0x401
  40b8e0:	str	x1, [x27, #16]
  40b8e4:	bl	4021e0 <_nc_doalloc@plt>
  40b8e8:	str	x0, [x27]
  40b8ec:	cbz	x0, 40ba58 <tigetstr@plt+0x9438>
  40b8f0:	ldr	x8, [x23, #936]
  40b8f4:	b	40b8fc <tigetstr@plt+0x92dc>
  40b8f8:	ldr	x0, [x25, #928]
  40b8fc:	add	x1, x21, w20, sxtw
  40b900:	add	x0, x0, x8
  40b904:	add	x2, x19, #0x1
  40b908:	bl	402580 <strncpy@plt>
  40b90c:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40b910:	add	x10, x10, #0x354
  40b914:	ldur	x8, [x10, #84]
  40b918:	ldur	x9, [x10, #76]
  40b91c:	sub	w22, w22, w19
  40b920:	cmp	w22, #0x1
  40b924:	add	x8, x8, x19
  40b928:	stur	x8, [x10, #84]
  40b92c:	strb	wzr, [x9, x8]
  40b930:	ldr	w8, [x10]
  40b934:	add	w20, w19, w20
  40b938:	b.lt	40b978 <tigetstr@plt+0x9358>  // b.tstop
  40b93c:	adrp	x10, 423000 <tigetstr@plt+0x209e0>
  40b940:	add	x10, x10, #0x358
  40b944:	ldr	x9, [x10, #80]
  40b948:	str	w8, [x10]
  40b94c:	cbz	x9, 40b668 <tigetstr@plt+0x9048>
  40b950:	ldr	x8, [x25, #928]
  40b954:	sub	x9, x9, #0x1
  40b958:	ldrb	w10, [x8, x9]
  40b95c:	cmp	w10, #0x20
  40b960:	b.ne	40b668 <tigetstr@plt+0x9048>  // b.any
  40b964:	str	x9, [x23, #936]
  40b968:	strb	wzr, [x8, x9]
  40b96c:	ldr	x9, [x23, #936]
  40b970:	cbnz	x9, 40b950 <tigetstr@plt+0x9330>
  40b974:	b	40b668 <tigetstr@plt+0x9048>
  40b978:	ldur	w10, [x29, #-16]
  40b97c:	add	w9, w22, w26
  40b980:	add	w8, w9, w8
  40b984:	cmp	w8, w24
  40b988:	b.gt	40b6b0 <tigetstr@plt+0x9090>
  40b98c:	b	40b998 <tigetstr@plt+0x9378>
  40b990:	mov	w20, wzr
  40b994:	mov	w22, w28
  40b998:	cmp	w22, #0x1
  40b99c:	ldr	x22, [sp]
  40b9a0:	b.lt	40b9c8 <tigetstr@plt+0x93a8>  // b.tstop
  40b9a4:	cbz	w20, 40b9b8 <tigetstr@plt+0x9398>
  40b9a8:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  40b9ac:	add	x0, x0, #0x3a0
  40b9b0:	sub	x1, x29, #0xc
  40b9b4:	bl	40b220 <tigetstr@plt+0x8c00>
  40b9b8:	adrp	x0, 423000 <tigetstr@plt+0x209e0>
  40b9bc:	add	x1, x21, w20, sxtw
  40b9c0:	add	x0, x0, #0x3a0
  40b9c4:	bl	40b220 <tigetstr@plt+0x8c00>
  40b9c8:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40b9cc:	add	x19, x19, #0x2c0
  40b9d0:	ldr	x1, [x19]
  40b9d4:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40b9d8:	add	x20, x20, #0x354
  40b9dc:	add	x0, x20, #0x4c
  40b9e0:	bl	40b220 <tigetstr@plt+0x8c00>
  40b9e4:	ldr	w8, [x20]
  40b9e8:	ldur	x10, [x20, #84]
  40b9ec:	str	x22, [x19, #8]
  40b9f0:	str	w8, [x20, #4]
  40b9f4:	cbz	x10, 40ba24 <tigetstr@plt+0x9404>
  40b9f8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40b9fc:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40ba00:	ldr	x11, [x8, #928]
  40ba04:	sub	x10, x10, #0x1
  40ba08:	ldrb	w12, [x11, x10]
  40ba0c:	cmp	w12, #0x20
  40ba10:	b.ne	40ba24 <tigetstr@plt+0x9404>  // b.any
  40ba14:	str	x10, [x9, #936]
  40ba18:	strb	wzr, [x11, x10]
  40ba1c:	ldr	x10, [x9, #936]
  40ba20:	cbnz	x10, 40ba00 <tigetstr@plt+0x93e0>
  40ba24:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40ba28:	add	x19, x19, #0x340
  40ba2c:	add	x0, x19, #0x60
  40ba30:	mov	x1, x22
  40ba34:	bl	40b220 <tigetstr@plt+0x8c00>
  40ba38:	ldrb	w8, [x19]
  40ba3c:	mov	x0, x21
  40ba40:	cmp	w8, #0x0
  40ba44:	mov	w8, #0x8                   	// #8
  40ba48:	csel	w8, wzr, w8, ne  // ne = any
  40ba4c:	str	w8, [x19, #20]
  40ba50:	bl	402440 <free@plt>
  40ba54:	b	40b550 <tigetstr@plt+0x8f30>
  40ba58:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40ba5c:	add	x0, x0, #0x3c3
  40ba60:	bl	40d714 <tigetstr@plt+0xb0f4>
  40ba64:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40ba68:	add	x0, x0, #0x3df
  40ba6c:	bl	40d714 <tigetstr@plt+0xb0f4>
  40ba70:	sub	sp, sp, #0x90
  40ba74:	stp	x29, x30, [sp, #48]
  40ba78:	add	x29, sp, #0x30
  40ba7c:	stp	x0, x1, [sp, #8]
  40ba80:	mov	x0, x2
  40ba84:	stp	x28, x27, [sp, #64]
  40ba88:	stp	x26, x25, [sp, #80]
  40ba8c:	stp	x24, x23, [sp, #96]
  40ba90:	stp	x22, x21, [sp, #112]
  40ba94:	stp	x20, x19, [sp, #128]
  40ba98:	stur	w3, [x29, #-4]
  40ba9c:	mov	x20, x2
  40baa0:	bl	402110 <strlen@plt>
  40baa4:	mov	x23, x0
  40baa8:	cmp	w23, #0x2
  40baac:	b.lt	40bb0c <tigetstr@plt+0x94ec>  // b.tstop
  40bab0:	adrp	x24, 412000 <tigetstr@plt+0xf9e0>
  40bab4:	adrp	x25, 412000 <tigetstr@plt+0xf9e0>
  40bab8:	mov	w21, wzr
  40babc:	sub	w19, w23, #0x1
  40bac0:	add	x24, x24, #0xd2
  40bac4:	add	x25, x25, #0xd5
  40bac8:	mov	x26, x20
  40bacc:	b	40bae0 <tigetstr@plt+0x94c0>
  40bad0:	mov	w21, #0x1                   	// #1
  40bad4:	subs	x19, x19, #0x1
  40bad8:	add	x26, x26, #0x1
  40badc:	b.eq	40bb10 <tigetstr@plt+0x94f0>  // b.none
  40bae0:	mov	w2, #0x2                   	// #2
  40bae4:	mov	x0, x26
  40bae8:	mov	x1, x24
  40baec:	bl	402250 <strncmp@plt>
  40baf0:	cbz	w0, 40bad0 <tigetstr@plt+0x94b0>
  40baf4:	mov	w2, #0x2                   	// #2
  40baf8:	mov	x0, x26
  40bafc:	mov	x1, x25
  40bb00:	bl	402250 <strncmp@plt>
  40bb04:	cbnz	w0, 40bad4 <tigetstr@plt+0x94b4>
  40bb08:	b	40bb1c <tigetstr@plt+0x94fc>
  40bb0c:	mov	w21, wzr
  40bb10:	cmp	w23, #0x32
  40bb14:	cset	w8, gt
  40bb18:	and	w21, w8, w21
  40bb1c:	ldur	w8, [x29, #-4]
  40bb20:	adrp	x24, 423000 <tigetstr@plt+0x209e0>
  40bb24:	mov	w28, wzr
  40bb28:	add	x24, x24, #0x3c0
  40bb2c:	add	w8, w8, #0x1
  40bb30:	stp	w8, w21, [x29, #-20]
  40bb34:	adrp	x21, 423000 <tigetstr@plt+0x209e0>
  40bb38:	add	x21, x21, #0x3b8
  40bb3c:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  40bb40:	mov	w26, #0x735c                	// #29532
  40bb44:	adrp	x23, 423000 <tigetstr@plt+0x209e0>
  40bb48:	b	40bb6c <tigetstr@plt+0x954c>
  40bb4c:	ldr	x0, [x23, #952]
  40bb50:	add	x8, x0, x8
  40bb54:	strb	wzr, [x8, #2]
  40bb58:	strh	w26, [x8]
  40bb5c:	ldp	x9, x8, [x21]
  40bb60:	add	x8, x8, #0x2
  40bb64:	str	x8, [x21, #8]
  40bb68:	strb	wzr, [x9, x8]
  40bb6c:	add	x20, x20, #0x1
  40bb70:	ldurb	w8, [x20, #-1]
  40bb74:	cmp	w8, #0x20
  40bb78:	b.ne	40bbb0 <tigetstr@plt+0x9590>  // b.any
  40bb7c:	ldp	x8, x9, [x24]
  40bb80:	add	x10, x8, #0x3
  40bb84:	cmp	x10, x9
  40bb88:	b.ls	40bb4c <tigetstr@plt+0x952c>  // b.plast
  40bb8c:	ldr	x0, [x21]
  40bb90:	add	x8, x8, x9
  40bb94:	add	x1, x8, #0x403
  40bb98:	str	x1, [x21, #16]
  40bb9c:	bl	4021e0 <_nc_doalloc@plt>
  40bba0:	str	x0, [x21]
  40bba4:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bba8:	ldr	x8, [x22, #960]
  40bbac:	b	40bb50 <tigetstr@plt+0x9530>
  40bbb0:	sub	w9, w8, #0x25
  40bbb4:	cmp	w9, #0x4f
  40bbb8:	b.hi	40bc98 <tigetstr@plt+0x9678>  // b.pmore
  40bbbc:	adrp	x11, 410000 <tigetstr@plt+0xd9e0>
  40bbc0:	add	x11, x11, #0x37c
  40bbc4:	adr	x8, 40bbd4 <tigetstr@plt+0x95b4>
  40bbc8:	ldrb	w10, [x11, x9]
  40bbcc:	add	x8, x8, x10, lsl #2
  40bbd0:	br	x8
  40bbd4:	sub	x27, x20, #0x1
  40bbd8:	tbz	w28, #0, 40bd14 <tigetstr@plt+0x96f4>
  40bbdc:	ldp	x8, x9, [x21]
  40bbe0:	add	x8, x9, x8
  40bbe4:	mov	w9, #0xa                   	// #10
  40bbe8:	sturb	w9, [x8, #-1]
  40bbec:	ldrb	w8, [x27]
  40bbf0:	cmp	w8, #0x65
  40bbf4:	b.ne	40be2c <tigetstr@plt+0x980c>  // b.any
  40bbf8:	ldur	w8, [x29, #-4]
  40bbfc:	mov	w19, #0x9                   	// #9
  40bc00:	cmp	w8, #0x1
  40bc04:	b.lt	40be94 <tigetstr@plt+0x9874>  // b.tstop
  40bc08:	ldur	w25, [x29, #-4]
  40bc0c:	b	40bc30 <tigetstr@plt+0x9610>
  40bc10:	ldr	x0, [x23, #952]
  40bc14:	strh	w19, [x0, x8]
  40bc18:	ldp	x9, x8, [x21]
  40bc1c:	subs	w25, w25, #0x1
  40bc20:	add	x8, x8, #0x1
  40bc24:	str	x8, [x21, #8]
  40bc28:	strb	wzr, [x9, x8]
  40bc2c:	b.eq	40be94 <tigetstr@plt+0x9874>  // b.none
  40bc30:	ldp	x8, x9, [x24]
  40bc34:	add	x10, x8, #0x2
  40bc38:	cmp	x10, x9
  40bc3c:	b.ls	40bc10 <tigetstr@plt+0x95f0>  // b.plast
  40bc40:	ldr	x0, [x21]
  40bc44:	add	x8, x8, x9
  40bc48:	add	x1, x8, #0x402
  40bc4c:	str	x1, [x21, #16]
  40bc50:	bl	4021e0 <_nc_doalloc@plt>
  40bc54:	str	x0, [x21]
  40bc58:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bc5c:	ldr	x8, [x22, #960]
  40bc60:	b	40bc14 <tigetstr@plt+0x95f4>
  40bc64:	ldp	x8, x9, [x24]
  40bc68:	add	x10, x8, #0x2
  40bc6c:	cmp	x10, x9
  40bc70:	b.ls	40bdc4 <tigetstr@plt+0x97a4>  // b.plast
  40bc74:	ldr	x0, [x21]
  40bc78:	add	x8, x8, x9
  40bc7c:	add	x1, x8, #0x402
  40bc80:	str	x1, [x21, #16]
  40bc84:	bl	4021e0 <_nc_doalloc@plt>
  40bc88:	str	x0, [x21]
  40bc8c:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bc90:	ldr	x8, [x22, #960]
  40bc94:	b	40bdc8 <tigetstr@plt+0x97a8>
  40bc98:	cbz	w8, 40c368 <tigetstr@plt+0x9d48>
  40bc9c:	mov	w28, wzr
  40bca0:	sub	x20, x20, #0x1
  40bca4:	ldp	x8, x9, [x24]
  40bca8:	add	x10, x8, #0x2
  40bcac:	cmp	x10, x9
  40bcb0:	b.hi	40bd2c <tigetstr@plt+0x970c>  // b.pmore
  40bcb4:	b	40bdfc <tigetstr@plt+0x97dc>
  40bcb8:	sub	x20, x20, #0x1
  40bcbc:	mov	w28, #0x1                   	// #1
  40bcc0:	ldp	x8, x9, [x24]
  40bcc4:	add	x10, x8, #0x2
  40bcc8:	cmp	x10, x9
  40bccc:	b.ls	40bdfc <tigetstr@plt+0x97dc>  // b.plast
  40bcd0:	b	40bd2c <tigetstr@plt+0x970c>
  40bcd4:	sub	x27, x20, #0x1
  40bcd8:	tbz	w28, #0, 40bd14 <tigetstr@plt+0x96f4>
  40bcdc:	ldur	w8, [x29, #-4]
  40bce0:	cmp	w8, #0x2
  40bce4:	b.ge	40c390 <tigetstr@plt+0x9d70>  // b.tcont
  40bce8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40bcec:	ldrb	w8, [x8, #824]
  40bcf0:	cbz	w8, 40bd14 <tigetstr@plt+0x96f4>
  40bcf4:	ldr	x8, [sp, #8]
  40bcf8:	ldr	x0, [x8]
  40bcfc:	bl	402100 <_nc_first_name@plt>
  40bd00:	ldr	x2, [sp, #16]
  40bd04:	mov	x1, x0
  40bd08:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40bd0c:	add	x0, x0, #0x410
  40bd10:	bl	402470 <_nc_warning@plt>
  40bd14:	mov	w28, wzr
  40bd18:	mov	x20, x27
  40bd1c:	ldp	x8, x9, [x24]
  40bd20:	add	x10, x8, #0x2
  40bd24:	cmp	x10, x9
  40bd28:	b.ls	40bdfc <tigetstr@plt+0x97dc>  // b.plast
  40bd2c:	ldr	x0, [x21]
  40bd30:	add	x8, x8, x9
  40bd34:	add	x1, x8, #0x402
  40bd38:	str	x1, [x21, #16]
  40bd3c:	bl	4021e0 <_nc_doalloc@plt>
  40bd40:	str	x0, [x21]
  40bd44:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bd48:	ldr	x8, [x22, #960]
  40bd4c:	b	40be00 <tigetstr@plt+0x97e0>
  40bd50:	ldur	w8, [x29, #-16]
  40bd54:	sub	x20, x20, #0x1
  40bd58:	and	w8, w28, w8
  40bd5c:	tbz	w8, #0, 40bda8 <tigetstr@plt+0x9788>
  40bd60:	ldr	x27, [x22, #960]
  40bd64:	subs	x19, x27, #0x1
  40bd68:	b.ls	40c110 <tigetstr@plt+0x9af0>  // b.plast
  40bd6c:	ldr	x25, [x23, #952]
  40bd70:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40bd74:	add	x1, x1, #0x3ef
  40bd78:	add	x0, x25, x19
  40bd7c:	bl	402400 <strcmp@plt>
  40bd80:	mov	w28, #0x9                   	// #9
  40bd84:	cbnz	w0, 40c118 <tigetstr@plt+0x9af8>
  40bd88:	sub	x8, x27, #0x2
  40bd8c:	cbz	x8, 40bda8 <tigetstr@plt+0x9788>
  40bd90:	ldrb	w9, [x25, x8]
  40bd94:	sub	x8, x8, #0x1
  40bd98:	cmp	w9, #0x9
  40bd9c:	b.eq	40bd8c <tigetstr@plt+0x976c>  // b.none
  40bda0:	cmp	w9, #0xa
  40bda4:	b.ne	40c118 <tigetstr@plt+0x9af8>  // b.any
  40bda8:	mov	w28, wzr
  40bdac:	stur	wzr, [x29, #-16]
  40bdb0:	ldp	x8, x9, [x24]
  40bdb4:	add	x10, x8, #0x2
  40bdb8:	cmp	x10, x9
  40bdbc:	b.hi	40bd2c <tigetstr@plt+0x970c>  // b.pmore
  40bdc0:	b	40bdfc <tigetstr@plt+0x97dc>
  40bdc4:	ldr	x0, [x23, #952]
  40bdc8:	sub	x1, x20, #0x1
  40bdcc:	add	x0, x0, x8
  40bdd0:	mov	w2, #0x2                   	// #2
  40bdd4:	bl	402580 <strncpy@plt>
  40bdd8:	mov	w28, wzr
  40bddc:	ldp	x9, x8, [x21]
  40bde0:	add	x8, x8, #0x1
  40bde4:	str	x8, [x21, #8]
  40bde8:	strb	wzr, [x9, x8]
  40bdec:	ldp	x8, x9, [x24]
  40bdf0:	add	x10, x8, #0x2
  40bdf4:	cmp	x10, x9
  40bdf8:	b.hi	40bd2c <tigetstr@plt+0x970c>  // b.pmore
  40bdfc:	ldr	x0, [x23, #952]
  40be00:	add	x0, x0, x8
  40be04:	mov	w2, #0x2                   	// #2
  40be08:	mov	x1, x20
  40be0c:	add	x19, x20, #0x1
  40be10:	bl	402580 <strncpy@plt>
  40be14:	ldp	x9, x8, [x21]
  40be18:	mov	x20, x19
  40be1c:	add	x8, x8, #0x1
  40be20:	str	x8, [x21, #8]
  40be24:	strb	wzr, [x9, x8]
  40be28:	b	40bb6c <tigetstr@plt+0x954c>
  40be2c:	ldur	w8, [x29, #-4]
  40be30:	mov	w19, #0x9                   	// #9
  40be34:	tbnz	w8, #31, 40bec8 <tigetstr@plt+0x98a8>
  40be38:	ldur	w25, [x29, #-20]
  40be3c:	b	40be60 <tigetstr@plt+0x9840>
  40be40:	ldr	x0, [x23, #952]
  40be44:	strh	w19, [x0, x8]
  40be48:	ldp	x9, x8, [x21]
  40be4c:	subs	w25, w25, #0x1
  40be50:	add	x8, x8, #0x1
  40be54:	str	x8, [x21, #8]
  40be58:	strb	wzr, [x9, x8]
  40be5c:	b.eq	40bec8 <tigetstr@plt+0x98a8>  // b.none
  40be60:	ldp	x8, x9, [x24]
  40be64:	add	x10, x8, #0x2
  40be68:	cmp	x10, x9
  40be6c:	b.ls	40be40 <tigetstr@plt+0x9820>  // b.plast
  40be70:	ldr	x0, [x21]
  40be74:	add	x8, x8, x9
  40be78:	add	x1, x8, #0x402
  40be7c:	str	x1, [x21, #16]
  40be80:	bl	4021e0 <_nc_doalloc@plt>
  40be84:	str	x0, [x21]
  40be88:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40be8c:	ldr	x8, [x22, #960]
  40be90:	b	40be44 <tigetstr@plt+0x9824>
  40be94:	ldp	x8, x9, [x24]
  40be98:	add	x10, x8, #0x2
  40be9c:	cmp	x10, x9
  40bea0:	b.ls	40befc <tigetstr@plt+0x98dc>  // b.plast
  40bea4:	ldr	x0, [x21]
  40bea8:	add	x8, x8, x9
  40beac:	add	x1, x8, #0x402
  40beb0:	str	x1, [x21, #16]
  40beb4:	bl	4021e0 <_nc_doalloc@plt>
  40beb8:	str	x0, [x21]
  40bebc:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bec0:	ldr	x8, [x22, #960]
  40bec4:	b	40bf00 <tigetstr@plt+0x98e0>
  40bec8:	ldp	x8, x9, [x24]
  40becc:	add	x10, x8, #0x2
  40bed0:	cmp	x10, x9
  40bed4:	b.ls	40bf4c <tigetstr@plt+0x992c>  // b.plast
  40bed8:	ldr	x0, [x21]
  40bedc:	add	x8, x8, x9
  40bee0:	add	x1, x8, #0x402
  40bee4:	str	x1, [x21, #16]
  40bee8:	bl	4021e0 <_nc_doalloc@plt>
  40beec:	str	x0, [x21]
  40bef0:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bef4:	ldr	x8, [x22, #960]
  40bef8:	b	40bf50 <tigetstr@plt+0x9930>
  40befc:	ldr	x0, [x23, #952]
  40bf00:	mov	w9, #0x25                  	// #37
  40bf04:	strh	w9, [x0, x8]
  40bf08:	ldp	x9, x8, [x21]
  40bf0c:	add	x8, x8, #0x1
  40bf10:	str	x8, [x21, #8]
  40bf14:	strb	wzr, [x9, x8]
  40bf18:	ldp	x8, x9, [x21, #8]
  40bf1c:	add	x10, x8, #0x2
  40bf20:	cmp	x10, x9
  40bf24:	b.ls	40bf9c <tigetstr@plt+0x997c>  // b.plast
  40bf28:	ldr	x0, [x21]
  40bf2c:	add	x8, x8, x9
  40bf30:	add	x1, x8, #0x402
  40bf34:	str	x1, [x21, #16]
  40bf38:	bl	4021e0 <_nc_doalloc@plt>
  40bf3c:	str	x0, [x21]
  40bf40:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bf44:	ldr	x8, [x22, #960]
  40bf48:	b	40bfa0 <tigetstr@plt+0x9980>
  40bf4c:	ldr	x0, [x23, #952]
  40bf50:	mov	w9, #0x25                  	// #37
  40bf54:	strh	w9, [x0, x8]
  40bf58:	ldp	x9, x8, [x21]
  40bf5c:	add	x8, x8, #0x1
  40bf60:	str	x8, [x21, #8]
  40bf64:	strb	wzr, [x9, x8]
  40bf68:	ldp	x8, x9, [x21, #8]
  40bf6c:	add	x10, x8, #0x2
  40bf70:	cmp	x10, x9
  40bf74:	b.ls	40c03c <tigetstr@plt+0x9a1c>  // b.plast
  40bf78:	ldr	x0, [x21]
  40bf7c:	add	x8, x8, x9
  40bf80:	add	x1, x8, #0x402
  40bf84:	str	x1, [x21, #16]
  40bf88:	bl	4021e0 <_nc_doalloc@plt>
  40bf8c:	str	x0, [x21]
  40bf90:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40bf94:	ldr	x8, [x22, #960]
  40bf98:	b	40c040 <tigetstr@plt+0x9a20>
  40bf9c:	ldr	x0, [x23, #952]
  40bfa0:	add	x0, x0, x8
  40bfa4:	mov	w2, #0x2                   	// #2
  40bfa8:	mov	x1, x27
  40bfac:	bl	402580 <strncpy@plt>
  40bfb0:	ldp	x9, x8, [x21]
  40bfb4:	mov	x0, x20
  40bfb8:	add	x8, x8, #0x1
  40bfbc:	str	x8, [x21, #8]
  40bfc0:	strb	wzr, [x9, x8]
  40bfc4:	bl	402110 <strlen@plt>
  40bfc8:	cmp	w0, #0x2
  40bfcc:	b.lt	40c1d8 <tigetstr@plt+0x9bb8>  // b.tstop
  40bfd0:	mov	x19, xzr
  40bfd4:	mov	w25, wzr
  40bfd8:	sub	w27, w0, #0x1
  40bfdc:	stur	x0, [x29, #-16]
  40bfe0:	b	40bff4 <tigetstr@plt+0x99d4>
  40bfe4:	mov	w25, #0x1                   	// #1
  40bfe8:	add	x19, x19, #0x1
  40bfec:	cmp	x27, x19
  40bff0:	b.eq	40c1b8 <tigetstr@plt+0x9b98>  // b.none
  40bff4:	add	x28, x20, x19
  40bff8:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40bffc:	mov	w2, #0x2                   	// #2
  40c000:	mov	x0, x28
  40c004:	add	x1, x1, #0xd2
  40c008:	bl	402250 <strncmp@plt>
  40c00c:	cbz	w0, 40bfe4 <tigetstr@plt+0x99c4>
  40c010:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40c014:	mov	w2, #0x2                   	// #2
  40c018:	mov	x0, x28
  40c01c:	add	x1, x1, #0xd5
  40c020:	bl	402250 <strncmp@plt>
  40c024:	cbnz	w0, 40bfe8 <tigetstr@plt+0x99c8>
  40c028:	mov	w28, wzr
  40c02c:	mov	w8, #0x1                   	// #1
  40c030:	stur	w8, [x29, #-16]
  40c034:	tbnz	w25, #0, 40bb6c <tigetstr@plt+0x954c>
  40c038:	b	40c1d8 <tigetstr@plt+0x9bb8>
  40c03c:	ldr	x0, [x23, #952]
  40c040:	add	x0, x0, x8
  40c044:	mov	w2, #0x2                   	// #2
  40c048:	mov	x1, x27
  40c04c:	bl	402580 <strncpy@plt>
  40c050:	ldp	x9, x8, [x21]
  40c054:	add	x8, x8, #0x1
  40c058:	str	x8, [x21, #8]
  40c05c:	strb	wzr, [x9, x8]
  40c060:	ldrb	w8, [x27]
  40c064:	cmp	w8, #0x3f
  40c068:	b.ne	40c0c8 <tigetstr@plt+0x9aa8>  // b.any
  40c06c:	ldp	x0, x1, [sp, #8]
  40c070:	ldur	w3, [x29, #-20]
  40c074:	mov	x2, x20
  40c078:	bl	40ba70 <tigetstr@plt+0x9450>
  40c07c:	ldrb	w8, [x0]
  40c080:	mov	x20, x0
  40c084:	mov	w28, wzr
  40c088:	cbz	w8, 40bb6c <tigetstr@plt+0x954c>
  40c08c:	cmp	w8, #0x25
  40c090:	b.eq	40bb6c <tigetstr@plt+0x954c>  // b.none
  40c094:	ldp	x8, x9, [x24]
  40c098:	add	x10, x8, #0x2
  40c09c:	cmp	x10, x9
  40c0a0:	b.ls	40c2d8 <tigetstr@plt+0x9cb8>  // b.plast
  40c0a4:	ldr	x0, [x21]
  40c0a8:	add	x8, x8, x9
  40c0ac:	add	x1, x8, #0x402
  40c0b0:	str	x1, [x21, #16]
  40c0b4:	bl	4021e0 <_nc_doalloc@plt>
  40c0b8:	str	x0, [x21]
  40c0bc:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c0c0:	ldr	x8, [x22, #960]
  40c0c4:	b	40c2dc <tigetstr@plt+0x9cbc>
  40c0c8:	ldur	w8, [x29, #-4]
  40c0cc:	mov	w28, wzr
  40c0d0:	cmp	w8, #0x1
  40c0d4:	b.ne	40bb6c <tigetstr@plt+0x954c>  // b.any
  40c0d8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40c0dc:	ldrb	w8, [x8, #824]
  40c0e0:	cbz	w8, 40bb6c <tigetstr@plt+0x954c>
  40c0e4:	ldr	x8, [sp, #8]
  40c0e8:	ldr	x0, [x8]
  40c0ec:	bl	402100 <_nc_first_name@plt>
  40c0f0:	ldrb	w2, [x20]
  40c0f4:	ldr	x3, [sp, #16]
  40c0f8:	mov	x1, x0
  40c0fc:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c100:	add	x0, x0, #0x3f1
  40c104:	bl	402470 <_nc_warning@plt>
  40c108:	mov	w28, wzr
  40c10c:	b	40bb6c <tigetstr@plt+0x954c>
  40c110:	ldr	x25, [x23, #952]
  40c114:	mov	w28, #0x9                   	// #9
  40c118:	mov	w8, #0xa                   	// #10
  40c11c:	strb	w8, [x25, x19]
  40c120:	ldur	w8, [x29, #-4]
  40c124:	tbnz	w8, #31, 40c184 <tigetstr@plt+0x9b64>
  40c128:	ldur	w25, [x29, #-20]
  40c12c:	b	40c150 <tigetstr@plt+0x9b30>
  40c130:	ldr	x0, [x23, #952]
  40c134:	strh	w28, [x0, x8]
  40c138:	ldp	x9, x8, [x21]
  40c13c:	subs	w25, w25, #0x1
  40c140:	add	x8, x8, #0x1
  40c144:	str	x8, [x21, #8]
  40c148:	strb	wzr, [x9, x8]
  40c14c:	b.eq	40c184 <tigetstr@plt+0x9b64>  // b.none
  40c150:	ldp	x8, x9, [x24]
  40c154:	add	x10, x8, #0x2
  40c158:	cmp	x10, x9
  40c15c:	b.ls	40c130 <tigetstr@plt+0x9b10>  // b.plast
  40c160:	ldr	x0, [x21]
  40c164:	add	x8, x8, x9
  40c168:	add	x1, x8, #0x402
  40c16c:	str	x1, [x21, #16]
  40c170:	bl	4021e0 <_nc_doalloc@plt>
  40c174:	str	x0, [x21]
  40c178:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c17c:	ldr	x8, [x22, #960]
  40c180:	b	40c134 <tigetstr@plt+0x9b14>
  40c184:	ldp	x8, x9, [x24]
  40c188:	add	x10, x8, #0x2
  40c18c:	cmp	x10, x9
  40c190:	b.ls	40c228 <tigetstr@plt+0x9c08>  // b.plast
  40c194:	ldr	x0, [x21]
  40c198:	add	x8, x8, x9
  40c19c:	add	x1, x8, #0x402
  40c1a0:	str	x1, [x21, #16]
  40c1a4:	bl	4021e0 <_nc_doalloc@plt>
  40c1a8:	str	x0, [x21]
  40c1ac:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c1b0:	ldr	x8, [x22, #960]
  40c1b4:	b	40c22c <tigetstr@plt+0x9c0c>
  40c1b8:	ldur	x8, [x29, #-16]
  40c1bc:	mov	w28, wzr
  40c1c0:	mov	w9, #0x1                   	// #1
  40c1c4:	stur	w9, [x29, #-16]
  40c1c8:	cmp	w8, #0x32
  40c1cc:	cset	w8, gt
  40c1d0:	and	w8, w8, w25
  40c1d4:	tbnz	w8, #0, 40bb6c <tigetstr@plt+0x954c>
  40c1d8:	ldrb	w8, [x20]
  40c1dc:	mov	w28, wzr
  40c1e0:	stur	wzr, [x29, #-16]
  40c1e4:	cbz	w8, 40bb6c <tigetstr@plt+0x954c>
  40c1e8:	cmp	w8, #0x25
  40c1ec:	stur	w28, [x29, #-16]
  40c1f0:	b.eq	40bb6c <tigetstr@plt+0x954c>  // b.none
  40c1f4:	ldp	x8, x9, [x24]
  40c1f8:	add	x10, x8, #0x2
  40c1fc:	cmp	x10, x9
  40c200:	b.ls	40c240 <tigetstr@plt+0x9c20>  // b.plast
  40c204:	ldr	x0, [x21]
  40c208:	add	x8, x8, x9
  40c20c:	add	x1, x8, #0x402
  40c210:	str	x1, [x21, #16]
  40c214:	bl	4021e0 <_nc_doalloc@plt>
  40c218:	str	x0, [x21]
  40c21c:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c220:	ldr	x8, [x22, #960]
  40c224:	b	40c244 <tigetstr@plt+0x9c24>
  40c228:	ldr	x0, [x23, #952]
  40c22c:	mov	w28, wzr
  40c230:	mov	w9, #0x25                  	// #37
  40c234:	stur	wzr, [x29, #-16]
  40c238:	strh	w9, [x0, x8]
  40c23c:	b	40bddc <tigetstr@plt+0x97bc>
  40c240:	ldr	x0, [x23, #952]
  40c244:	mov	w9, #0xa                   	// #10
  40c248:	strh	w9, [x0, x8]
  40c24c:	ldp	x9, x8, [x21]
  40c250:	mov	w28, wzr
  40c254:	stur	wzr, [x29, #-16]
  40c258:	add	x8, x8, #0x1
  40c25c:	str	x8, [x21, #8]
  40c260:	strb	wzr, [x9, x8]
  40c264:	ldur	w8, [x29, #-4]
  40c268:	tbnz	w8, #31, 40bb6c <tigetstr@plt+0x954c>
  40c26c:	ldur	w25, [x29, #-20]
  40c270:	mov	w19, #0x9                   	// #9
  40c274:	b	40c298 <tigetstr@plt+0x9c78>
  40c278:	ldr	x0, [x23, #952]
  40c27c:	strh	w19, [x0, x8]
  40c280:	ldp	x9, x8, [x21]
  40c284:	subs	w25, w25, #0x1
  40c288:	add	x8, x8, #0x1
  40c28c:	str	x8, [x21, #8]
  40c290:	strb	wzr, [x9, x8]
  40c294:	b.eq	40c2cc <tigetstr@plt+0x9cac>  // b.none
  40c298:	ldp	x8, x9, [x24]
  40c29c:	add	x10, x8, #0x2
  40c2a0:	cmp	x10, x9
  40c2a4:	b.ls	40c278 <tigetstr@plt+0x9c58>  // b.plast
  40c2a8:	ldr	x0, [x21]
  40c2ac:	add	x8, x8, x9
  40c2b0:	add	x1, x8, #0x402
  40c2b4:	str	x1, [x21, #16]
  40c2b8:	bl	4021e0 <_nc_doalloc@plt>
  40c2bc:	str	x0, [x21]
  40c2c0:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c2c4:	ldr	x8, [x22, #960]
  40c2c8:	b	40c27c <tigetstr@plt+0x9c5c>
  40c2cc:	mov	w28, wzr
  40c2d0:	stur	wzr, [x29, #-16]
  40c2d4:	b	40bb6c <tigetstr@plt+0x954c>
  40c2d8:	ldr	x0, [x23, #952]
  40c2dc:	mov	w9, #0xa                   	// #10
  40c2e0:	strh	w9, [x0, x8]
  40c2e4:	ldp	x9, x8, [x21]
  40c2e8:	mov	w28, wzr
  40c2ec:	add	x8, x8, #0x1
  40c2f0:	str	x8, [x21, #8]
  40c2f4:	strb	wzr, [x9, x8]
  40c2f8:	ldur	w8, [x29, #-4]
  40c2fc:	tbnz	w8, #31, 40bb6c <tigetstr@plt+0x954c>
  40c300:	ldur	w25, [x29, #-20]
  40c304:	mov	w19, #0x9                   	// #9
  40c308:	b	40c32c <tigetstr@plt+0x9d0c>
  40c30c:	ldr	x0, [x23, #952]
  40c310:	strh	w19, [x0, x8]
  40c314:	ldp	x9, x8, [x21]
  40c318:	subs	w25, w25, #0x1
  40c31c:	add	x8, x8, #0x1
  40c320:	str	x8, [x21, #8]
  40c324:	strb	wzr, [x9, x8]
  40c328:	b.eq	40c360 <tigetstr@plt+0x9d40>  // b.none
  40c32c:	ldp	x8, x9, [x24]
  40c330:	add	x10, x8, #0x2
  40c334:	cmp	x10, x9
  40c338:	b.ls	40c30c <tigetstr@plt+0x9cec>  // b.plast
  40c33c:	ldr	x0, [x21]
  40c340:	add	x8, x8, x9
  40c344:	add	x1, x8, #0x402
  40c348:	str	x1, [x21, #16]
  40c34c:	bl	4021e0 <_nc_doalloc@plt>
  40c350:	str	x0, [x21]
  40c354:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c358:	ldr	x8, [x22, #960]
  40c35c:	b	40c310 <tigetstr@plt+0x9cf0>
  40c360:	mov	w28, wzr
  40c364:	b	40bb6c <tigetstr@plt+0x954c>
  40c368:	sub	x20, x20, #0x1
  40c36c:	mov	x0, x20
  40c370:	ldp	x20, x19, [sp, #128]
  40c374:	ldp	x22, x21, [sp, #112]
  40c378:	ldp	x24, x23, [sp, #96]
  40c37c:	ldp	x26, x25, [sp, #80]
  40c380:	ldp	x28, x27, [sp, #64]
  40c384:	ldp	x29, x30, [sp, #48]
  40c388:	add	sp, sp, #0x90
  40c38c:	ret
  40c390:	ldp	x8, x9, [x21]
  40c394:	ldur	w25, [x29, #-4]
  40c398:	mov	w10, #0xa                   	// #10
  40c39c:	mov	w19, #0x9                   	// #9
  40c3a0:	add	x8, x9, x8
  40c3a4:	sturb	w10, [x8, #-1]
  40c3a8:	b	40c3cc <tigetstr@plt+0x9dac>
  40c3ac:	ldr	x0, [x23, #952]
  40c3b0:	strh	w19, [x0, x8]
  40c3b4:	ldp	x9, x8, [x21]
  40c3b8:	subs	w25, w25, #0x1
  40c3bc:	add	x8, x8, #0x1
  40c3c0:	str	x8, [x21, #8]
  40c3c4:	strb	wzr, [x9, x8]
  40c3c8:	b.eq	40c400 <tigetstr@plt+0x9de0>  // b.none
  40c3cc:	ldp	x8, x9, [x24]
  40c3d0:	add	x10, x8, #0x2
  40c3d4:	cmp	x10, x9
  40c3d8:	b.ls	40c3ac <tigetstr@plt+0x9d8c>  // b.plast
  40c3dc:	ldr	x0, [x21]
  40c3e0:	add	x8, x8, x9
  40c3e4:	add	x1, x8, #0x402
  40c3e8:	str	x1, [x21, #16]
  40c3ec:	bl	4021e0 <_nc_doalloc@plt>
  40c3f0:	str	x0, [x21]
  40c3f4:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c3f8:	ldr	x8, [x22, #960]
  40c3fc:	b	40c3b0 <tigetstr@plt+0x9d90>
  40c400:	ldp	x8, x9, [x24]
  40c404:	add	x10, x8, #0x2
  40c408:	cmp	x10, x9
  40c40c:	b.ls	40c434 <tigetstr@plt+0x9e14>  // b.plast
  40c410:	ldr	x0, [x21]
  40c414:	add	x8, x8, x9
  40c418:	add	x1, x8, #0x402
  40c41c:	str	x1, [x21, #16]
  40c420:	bl	4021e0 <_nc_doalloc@plt>
  40c424:	str	x0, [x21]
  40c428:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c42c:	ldr	x8, [x22, #960]
  40c430:	b	40c438 <tigetstr@plt+0x9e18>
  40c434:	ldr	x0, [x23, #952]
  40c438:	mov	w9, #0x25                  	// #37
  40c43c:	strh	w9, [x0, x8]
  40c440:	ldp	x9, x8, [x21]
  40c444:	add	x8, x8, #0x1
  40c448:	str	x8, [x21, #8]
  40c44c:	strb	wzr, [x9, x8]
  40c450:	ldp	x8, x9, [x21, #8]
  40c454:	add	x10, x8, #0x2
  40c458:	cmp	x10, x9
  40c45c:	b.ls	40c484 <tigetstr@plt+0x9e64>  // b.plast
  40c460:	ldr	x0, [x21]
  40c464:	add	x8, x8, x9
  40c468:	add	x1, x8, #0x402
  40c46c:	str	x1, [x21, #16]
  40c470:	bl	4021e0 <_nc_doalloc@plt>
  40c474:	str	x0, [x21]
  40c478:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c47c:	ldr	x8, [x22, #960]
  40c480:	b	40c488 <tigetstr@plt+0x9e68>
  40c484:	ldr	x0, [x23, #952]
  40c488:	add	x0, x0, x8
  40c48c:	mov	w2, #0x2                   	// #2
  40c490:	mov	x1, x27
  40c494:	bl	402580 <strncpy@plt>
  40c498:	ldp	x9, x8, [x21]
  40c49c:	add	x8, x8, #0x1
  40c4a0:	str	x8, [x21, #8]
  40c4a4:	strb	wzr, [x9, x8]
  40c4a8:	ldrb	w8, [x20]
  40c4ac:	cmp	w8, #0x25
  40c4b0:	b.ne	40c36c <tigetstr@plt+0x9d4c>  // b.any
  40c4b4:	ldrb	w1, [x20, #1]
  40c4b8:	cbz	w1, 40c36c <tigetstr@plt+0x9d4c>
  40c4bc:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c4c0:	add	x0, x0, #0x40c
  40c4c4:	mov	w2, #0x4                   	// #4
  40c4c8:	bl	4024f0 <memchr@plt>
  40c4cc:	cbnz	x0, 40c36c <tigetstr@plt+0x9d4c>
  40c4d0:	ldp	x9, x8, [x21]
  40c4d4:	mov	w10, #0xa                   	// #10
  40c4d8:	mov	w19, #0x9                   	// #9
  40c4dc:	add	x11, x8, #0x1
  40c4e0:	str	x11, [x21, #8]
  40c4e4:	strb	w10, [x9, x8]
  40c4e8:	b	40c514 <tigetstr@plt+0x9ef4>
  40c4ec:	ldr	x0, [x23, #952]
  40c4f0:	strh	w19, [x0, x8]
  40c4f4:	ldp	x9, x8, [x21]
  40c4f8:	ldur	w10, [x29, #-4]
  40c4fc:	add	x8, x8, #0x1
  40c500:	subs	w10, w10, #0x1
  40c504:	stur	w10, [x29, #-4]
  40c508:	str	x8, [x21, #8]
  40c50c:	strb	wzr, [x9, x8]
  40c510:	b.eq	40c36c <tigetstr@plt+0x9d4c>  // b.none
  40c514:	ldp	x8, x9, [x24]
  40c518:	add	x10, x8, #0x2
  40c51c:	cmp	x10, x9
  40c520:	b.ls	40c4ec <tigetstr@plt+0x9ecc>  // b.plast
  40c524:	ldr	x0, [x21]
  40c528:	add	x8, x8, x9
  40c52c:	add	x1, x8, #0x402
  40c530:	str	x1, [x21, #16]
  40c534:	bl	4021e0 <_nc_doalloc@plt>
  40c538:	str	x0, [x21]
  40c53c:	cbz	x0, 40c548 <tigetstr@plt+0x9f28>
  40c540:	ldr	x8, [x22, #960]
  40c544:	b	40c4f0 <tigetstr@plt+0x9ed0>
  40c548:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c54c:	add	x0, x0, #0x3c3
  40c550:	bl	40d714 <tigetstr@plt+0xb0f4>
  40c554:	stp	x29, x30, [sp, #-96]!
  40c558:	stp	x28, x27, [sp, #16]
  40c55c:	stp	x26, x25, [sp, #32]
  40c560:	stp	x24, x23, [sp, #48]
  40c564:	stp	x22, x21, [sp, #64]
  40c568:	stp	x20, x19, [sp, #80]
  40c56c:	mov	x29, sp
  40c570:	sub	sp, sp, #0x10, lsl #12
  40c574:	sub	sp, sp, #0x80
  40c578:	adrp	x23, 423000 <tigetstr@plt+0x209e0>
  40c57c:	ldr	w8, [x23, #836]
  40c580:	mov	x19, x0
  40c584:	cbz	w8, 40c77c <tigetstr@plt+0xa15c>
  40c588:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40c58c:	adrp	x9, 40f000 <tigetstr@plt+0xc9e0>
  40c590:	adrp	x10, 412000 <tigetstr@plt+0xf9e0>
  40c594:	add	x8, x8, #0x2c0
  40c598:	add	x9, x9, #0xa72
  40c59c:	add	x10, x10, #0x366
  40c5a0:	adrp	x11, 423000 <tigetstr@plt+0x209e0>
  40c5a4:	mov	w12, #0x1                   	// #1
  40c5a8:	add	x1, sp, #0x70
  40c5ac:	add	x2, sp, #0x6c
  40c5b0:	mov	w3, #0x10000               	// #65536
  40c5b4:	mov	x0, x19
  40c5b8:	str	wzr, [sp, #108]
  40c5bc:	stp	x9, x10, [x8]
  40c5c0:	strb	w12, [x11, #832]
  40c5c4:	bl	4023a0 <_nc_write_object@plt>
  40c5c8:	cbnz	w0, 40cfe8 <tigetstr@plt+0xa9c8>
  40c5cc:	ldrb	w8, [x23, #836]
  40c5d0:	adrp	x20, 423000 <tigetstr@plt+0x209e0>
  40c5d4:	tbz	w8, #0, 40c658 <tigetstr@plt+0xa038>
  40c5d8:	ldr	x8, [x20, #936]
  40c5dc:	cbz	x8, 40c5f4 <tigetstr@plt+0x9fd4>
  40c5e0:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c5e4:	add	x0, x0, #0x366
  40c5e8:	mov	w1, #0x1                   	// #1
  40c5ec:	mov	w2, #0x5                   	// #5
  40c5f0:	bl	40b308 <tigetstr@plt+0x8ce8>
  40c5f4:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c5f8:	add	x0, x0, #0x133
  40c5fc:	mov	w1, #0x4                   	// #4
  40c600:	mov	w2, #0x5                   	// #5
  40c604:	bl	40b308 <tigetstr@plt+0x8ce8>
  40c608:	ldr	w8, [sp, #108]
  40c60c:	cbz	w8, 40c658 <tigetstr@plt+0xa038>
  40c610:	adrp	x19, 412000 <tigetstr@plt+0xf9e0>
  40c614:	mov	x21, xzr
  40c618:	add	x22, sp, #0x70
  40c61c:	add	x19, x19, #0x138
  40c620:	ldrb	w2, [x22, x21]
  40c624:	add	x0, sp, #0x1c
  40c628:	mov	x1, x19
  40c62c:	bl	402180 <sprintf@plt>
  40c630:	add	x0, sp, #0x1c
  40c634:	bl	402110 <strlen@plt>
  40c638:	mov	x1, x0
  40c63c:	add	x0, sp, #0x1c
  40c640:	mov	w2, #0x5                   	// #5
  40c644:	bl	40b308 <tigetstr@plt+0x8ce8>
  40c648:	ldr	w8, [sp, #108]
  40c64c:	add	x21, x21, #0x1
  40c650:	cmp	x21, x8
  40c654:	b.cc	40c620 <tigetstr@plt+0xa000>  // b.lo, b.ul, b.last
  40c658:	ldrb	w8, [x23, #836]
  40c65c:	tbz	w8, #1, 40cfe8 <tigetstr@plt+0xa9c8>
  40c660:	ldr	x8, [x20, #936]
  40c664:	cbz	x8, 40c67c <tigetstr@plt+0xa05c>
  40c668:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c66c:	add	x0, x0, #0x366
  40c670:	mov	w1, #0x1                   	// #1
  40c674:	mov	w2, #0x5                   	// #5
  40c678:	bl	40b308 <tigetstr@plt+0x8ce8>
  40c67c:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c680:	add	x0, x0, #0x13d
  40c684:	mov	w1, #0x4                   	// #4
  40c688:	mov	w2, #0x5                   	// #5
  40c68c:	bl	40b308 <tigetstr@plt+0x8ce8>
  40c690:	ldr	w8, [sp, #108]
  40c694:	cbz	w8, 40cfe8 <tigetstr@plt+0xa9c8>
  40c698:	add	x8, sp, #0x1c
  40c69c:	mov	w22, #0xaaab                	// #43691
  40c6a0:	adrp	x19, 412000 <tigetstr@plt+0xf9e0>
  40c6a4:	mov	x20, xzr
  40c6a8:	mov	w21, wzr
  40c6ac:	movk	w22, #0xaaaa, lsl #16
  40c6b0:	add	x23, sp, #0x70
  40c6b4:	orr	x24, x8, #0x1
  40c6b8:	orr	x25, x8, #0x2
  40c6bc:	add	x19, x19, #0x42a
  40c6c0:	b	40c714 <tigetstr@plt+0xa0f4>
  40c6c4:	and	x9, x21, #0x3f
  40c6c8:	and	x10, x8, #0x3f
  40c6cc:	orr	x8, x9, x8, lsr #6
  40c6d0:	ldrb	w8, [x19, x8]
  40c6d4:	ldrb	w9, [x19, x10]
  40c6d8:	mov	w21, wzr
  40c6dc:	strb	w8, [sp, #28]
  40c6e0:	mov	x8, x25
  40c6e4:	strb	w9, [sp, #29]
  40c6e8:	add	x0, sp, #0x1c
  40c6ec:	strb	wzr, [x8]
  40c6f0:	bl	402110 <strlen@plt>
  40c6f4:	mov	x1, x0
  40c6f8:	add	x0, sp, #0x1c
  40c6fc:	mov	w2, #0x5                   	// #5
  40c700:	bl	40b308 <tigetstr@plt+0x8ce8>
  40c704:	ldr	w8, [sp, #108]
  40c708:	add	x20, x20, #0x1
  40c70c:	cmp	x20, x8
  40c710:	b.cs	40c880 <tigetstr@plt+0xa260>  // b.hs, b.nlast
  40c714:	and	x8, x20, #0xffffffff
  40c718:	mul	x8, x8, x22
  40c71c:	lsr	x8, x8, #33
  40c720:	sub	w9, w8, w8, lsl #2
  40c724:	ldrb	w8, [x23, x20]
  40c728:	add	w9, w20, w9
  40c72c:	cmp	w9, #0x2
  40c730:	b.eq	40c6c4 <tigetstr@plt+0xa0a4>  // b.none
  40c734:	cmp	w9, #0x1
  40c738:	b.eq	40c758 <tigetstr@plt+0xa138>  // b.none
  40c73c:	cbnz	w9, 40c774 <tigetstr@plt+0xa154>
  40c740:	lsr	x9, x8, #2
  40c744:	ldrb	w9, [x19, x9]
  40c748:	lsl	w21, w8, #4
  40c74c:	mov	x8, x24
  40c750:	strb	w9, [sp, #28]
  40c754:	b	40c6e8 <tigetstr@plt+0xa0c8>
  40c758:	and	x9, x21, #0x3f
  40c75c:	orr	x9, x9, x8, lsr #4
  40c760:	ldrb	w9, [x19, x9]
  40c764:	lsl	w21, w8, #2
  40c768:	mov	x8, x24
  40c76c:	strb	w9, [sp, #28]
  40c770:	b	40c6e8 <tigetstr@plt+0xa0c8>
  40c774:	add	x8, sp, #0x1c
  40c778:	b	40c6e8 <tigetstr@plt+0xa0c8>
  40c77c:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40c780:	ldr	w8, [x8, #844]
  40c784:	mov	x21, x4
  40c788:	mov	w20, w3
  40c78c:	mov	w26, w2
  40c790:	orr	w8, w8, #0x1
  40c794:	mov	w22, w1
  40c798:	cmp	w8, #0x3
  40c79c:	b.ne	40c86c <tigetstr@plt+0xa24c>  // b.any
  40c7a0:	ldr	x8, [x19, #32]
  40c7a4:	ldr	x0, [x8, #16]
  40c7a8:	add	x8, x0, #0x1
  40c7ac:	cmp	x8, #0x2
  40c7b0:	b.cs	40c8e0 <tigetstr@plt+0xa2c0>  // b.hs, b.nlast
  40c7b4:	ldr	x8, [x19, #32]
  40c7b8:	ldr	x0, [x8, #824]
  40c7bc:	add	x8, x0, #0x1
  40c7c0:	cmp	x8, #0x2
  40c7c4:	b.cs	40c914 <tigetstr@plt+0xa2f4>  // b.hs, b.nlast
  40c7c8:	ldr	x8, [x19, #32]
  40c7cc:	ldr	x9, [x8, #3152]
  40c7d0:	add	x9, x9, #0x1
  40c7d4:	cmp	x9, #0x1
  40c7d8:	b.hi	40c7fc <tigetstr@plt+0xa1dc>  // b.pmore
  40c7dc:	ldr	x9, [x8, #400]
  40c7e0:	add	x10, x9, #0x1
  40c7e4:	cmp	x10, #0x2
  40c7e8:	b.cc	40c7fc <tigetstr@plt+0xa1dc>  // b.lo, b.ul, b.last
  40c7ec:	str	x9, [x8, #3152]
  40c7f0:	ldr	x8, [x19, #32]
  40c7f4:	str	xzr, [x8, #400]
  40c7f8:	ldr	x8, [x19, #32]
  40c7fc:	ldr	x9, [x8, #3160]
  40c800:	add	x9, x9, #0x1
  40c804:	cmp	x9, #0x1
  40c808:	b.hi	40c81c <tigetstr@plt+0xa1fc>  // b.pmore
  40c80c:	ldr	x9, [x8, #984]
  40c810:	add	x10, x9, #0x1
  40c814:	cmp	x10, #0x2
  40c818:	b.cs	40cc2c <tigetstr@plt+0xa60c>  // b.hs, b.nlast
  40c81c:	ldr	x8, [x19, #24]
  40c820:	ldr	w9, [x8, #132]
  40c824:	cmn	w9, #0x1
  40c828:	b.ne	40c850 <tigetstr@plt+0xa230>  // b.any
  40c82c:	ldr	w9, [x8, #16]
  40c830:	cmn	w9, #0x1
  40c834:	b.eq	40c850 <tigetstr@plt+0xa230>  // b.none
  40c838:	ldr	x10, [x19, #32]
  40c83c:	ldr	x10, [x10, #288]
  40c840:	add	x10, x10, #0x1
  40c844:	cmp	x10, #0x2
  40c848:	b.cc	40c850 <tigetstr@plt+0xa230>  // b.lo, b.ul, b.last
  40c84c:	str	w9, [x8, #132]
  40c850:	ldr	x8, [x19, #32]
  40c854:	ldr	x1, [x8, #824]
  40c858:	add	x8, x1, #0x1
  40c85c:	cmp	x8, #0x2
  40c860:	b.cs	40c948 <tigetstr@plt+0xa328>  // b.hs, b.nlast
  40c864:	mov	w8, wzr
  40c868:	b	40c95c <tigetstr@plt+0xa33c>
  40c86c:	adrp	x24, 412000 <tigetstr@plt+0xf9e0>
  40c870:	mov	w23, #0x1                   	// #1
  40c874:	add	x24, x24, #0x153
  40c878:	mov	w25, #0x1000                	// #4096
  40c87c:	b	40c99c <tigetstr@plt+0xa37c>
  40c880:	mov	w8, #0xaaab                	// #43691
  40c884:	movk	w8, #0xaaaa, lsl #16
  40c888:	umull	x8, w20, w8
  40c88c:	lsr	x8, x8, #33
  40c890:	sub	w8, w8, w8, lsl #2
  40c894:	add	w8, w8, w20
  40c898:	cmp	w8, #0x2
  40c89c:	b.eq	40cc5c <tigetstr@plt+0xa63c>  // b.none
  40c8a0:	cmp	w8, #0x1
  40c8a4:	b.ne	40cfe8 <tigetstr@plt+0xa9c8>  // b.any
  40c8a8:	and	x8, x21, #0x3f
  40c8ac:	ldrb	w8, [x19, x8]
  40c8b0:	add	x0, sp, #0x1c
  40c8b4:	strb	wzr, [sp, #29]
  40c8b8:	strb	w8, [sp, #28]
  40c8bc:	bl	402110 <strlen@plt>
  40c8c0:	mov	x1, x0
  40c8c4:	add	x0, sp, #0x1c
  40c8c8:	mov	w2, #0x5                   	// #5
  40c8cc:	bl	40b308 <tigetstr@plt+0x8ce8>
  40c8d0:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c8d4:	add	x0, x0, #0x142
  40c8d8:	mov	w1, #0x2                   	// #2
  40c8dc:	b	40cc90 <tigetstr@plt+0xa670>
  40c8e0:	mov	w1, #0x2a                  	// #42
  40c8e4:	bl	402480 <strchr@plt>
  40c8e8:	cbz	x0, 40c7b4 <tigetstr@plt+0xa194>
  40c8ec:	add	x0, x0, #0x1
  40c8f0:	mov	w2, #0xa                   	// #10
  40c8f4:	mov	x1, xzr
  40c8f8:	bl	402430 <strtol@plt>
  40c8fc:	lsl	w8, w0, #16
  40c900:	cbz	w8, 40c7b4 <tigetstr@plt+0xa194>
  40c904:	ldr	x9, [x19, #24]
  40c908:	asr	w8, w8, #16
  40c90c:	str	w8, [x9, #136]
  40c910:	b	40c7b4 <tigetstr@plt+0xa194>
  40c914:	mov	w1, #0x2a                  	// #42
  40c918:	bl	402480 <strchr@plt>
  40c91c:	cbz	x0, 40c7c8 <tigetstr@plt+0xa1a8>
  40c920:	add	x0, x0, #0x1
  40c924:	mov	w2, #0xa                   	// #10
  40c928:	mov	x1, xzr
  40c92c:	bl	402430 <strtol@plt>
  40c930:	lsl	w8, w0, #16
  40c934:	cbz	w8, 40c7c8 <tigetstr@plt+0xa1a8>
  40c938:	ldr	x9, [x19, #24]
  40c93c:	asr	w8, w8, #16
  40c940:	str	w8, [x9, #140]
  40c944:	b	40c7c8 <tigetstr@plt+0xa1a8>
  40c948:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c94c:	add	x0, x0, #0x366
  40c950:	bl	402400 <strcmp@plt>
  40c954:	cmp	w0, #0x0
  40c958:	cset	w8, eq  // eq = none
  40c95c:	ldr	x9, [x19, #16]
  40c960:	strb	w8, [x9, #41]
  40c964:	ldr	x8, [x19, #32]
  40c968:	ldr	x0, [x8, #112]
  40c96c:	add	x8, x0, #0x1
  40c970:	cmp	x8, #0x2
  40c974:	b.cs	40cbb0 <tigetstr@plt+0xa590>  // b.hs, b.nlast
  40c978:	ldr	x8, [x19, #32]
  40c97c:	ldr	x0, [x8, #1072]
  40c980:	add	x8, x0, #0x1
  40c984:	cmp	x8, #0x2
  40c988:	b.cs	40cbe4 <tigetstr@plt+0xa5c4>  // b.hs, b.nlast
  40c98c:	adrp	x24, 412000 <tigetstr@plt+0xf9e0>
  40c990:	mov	w23, wzr
  40c994:	add	x24, x24, #0x145
  40c998:	mov	w25, #0x3ff                 	// #1023
  40c99c:	ldr	x8, [x19, #32]
  40c9a0:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40c9a4:	mov	x0, x19
  40c9a8:	mov	x1, x21
  40c9ac:	ldr	x8, [x8, #1048]
  40c9b0:	mov	w2, wzr
  40c9b4:	mov	w3, w22
  40c9b8:	mov	w4, w23
  40c9bc:	mov	w5, w20
  40c9c0:	add	x28, sp, #0x70
  40c9c4:	str	x8, [x9, #920]
  40c9c8:	bl	409c78 <tigetstr@plt+0x7658>
  40c9cc:	cbz	w26, 40caf0 <tigetstr@plt+0xa4d0>
  40c9d0:	cmp	w0, w25
  40c9d4:	b.le	40caf0 <tigetstr@plt+0xa4d0>
  40c9d8:	ldp	q0, q2, [x19]
  40c9dc:	stp	q0, q2, [sp, #112]
  40c9e0:	ldr	x8, [x19, #64]
  40c9e4:	ldp	q1, q0, [x19, #32]
  40c9e8:	str	x8, [x28, #64]
  40c9ec:	str	q0, [x28, #48]
  40c9f0:	str	q1, [sp, #144]
  40c9f4:	cbnz	w22, 40ca0c <tigetstr@plt+0xa3ec>
  40c9f8:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40c9fc:	add	x0, x0, #0x15c
  40ca00:	mov	w1, w25
  40ca04:	bl	4025a0 <printf@plt>
  40ca08:	mov	w22, #0x1                   	// #1
  40ca0c:	mov	x0, x19
  40ca10:	mov	x1, x21
  40ca14:	mov	w2, wzr
  40ca18:	mov	w3, w22
  40ca1c:	mov	w4, w23
  40ca20:	mov	w5, w20
  40ca24:	bl	409c78 <tigetstr@plt+0x7658>
  40ca28:	cmp	w0, w25
  40ca2c:	b.le	40cfe8 <tigetstr@plt+0xa9c8>
  40ca30:	ldrh	w9, [x19, #60]
  40ca34:	str	x24, [sp, #8]
  40ca38:	cmp	w9, #0x19f
  40ca3c:	b.cc	40cc24 <tigetstr@plt+0xa604>  // b.lo, b.ul, b.last
  40ca40:	adrp	x26, 412000 <tigetstr@plt+0xf9e0>
  40ca44:	mov	w8, wzr
  40ca48:	mov	w24, #0x19e                 	// #414
  40ca4c:	add	x26, x26, #0x1a2
  40ca50:	b	40ca8c <tigetstr@plt+0xa46c>
  40ca54:	mov	x0, x19
  40ca58:	mov	x1, x21
  40ca5c:	mov	w2, wzr
  40ca60:	mov	w3, w22
  40ca64:	mov	w4, w23
  40ca68:	mov	w5, w20
  40ca6c:	bl	409c78 <tigetstr@plt+0x7658>
  40ca70:	cmp	w0, w25
  40ca74:	b.le	40cc9c <tigetstr@plt+0xa67c>
  40ca78:	ldrh	w9, [x19, #60]
  40ca7c:	mov	w8, #0x1                   	// #1
  40ca80:	add	x24, x24, #0x1
  40ca84:	cmp	x24, w9, uxth
  40ca88:	b.cs	40cca0 <tigetstr@plt+0xa680>  // b.hs, b.nlast
  40ca8c:	ldr	x10, [x19, #32]
  40ca90:	ldr	x11, [x10, x24, lsl #3]
  40ca94:	add	x11, x11, #0x1
  40ca98:	cmp	x11, #0x2
  40ca9c:	b.cc	40ca80 <tigetstr@plt+0xa460>  // b.lo, b.ul, b.last
  40caa0:	ldrh	w8, [x19, #66]
  40caa4:	ldrh	w11, [x19, #64]
  40caa8:	ldrh	w12, [x19, #62]
  40caac:	ldr	x13, [x19, #48]
  40cab0:	add	w8, w8, w11
  40cab4:	add	w8, w8, w12
  40cab8:	sub	w8, w8, w9, uxth
  40cabc:	add	w8, w24, w8
  40cac0:	sbfiz	x8, x8, #3, #32
  40cac4:	ldr	x27, [x13, x8]
  40cac8:	str	xzr, [x10, #1048]
  40cacc:	mov	x0, x27
  40cad0:	bl	402110 <strlen@plt>
  40cad4:	cmp	x0, #0x2
  40cad8:	b.hi	40ca54 <tigetstr@plt+0xa434>  // b.pmore
  40cadc:	mov	x0, x26
  40cae0:	mov	x1, x27
  40cae4:	mov	w2, w25
  40cae8:	bl	4025a0 <printf@plt>
  40caec:	b	40ca54 <tigetstr@plt+0xa434>
  40caf0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40caf4:	ldr	w8, [x8, #840]
  40caf8:	cbz	w8, 40cfe8 <tigetstr@plt+0xa9c8>
  40cafc:	ldp	q0, q2, [x19]
  40cb00:	stp	q0, q2, [sp, #112]
  40cb04:	ldr	x8, [x19, #64]
  40cb08:	ldp	q1, q0, [x19, #32]
  40cb0c:	str	x8, [x28, #64]
  40cb10:	str	q0, [x28, #48]
  40cb14:	str	q1, [sp, #144]
  40cb18:	ldr	x26, [x19, #32]
  40cb1c:	ldr	x9, [x26, #1168]
  40cb20:	add	x8, x9, #0x1
  40cb24:	cmp	x8, #0x2
  40cb28:	b.cc	40cfc8 <tigetstr@plt+0xa9a8>  // b.lo, b.ul, b.last
  40cb2c:	ldrb	w8, [x9]
  40cb30:	cbz	w8, 40cb8c <tigetstr@plt+0xa56c>
  40cb34:	adrp	x24, 40f000 <tigetstr@plt+0xc9e0>
  40cb38:	add	x27, x9, #0x2
  40cb3c:	add	x24, x24, #0x5a2
  40cb40:	b	40cb4c <tigetstr@plt+0xa52c>
  40cb44:	ldrb	w8, [x27], #2
  40cb48:	cbz	w8, 40cb8c <tigetstr@plt+0xa56c>
  40cb4c:	ldurb	w28, [x27, #-1]
  40cb50:	cbz	w28, 40cb8c <tigetstr@plt+0xa56c>
  40cb54:	and	w25, w8, #0xff
  40cb58:	mov	w2, #0xc                   	// #12
  40cb5c:	mov	x0, x24
  40cb60:	mov	w1, w25
  40cb64:	bl	4024f0 <memchr@plt>
  40cb68:	cmp	w25, w28
  40cb6c:	b.eq	40cb44 <tigetstr@plt+0xa524>  // b.none
  40cb70:	cbz	x0, 40cb44 <tigetstr@plt+0xa524>
  40cb74:	str	xzr, [x26, #200]
  40cb78:	ldr	x8, [x19, #32]
  40cb7c:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cb80:	add	x0, x0, #0x475
  40cb84:	str	xzr, [x8, #304]
  40cb88:	bl	4023e0 <puts@plt>
  40cb8c:	mov	x0, x19
  40cb90:	mov	x1, x21
  40cb94:	mov	w2, wzr
  40cb98:	mov	w3, w22
  40cb9c:	mov	w4, w23
  40cba0:	mov	w5, w20
  40cba4:	bl	409c78 <tigetstr@plt+0x7658>
  40cba8:	add	x28, sp, #0x70
  40cbac:	b	40cfc8 <tigetstr@plt+0xa9a8>
  40cbb0:	mov	w1, #0x2a                  	// #42
  40cbb4:	bl	402480 <strchr@plt>
  40cbb8:	cbz	x0, 40c978 <tigetstr@plt+0xa358>
  40cbbc:	add	x0, x0, #0x1
  40cbc0:	mov	w2, #0xa                   	// #10
  40cbc4:	mov	x1, xzr
  40cbc8:	bl	402430 <strtol@plt>
  40cbcc:	lsl	w8, w0, #16
  40cbd0:	cbz	w8, 40c978 <tigetstr@plt+0xa358>
  40cbd4:	ldr	x9, [x19, #24]
  40cbd8:	asr	w8, w8, #16
  40cbdc:	str	w8, [x9, #144]
  40cbe0:	b	40c978 <tigetstr@plt+0xa358>
  40cbe4:	mov	w1, #0x2a                  	// #42
  40cbe8:	bl	402480 <strchr@plt>
  40cbec:	cbz	x0, 40c98c <tigetstr@plt+0xa36c>
  40cbf0:	add	x0, x0, #0x1
  40cbf4:	mov	w2, #0xa                   	// #10
  40cbf8:	mov	x1, xzr
  40cbfc:	bl	402430 <strtol@plt>
  40cc00:	lsl	w8, w0, #16
  40cc04:	cbz	w8, 40c98c <tigetstr@plt+0xa36c>
  40cc08:	ldr	x9, [x19, #24]
  40cc0c:	adrp	x24, 412000 <tigetstr@plt+0xf9e0>
  40cc10:	mov	w23, wzr
  40cc14:	asr	w8, w8, #16
  40cc18:	add	x24, x24, #0x145
  40cc1c:	str	w8, [x9, #148]
  40cc20:	b	40c998 <tigetstr@plt+0xa378>
  40cc24:	mov	w8, wzr
  40cc28:	b	40cca0 <tigetstr@plt+0xa680>
  40cc2c:	ldr	x10, [x8, #976]
  40cc30:	add	x10, x10, #0x1
  40cc34:	cmp	x10, #0x1
  40cc38:	b.hi	40c81c <tigetstr@plt+0xa1fc>  // b.pmore
  40cc3c:	ldr	x10, [x8, #992]
  40cc40:	add	x10, x10, #0x1
  40cc44:	cmp	x10, #0x1
  40cc48:	b.hi	40c81c <tigetstr@plt+0xa1fc>  // b.pmore
  40cc4c:	str	x9, [x8, #3160]
  40cc50:	ldr	x8, [x19, #32]
  40cc54:	str	xzr, [x8, #984]
  40cc58:	b	40c81c <tigetstr@plt+0xa1fc>
  40cc5c:	and	x8, x21, #0x3f
  40cc60:	ldrb	w8, [x19, x8]
  40cc64:	add	x0, sp, #0x1c
  40cc68:	strb	wzr, [sp, #29]
  40cc6c:	strb	w8, [sp, #28]
  40cc70:	bl	402110 <strlen@plt>
  40cc74:	mov	x1, x0
  40cc78:	add	x0, sp, #0x1c
  40cc7c:	mov	w2, #0x5                   	// #5
  40cc80:	bl	40b308 <tigetstr@plt+0x8ce8>
  40cc84:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cc88:	add	x0, x0, #0x131
  40cc8c:	mov	w1, #0x1                   	// #1
  40cc90:	mov	w2, #0x5                   	// #5
  40cc94:	bl	40b308 <tigetstr@plt+0x8ce8>
  40cc98:	b	40cfe8 <tigetstr@plt+0xa9c8>
  40cc9c:	mov	w8, #0x1                   	// #1
  40cca0:	ldr	x24, [x19, #32]
  40cca4:	ldr	x9, [x24, #1048]
  40cca8:	add	x9, x9, #0x1
  40ccac:	cmp	x9, #0x2
  40ccb0:	b.cs	40cd48 <tigetstr@plt+0xa728>  // b.hs, b.nlast
  40ccb4:	tbnz	w8, #0, 40cd5c <tigetstr@plt+0xa73c>
  40ccb8:	mov	w8, wzr
  40ccbc:	ldr	x9, [x24, #1168]
  40ccc0:	add	x10, x9, #0x1
  40ccc4:	cmp	x10, #0x2
  40ccc8:	b.cc	40cd98 <tigetstr@plt+0xa778>  // b.lo, b.ul, b.last
  40cccc:	ldrb	w8, [x9]
  40ccd0:	cbz	w8, 40cd30 <tigetstr@plt+0xa710>
  40ccd4:	add	x28, x9, #0x2
  40ccd8:	b	40cce4 <tigetstr@plt+0xa6c4>
  40ccdc:	ldrb	w8, [x28], #2
  40cce0:	cbz	w8, 40cd2c <tigetstr@plt+0xa70c>
  40cce4:	ldurb	w26, [x28, #-1]
  40cce8:	cbz	w26, 40cd2c <tigetstr@plt+0xa70c>
  40ccec:	and	w27, w8, #0xff
  40ccf0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40ccf4:	mov	w2, #0xc                   	// #12
  40ccf8:	add	x0, x0, #0x5a2
  40ccfc:	mov	w1, w27
  40cd00:	bl	4024f0 <memchr@plt>
  40cd04:	cmp	w27, w26
  40cd08:	b.eq	40ccdc <tigetstr@plt+0xa6bc>  // b.none
  40cd0c:	cbz	x0, 40ccdc <tigetstr@plt+0xa6bc>
  40cd10:	str	xzr, [x24, #200]
  40cd14:	ldr	x8, [x19, #32]
  40cd18:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cd1c:	add	x0, x0, #0x475
  40cd20:	str	xzr, [x8, #304]
  40cd24:	bl	4023e0 <puts@plt>
  40cd28:	ldr	x24, [x19, #32]
  40cd2c:	add	x28, sp, #0x70
  40cd30:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cd34:	add	x0, x0, #0x1fd
  40cd38:	mov	w1, w25
  40cd3c:	str	xzr, [x24, #1168]
  40cd40:	bl	4025a0 <printf@plt>
  40cd44:	b	40cd9c <tigetstr@plt+0xa77c>
  40cd48:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cd4c:	add	x0, x0, #0x1cf
  40cd50:	mov	w1, w25
  40cd54:	str	xzr, [x24, #1048]
  40cd58:	bl	4025a0 <printf@plt>
  40cd5c:	mov	x0, x19
  40cd60:	mov	x1, x21
  40cd64:	mov	w2, wzr
  40cd68:	mov	w3, w22
  40cd6c:	mov	w4, w23
  40cd70:	mov	w5, w20
  40cd74:	bl	409c78 <tigetstr@plt+0x7658>
  40cd78:	cmp	w0, w25
  40cd7c:	b.le	40cd9c <tigetstr@plt+0xa77c>
  40cd80:	ldr	x24, [x19, #32]
  40cd84:	mov	w8, #0x1                   	// #1
  40cd88:	ldr	x9, [x24, #1168]
  40cd8c:	add	x10, x9, #0x1
  40cd90:	cmp	x10, #0x2
  40cd94:	b.cs	40cccc <tigetstr@plt+0xa6ac>  // b.hs, b.nlast
  40cd98:	cbz	w8, 40cdc0 <tigetstr@plt+0xa7a0>
  40cd9c:	mov	x0, x19
  40cda0:	mov	x1, x21
  40cda4:	mov	w2, wzr
  40cda8:	mov	w3, w22
  40cdac:	mov	w4, w23
  40cdb0:	mov	w5, w20
  40cdb4:	bl	409c78 <tigetstr@plt+0x7658>
  40cdb8:	cmp	w0, w25
  40cdbc:	b.le	40cfb8 <tigetstr@plt+0xa998>
  40cdc0:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40cdc4:	ldr	w8, [x9, #840]
  40cdc8:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cdcc:	add	x0, x0, #0x22c
  40cdd0:	mov	w1, w25
  40cdd4:	str	w8, [sp, #24]
  40cdd8:	mov	w8, #0x4                   	// #4
  40cddc:	str	w8, [x9, #840]
  40cde0:	bl	4025a0 <printf@plt>
  40cde4:	mov	x0, x19
  40cde8:	mov	x1, x21
  40cdec:	mov	w2, wzr
  40cdf0:	mov	w3, w22
  40cdf4:	mov	w4, w23
  40cdf8:	mov	w5, w20
  40cdfc:	bl	409c78 <tigetstr@plt+0x7658>
  40ce00:	mov	w27, w0
  40ce04:	subs	w26, w0, w25
  40ce08:	b.le	40ced4 <tigetstr@plt+0xa8b4>
  40ce0c:	adrp	x28, 412000 <tigetstr@plt+0xf9e0>
  40ce10:	str	w27, [sp, #20]
  40ce14:	mov	w24, wzr
  40ce18:	mov	w27, wzr
  40ce1c:	add	x28, x28, #0x46b
  40ce20:	b	40ce48 <tigetstr@plt+0xa828>
  40ce24:	str	xzr, [x9]
  40ce28:	bl	402110 <strlen@plt>
  40ce2c:	sub	w8, w26, w0
  40ce30:	subs	w26, w8, #0x5
  40ce34:	add	w24, w24, #0x1
  40ce38:	b.mi	40ce98 <tigetstr@plt+0xa878>  // b.first
  40ce3c:	add	w27, w27, #0x1
  40ce40:	cmp	w27, #0xb
  40ce44:	b.eq	40ce98 <tigetstr@plt+0xa878>  // b.none
  40ce48:	add	x0, sp, #0x1c
  40ce4c:	mov	x1, x28
  40ce50:	mov	w2, w27
  40ce54:	bl	402180 <sprintf@plt>
  40ce58:	add	x1, sp, #0x1c
  40ce5c:	mov	x0, x19
  40ce60:	bl	40d728 <tigetstr@plt+0xb108>
  40ce64:	add	x8, x0, #0x1
  40ce68:	cmp	x8, #0x2
  40ce6c:	b.cc	40ce3c <tigetstr@plt+0xa81c>  // b.lo, b.ul, b.last
  40ce70:	ldrh	w8, [x19, #60]
  40ce74:	cbz	x8, 40ce3c <tigetstr@plt+0xa81c>
  40ce78:	ldr	x9, [x19, #32]
  40ce7c:	ldr	x10, [x9]
  40ce80:	cmp	x10, x0
  40ce84:	b.eq	40ce24 <tigetstr@plt+0xa804>  // b.none
  40ce88:	subs	x8, x8, #0x1
  40ce8c:	add	x9, x9, #0x8
  40ce90:	b.ne	40ce7c <tigetstr@plt+0xa85c>  // b.any
  40ce94:	b	40ce3c <tigetstr@plt+0xa81c>
  40ce98:	ldr	w27, [sp, #20]
  40ce9c:	add	x28, sp, #0x70
  40cea0:	cbz	w24, 40ced4 <tigetstr@plt+0xa8b4>
  40cea4:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cea8:	add	x0, x0, #0x274
  40ceac:	mov	w1, w25
  40ceb0:	bl	4025a0 <printf@plt>
  40ceb4:	mov	x0, x19
  40ceb8:	mov	x1, x21
  40cebc:	mov	w2, wzr
  40cec0:	mov	w3, w22
  40cec4:	mov	w4, w23
  40cec8:	mov	w5, w20
  40cecc:	bl	409c78 <tigetstr@plt+0x7658>
  40ced0:	mov	w27, w0
  40ced4:	subs	w26, w27, w25
  40ced8:	b.le	40cfa4 <tigetstr@plt+0xa984>
  40cedc:	str	w27, [sp, #20]
  40cee0:	adrp	x27, 412000 <tigetstr@plt+0xf9e0>
  40cee4:	mov	w24, wzr
  40cee8:	mov	w8, #0x3c                  	// #60
  40ceec:	add	x27, x27, #0x470
  40cef0:	b	40cf14 <tigetstr@plt+0xa8f4>
  40cef4:	str	xzr, [x9]
  40cef8:	bl	402110 <strlen@plt>
  40cefc:	sub	w8, w26, w0
  40cf00:	subs	w26, w8, #0x5
  40cf04:	add	w24, w24, #0x1
  40cf08:	b.mi	40cf68 <tigetstr@plt+0xa948>  // b.first
  40cf0c:	sub	w8, w28, #0x1
  40cf10:	cbz	w28, 40cf68 <tigetstr@plt+0xa948>
  40cf14:	add	x0, sp, #0x1c
  40cf18:	mov	x1, x27
  40cf1c:	mov	w2, w8
  40cf20:	mov	w28, w8
  40cf24:	bl	402180 <sprintf@plt>
  40cf28:	add	x1, sp, #0x1c
  40cf2c:	mov	x0, x19
  40cf30:	bl	40d728 <tigetstr@plt+0xb108>
  40cf34:	add	x8, x0, #0x1
  40cf38:	cmp	x8, #0x2
  40cf3c:	b.cc	40cf0c <tigetstr@plt+0xa8ec>  // b.lo, b.ul, b.last
  40cf40:	ldrh	w8, [x19, #60]
  40cf44:	cbz	x8, 40cf0c <tigetstr@plt+0xa8ec>
  40cf48:	ldr	x9, [x19, #32]
  40cf4c:	ldr	x10, [x9]
  40cf50:	cmp	x10, x0
  40cf54:	b.eq	40cef4 <tigetstr@plt+0xa8d4>  // b.none
  40cf58:	subs	x8, x8, #0x1
  40cf5c:	add	x9, x9, #0x8
  40cf60:	b.ne	40cf4c <tigetstr@plt+0xa92c>  // b.any
  40cf64:	b	40cf0c <tigetstr@plt+0xa8ec>
  40cf68:	ldr	w27, [sp, #20]
  40cf6c:	add	x28, sp, #0x70
  40cf70:	cbz	w24, 40cfa4 <tigetstr@plt+0xa984>
  40cf74:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40cf78:	add	x0, x0, #0x2ba
  40cf7c:	mov	w1, w25
  40cf80:	bl	4025a0 <printf@plt>
  40cf84:	mov	x0, x19
  40cf88:	mov	x1, x21
  40cf8c:	mov	w2, wzr
  40cf90:	mov	w3, w22
  40cf94:	mov	w4, w23
  40cf98:	mov	w5, w20
  40cf9c:	bl	409c78 <tigetstr@plt+0x7658>
  40cfa0:	mov	w27, w0
  40cfa4:	cmp	w27, w25
  40cfa8:	b.gt	40d00c <tigetstr@plt+0xa9ec>
  40cfac:	ldr	w9, [sp, #24]
  40cfb0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40cfb4:	str	w9, [x8, #840]
  40cfb8:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40cfbc:	ldr	x8, [x8, #920]
  40cfc0:	ldr	x9, [x19, #32]
  40cfc4:	str	x8, [x9, #1048]
  40cfc8:	ldr	q0, [sp, #112]
  40cfcc:	str	q0, [x19]
  40cfd0:	ldr	x8, [x28, #64]
  40cfd4:	ldr	q0, [x28, #48]
  40cfd8:	ldp	q2, q1, [sp, #128]
  40cfdc:	str	x8, [x19, #64]
  40cfe0:	stp	q1, q0, [x19, #32]
  40cfe4:	str	q2, [x19, #16]
  40cfe8:	add	sp, sp, #0x10, lsl #12
  40cfec:	add	sp, sp, #0x80
  40cff0:	ldp	x20, x19, [sp, #80]
  40cff4:	ldp	x22, x21, [sp, #64]
  40cff8:	ldp	x24, x23, [sp, #48]
  40cffc:	ldp	x26, x25, [sp, #32]
  40d000:	ldp	x28, x27, [sp, #16]
  40d004:	ldp	x29, x30, [sp], #96
  40d008:	ret
  40d00c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40d010:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40d014:	ldr	x8, [x8, #3856]
  40d018:	ldr	x9, [x9, #3968]
  40d01c:	ldr	x0, [x19]
  40d020:	ldr	x20, [x8]
  40d024:	ldr	x21, [x9]
  40d028:	bl	402100 <_nc_first_name@plt>
  40d02c:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d030:	mov	x3, x0
  40d034:	add	x1, x1, #0x306
  40d038:	mov	x0, x20
  40d03c:	mov	x2, x21
  40d040:	mov	w4, w27
  40d044:	bl	4025e0 <fprintf@plt>
  40d048:	ldr	x2, [sp, #8]
  40d04c:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40d050:	add	x0, x0, #0x325
  40d054:	mov	w1, w27
  40d058:	bl	4025a0 <printf@plt>
  40d05c:	b	40cfac <tigetstr@plt+0xa98c>
  40d060:	stp	x29, x30, [sp, #-32]!
  40d064:	str	x28, [sp, #16]
  40d068:	mov	x29, sp
  40d06c:	sub	sp, sp, #0x1, lsl #12
  40d070:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40d074:	ldr	w8, [x8, #844]
  40d078:	mov	x3, x0
  40d07c:	orr	w8, w8, #0x1
  40d080:	cmp	w8, #0x3
  40d084:	b.ne	40d0bc <tigetstr@plt+0xaa9c>  // b.any
  40d088:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40d08c:	ldr	x10, [x8, #936]
  40d090:	cbz	x10, 40d0bc <tigetstr@plt+0xaa9c>
  40d094:	adrp	x9, 423000 <tigetstr@plt+0x209e0>
  40d098:	ldr	x11, [x9, #928]
  40d09c:	sub	x10, x10, #0x1
  40d0a0:	ldrb	w12, [x11, x10]
  40d0a4:	cmp	w12, #0x20
  40d0a8:	b.ne	40d0bc <tigetstr@plt+0xaa9c>  // b.any
  40d0ac:	str	x10, [x8, #936]
  40d0b0:	strb	wzr, [x11, x10]
  40d0b4:	ldr	x10, [x8, #936]
  40d0b8:	cbnz	x10, 40d098 <tigetstr@plt+0xaa78>
  40d0bc:	adrp	x8, 412000 <tigetstr@plt+0xf9e0>
  40d0c0:	adrp	x9, 412000 <tigetstr@plt+0xf9e0>
  40d0c4:	add	x8, x8, #0x372
  40d0c8:	add	x9, x9, #0x36d
  40d0cc:	tst	w1, #0x1
  40d0d0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d0d4:	csel	x2, x9, x8, ne  // ne = any
  40d0d8:	add	x1, x1, #0x368
  40d0dc:	mov	x0, sp
  40d0e0:	bl	402180 <sprintf@plt>
  40d0e4:	mov	x0, sp
  40d0e8:	bl	402110 <strlen@plt>
  40d0ec:	mov	x1, x0
  40d0f0:	mov	x0, sp
  40d0f4:	mov	w2, #0x5                   	// #5
  40d0f8:	bl	40b308 <tigetstr@plt+0x8ce8>
  40d0fc:	add	sp, sp, #0x1, lsl #12
  40d100:	ldr	x28, [sp, #16]
  40d104:	ldp	x29, x30, [sp], #32
  40d108:	ret
  40d10c:	stp	x29, x30, [sp, #-96]!
  40d110:	stp	x20, x19, [sp, #80]
  40d114:	adrp	x19, 423000 <tigetstr@plt+0x209e0>
  40d118:	stp	x22, x21, [sp, #64]
  40d11c:	ldr	x21, [x19, #936]
  40d120:	str	x27, [sp, #16]
  40d124:	stp	x26, x25, [sp, #32]
  40d128:	stp	x24, x23, [sp, #48]
  40d12c:	mov	x29, sp
  40d130:	cbz	x21, 40d1d0 <tigetstr@plt+0xabb0>
  40d134:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40d138:	add	x8, x8, #0x34c
  40d13c:	ldr	w9, [x8]
  40d140:	ldur	x20, [x8, #84]
  40d144:	mov	w10, #0x3a                  	// #58
  40d148:	mov	w11, #0x2c                  	// #44
  40d14c:	orr	w8, w9, #0x1
  40d150:	cmp	w8, #0x3
  40d154:	csel	w22, w11, w10, ne  // ne = any
  40d158:	subs	w24, w21, #0x2
  40d15c:	b.lt	40d1cc <tigetstr@plt+0xabac>  // b.tstop
  40d160:	cmp	w8, #0x3
  40d164:	sxtw	x23, w21
  40d168:	b.eq	40d218 <tigetstr@plt+0xabf8>  // b.none
  40d16c:	sub	x24, x20, #0x1
  40d170:	b	40d190 <tigetstr@plt+0xab70>
  40d174:	mov	w8, w23
  40d178:	mov	x21, x8
  40d17c:	str	x8, [x19, #936]
  40d180:	add	x8, x25, #0x1
  40d184:	cmp	x8, #0x2
  40d188:	mov	x23, x25
  40d18c:	b.le	40d1cc <tigetstr@plt+0xabac>
  40d190:	ldrb	w26, [x24, x23]
  40d194:	sub	x25, x23, #0x1
  40d198:	cmp	w26, #0xa
  40d19c:	b.eq	40d180 <tigetstr@plt+0xab60>  // b.none
  40d1a0:	bl	402410 <__ctype_b_loc@plt>
  40d1a4:	ldr	x8, [x0]
  40d1a8:	ldrh	w9, [x8, w26, uxtw #1]
  40d1ac:	mov	x8, x25
  40d1b0:	tbnz	w9, #13, 40d178 <tigetstr@plt+0xab58>
  40d1b4:	cmp	w22, w26
  40d1b8:	b.ne	40d1cc <tigetstr@plt+0xabac>  // b.any
  40d1bc:	sub	w8, w23, #0x2
  40d1c0:	ldrb	w8, [x20, w8, sxtw]
  40d1c4:	cmp	w8, #0x5c
  40d1c8:	b.ne	40d174 <tigetstr@plt+0xab54>  // b.any
  40d1cc:	strb	wzr, [x20, x21]
  40d1d0:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40d1d4:	ldr	x0, [x8, #928]
  40d1d8:	cbz	x0, 40d1f8 <tigetstr@plt+0xabd8>
  40d1dc:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  40d1e0:	ldr	x20, [x20, #3896]
  40d1e4:	ldr	x1, [x20]
  40d1e8:	bl	402130 <fputs@plt>
  40d1ec:	ldr	x1, [x20]
  40d1f0:	mov	w0, #0xa                   	// #10
  40d1f4:	bl	402190 <putc@plt>
  40d1f8:	ldr	w0, [x19, #936]
  40d1fc:	ldp	x20, x19, [sp, #80]
  40d200:	ldp	x22, x21, [sp, #64]
  40d204:	ldp	x24, x23, [sp, #48]
  40d208:	ldp	x26, x25, [sp, #32]
  40d20c:	ldr	x27, [sp, #16]
  40d210:	ldp	x29, x30, [sp], #96
  40d214:	ret
  40d218:	sub	x25, x20, #0x1
  40d21c:	b	40d240 <tigetstr@plt+0xac20>
  40d220:	mov	x8, x26
  40d224:	mov	x21, x8
  40d228:	str	x8, [x19, #936]
  40d22c:	add	x8, x26, #0x1
  40d230:	cmp	x8, #0x2
  40d234:	sub	w24, w24, #0x1
  40d238:	mov	x23, x26
  40d23c:	b.le	40d1cc <tigetstr@plt+0xabac>
  40d240:	ldrb	w27, [x25, x23]
  40d244:	sub	x26, x23, #0x1
  40d248:	cmp	w27, #0xa
  40d24c:	b.eq	40d22c <tigetstr@plt+0xac0c>  // b.none
  40d250:	bl	402410 <__ctype_b_loc@plt>
  40d254:	ldr	x8, [x0]
  40d258:	ldrh	w8, [x8, x27, lsl #1]
  40d25c:	tbnz	w8, #13, 40d220 <tigetstr@plt+0xac00>
  40d260:	cmp	w27, #0x5c
  40d264:	mov	x8, x26
  40d268:	b.eq	40d224 <tigetstr@plt+0xac04>  // b.none
  40d26c:	cmp	w22, w27
  40d270:	b.ne	40d1cc <tigetstr@plt+0xabac>  // b.any
  40d274:	ldrb	w8, [x20, w24, sxtw]
  40d278:	cmp	w8, #0x5c
  40d27c:	b.eq	40d1cc <tigetstr@plt+0xabac>  // b.none
  40d280:	and	x8, x23, #0xffffffff
  40d284:	b	40d224 <tigetstr@plt+0xac04>
  40d288:	sub	sp, sp, #0x70
  40d28c:	stp	x29, x30, [sp, #16]
  40d290:	stp	x28, x27, [sp, #32]
  40d294:	stp	x26, x25, [sp, #48]
  40d298:	stp	x24, x23, [sp, #64]
  40d29c:	stp	x22, x21, [sp, #80]
  40d2a0:	stp	x20, x19, [sp, #96]
  40d2a4:	str	x0, [sp, #8]
  40d2a8:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  40d2ac:	ldr	x24, [x24, #3896]
  40d2b0:	mov	w20, w2
  40d2b4:	mov	x19, x1
  40d2b8:	add	x29, sp, #0x10
  40d2bc:	tbnz	w2, #0, 40d2d8 <tigetstr@plt+0xacb8>
  40d2c0:	ldr	x3, [x24]
  40d2c4:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40d2c8:	add	x0, x0, #0x376
  40d2cc:	mov	w1, #0x18                  	// #24
  40d2d0:	mov	w2, #0x1                   	// #1
  40d2d4:	bl	402490 <fwrite@plt>
  40d2d8:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  40d2dc:	ldrh	w8, [x19, #56]
  40d2e0:	ldr	x23, [x23, #3912]
  40d2e4:	adrp	x21, 423000 <tigetstr@plt+0x209e0>
  40d2e8:	adrp	x22, 423000 <tigetstr@plt+0x209e0>
  40d2ec:	cbz	w8, 40d3bc <tigetstr@plt+0xad9c>
  40d2f0:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  40d2f4:	mov	x25, xzr
  40d2f8:	add	x26, x19, #0x30
  40d2fc:	add	x27, x27, #0x360
  40d300:	adrp	x28, 423000 <tigetstr@plt+0x209e0>
  40d304:	b	40d324 <tigetstr@plt+0xad04>
  40d308:	ldr	x3, [sp, #8]
  40d30c:	mov	w0, wzr
  40d310:	blr	x3
  40d314:	ldrh	w8, [x19, #56]
  40d318:	add	x25, x25, #0x1
  40d31c:	cmp	x25, w8, uxth
  40d320:	b.cs	40d3bc <tigetstr@plt+0xad9c>  // b.hs, b.nlast
  40d324:	ldr	w9, [x21, #848]
  40d328:	cmp	x25, #0x2b
  40d32c:	b.hi	40d354 <tigetstr@plt+0xad34>  // b.pmore
  40d330:	cmp	w9, #0x1
  40d334:	b.eq	40d354 <tigetstr@plt+0xad34>  // b.none
  40d338:	ldr	x10, [x28, #888]
  40d33c:	ldr	w1, [x10, x25, lsl #2]
  40d340:	cmp	w1, #0x2c
  40d344:	mov	w10, w1
  40d348:	mov	x11, x27
  40d34c:	b.ge	40d368 <tigetstr@plt+0xad48>  // b.tcont
  40d350:	b	40d37c <tigetstr@plt+0xad5c>
  40d354:	mov	w1, w25
  40d358:	cmp	w1, #0x2c
  40d35c:	mov	w10, w1
  40d360:	mov	x11, x27
  40d364:	b.lt	40d37c <tigetstr@plt+0xad5c>  // b.tstop
  40d368:	ldrh	w10, [x19, #62]
  40d36c:	and	w11, w8, #0xffff
  40d370:	sub	w11, w1, w11
  40d374:	add	w10, w11, w10
  40d378:	mov	x11, x26
  40d37c:	ldr	x11, [x11]
  40d380:	cmp	w9, #0x3
  40d384:	ldr	x2, [x11, w10, sxtw #3]
  40d388:	b.eq	40d308 <tigetstr@plt+0xace8>  // b.none
  40d38c:	ldr	w9, [x22, #844]
  40d390:	cmp	w9, #0x1
  40d394:	b.hi	40d308 <tigetstr@plt+0xace8>  // b.pmore
  40d398:	ldrb	w9, [x23]
  40d39c:	cbnz	w9, 40d308 <tigetstr@plt+0xace8>
  40d3a0:	ldrb	w9, [x2]
  40d3a4:	cmp	w9, #0x4f
  40d3a8:	b.ne	40d308 <tigetstr@plt+0xace8>  // b.any
  40d3ac:	ldrb	w9, [x2, #1]
  40d3b0:	cmp	w9, #0x54
  40d3b4:	b.ne	40d308 <tigetstr@plt+0xace8>  // b.any
  40d3b8:	b	40d318 <tigetstr@plt+0xacf8>
  40d3bc:	tbnz	w20, #0, 40d3d8 <tigetstr@plt+0xadb8>
  40d3c0:	ldr	x3, [x24]
  40d3c4:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40d3c8:	add	x0, x0, #0x38f
  40d3cc:	mov	w1, #0x17                  	// #23
  40d3d0:	mov	w2, #0x1                   	// #1
  40d3d4:	bl	402490 <fwrite@plt>
  40d3d8:	ldrh	w8, [x19, #58]
  40d3dc:	cbz	w8, 40d4b4 <tigetstr@plt+0xae94>
  40d3e0:	adrp	x27, 423000 <tigetstr@plt+0x209e0>
  40d3e4:	mov	x25, xzr
  40d3e8:	add	x26, x19, #0x30
  40d3ec:	add	x27, x27, #0x368
  40d3f0:	adrp	x28, 423000 <tigetstr@plt+0x209e0>
  40d3f4:	b	40d414 <tigetstr@plt+0xadf4>
  40d3f8:	ldr	x3, [sp, #8]
  40d3fc:	mov	w0, #0x1                   	// #1
  40d400:	blr	x3
  40d404:	ldrh	w8, [x19, #58]
  40d408:	add	x25, x25, #0x1
  40d40c:	cmp	x25, w8, uxth
  40d410:	b.cs	40d4b4 <tigetstr@plt+0xae94>  // b.hs, b.nlast
  40d414:	ldr	w9, [x21, #848]
  40d418:	cmp	x25, #0x26
  40d41c:	b.hi	40d444 <tigetstr@plt+0xae24>  // b.pmore
  40d420:	cmp	w9, #0x1
  40d424:	b.eq	40d444 <tigetstr@plt+0xae24>  // b.none
  40d428:	ldr	x10, [x28, #896]
  40d42c:	ldr	w1, [x10, x25, lsl #2]
  40d430:	cmp	w1, #0x27
  40d434:	mov	w10, w1
  40d438:	mov	x11, x27
  40d43c:	b.ge	40d458 <tigetstr@plt+0xae38>  // b.tcont
  40d440:	b	40d474 <tigetstr@plt+0xae54>
  40d444:	mov	w1, w25
  40d448:	cmp	w1, #0x27
  40d44c:	mov	w10, w1
  40d450:	mov	x11, x27
  40d454:	b.lt	40d474 <tigetstr@plt+0xae54>  // b.tstop
  40d458:	ldrh	w10, [x19, #64]
  40d45c:	ldrh	w11, [x19, #62]
  40d460:	and	w12, w8, #0xffff
  40d464:	sub	w12, w1, w12
  40d468:	add	w10, w12, w10
  40d46c:	add	w10, w10, w11
  40d470:	mov	x11, x26
  40d474:	ldr	x11, [x11]
  40d478:	cmp	w9, #0x3
  40d47c:	ldr	x2, [x11, w10, sxtw #3]
  40d480:	b.eq	40d3f8 <tigetstr@plt+0xadd8>  // b.none
  40d484:	ldr	w9, [x22, #844]
  40d488:	cmp	w9, #0x1
  40d48c:	b.hi	40d3f8 <tigetstr@plt+0xadd8>  // b.pmore
  40d490:	ldrb	w9, [x23]
  40d494:	cbnz	w9, 40d3f8 <tigetstr@plt+0xadd8>
  40d498:	ldrb	w9, [x2]
  40d49c:	cmp	w9, #0x4f
  40d4a0:	b.ne	40d3f8 <tigetstr@plt+0xadd8>  // b.any
  40d4a4:	ldrb	w9, [x2, #1]
  40d4a8:	cmp	w9, #0x54
  40d4ac:	b.ne	40d3f8 <tigetstr@plt+0xadd8>  // b.any
  40d4b0:	b	40d408 <tigetstr@plt+0xade8>
  40d4b4:	tbnz	w20, #0, 40d4d0 <tigetstr@plt+0xaeb0>
  40d4b8:	ldr	x3, [x24]
  40d4bc:	adrp	x0, 412000 <tigetstr@plt+0xf9e0>
  40d4c0:	add	x0, x0, #0x3a7
  40d4c4:	mov	w1, #0x17                  	// #23
  40d4c8:	mov	w2, #0x1                   	// #1
  40d4cc:	bl	402490 <fwrite@plt>
  40d4d0:	ldrh	w8, [x19, #60]
  40d4d4:	cbz	w8, 40d5b4 <tigetstr@plt+0xaf94>
  40d4d8:	adrp	x25, 423000 <tigetstr@plt+0x209e0>
  40d4dc:	mov	x20, xzr
  40d4e0:	add	x24, x19, #0x30
  40d4e4:	add	x25, x25, #0x370
  40d4e8:	adrp	x26, 423000 <tigetstr@plt+0x209e0>
  40d4ec:	b	40d50c <tigetstr@plt+0xaeec>
  40d4f0:	ldr	x3, [sp, #8]
  40d4f4:	mov	w0, #0x2                   	// #2
  40d4f8:	blr	x3
  40d4fc:	ldrh	w8, [x19, #60]
  40d500:	add	x20, x20, #0x1
  40d504:	cmp	x20, w8, uxth
  40d508:	b.cs	40d5b4 <tigetstr@plt+0xaf94>  // b.hs, b.nlast
  40d50c:	ldr	w9, [x21, #848]
  40d510:	cmp	x20, #0x19d
  40d514:	b.hi	40d53c <tigetstr@plt+0xaf1c>  // b.pmore
  40d518:	cmp	w9, #0x1
  40d51c:	b.eq	40d53c <tigetstr@plt+0xaf1c>  // b.none
  40d520:	ldr	x10, [x26, #904]
  40d524:	ldr	w1, [x10, x20, lsl #2]
  40d528:	cmp	w1, #0x19e
  40d52c:	mov	w10, w1
  40d530:	mov	x11, x25
  40d534:	b.ge	40d550 <tigetstr@plt+0xaf30>  // b.tcont
  40d538:	b	40d574 <tigetstr@plt+0xaf54>
  40d53c:	mov	w1, w20
  40d540:	cmp	w1, #0x19e
  40d544:	mov	w10, w1
  40d548:	mov	x11, x25
  40d54c:	b.lt	40d574 <tigetstr@plt+0xaf54>  // b.tstop
  40d550:	ldrh	w11, [x19, #66]
  40d554:	ldrh	w12, [x19, #64]
  40d558:	and	w10, w8, #0xffff
  40d55c:	ldrh	w13, [x19, #62]
  40d560:	sub	w10, w1, w10
  40d564:	add	w10, w10, w11
  40d568:	add	w10, w10, w12
  40d56c:	add	w10, w10, w13
  40d570:	mov	x11, x24
  40d574:	ldr	x11, [x11]
  40d578:	cmp	w9, #0x3
  40d57c:	ldr	x2, [x11, w10, sxtw #3]
  40d580:	b.eq	40d4f0 <tigetstr@plt+0xaed0>  // b.none
  40d584:	ldr	w9, [x22, #844]
  40d588:	cmp	w9, #0x1
  40d58c:	b.hi	40d4f0 <tigetstr@plt+0xaed0>  // b.pmore
  40d590:	ldrb	w9, [x23]
  40d594:	cbnz	w9, 40d4f0 <tigetstr@plt+0xaed0>
  40d598:	ldrb	w9, [x2]
  40d59c:	cmp	w9, #0x4f
  40d5a0:	b.ne	40d4f0 <tigetstr@plt+0xaed0>  // b.any
  40d5a4:	ldrb	w9, [x2, #1]
  40d5a8:	cmp	w9, #0x54
  40d5ac:	b.ne	40d4f0 <tigetstr@plt+0xaed0>  // b.any
  40d5b0:	b	40d500 <tigetstr@plt+0xaee0>
  40d5b4:	ldr	x3, [sp, #8]
  40d5b8:	ldp	x20, x19, [sp, #96]
  40d5bc:	ldp	x22, x21, [sp, #80]
  40d5c0:	ldp	x24, x23, [sp, #64]
  40d5c4:	ldp	x26, x25, [sp, #48]
  40d5c8:	ldp	x28, x27, [sp, #32]
  40d5cc:	ldp	x29, x30, [sp, #16]
  40d5d0:	adrp	x2, 412000 <tigetstr@plt+0xf9e0>
  40d5d4:	add	x2, x2, #0x3bf
  40d5d8:	mov	w0, #0x3                   	// #3
  40d5dc:	mov	w1, wzr
  40d5e0:	add	sp, sp, #0x70
  40d5e4:	br	x3
  40d5e8:	sub	sp, sp, #0x110
  40d5ec:	ldr	x8, [x0, #32]
  40d5f0:	str	x29, [sp, #256]
  40d5f4:	ldr	x9, [x8, #1168]
  40d5f8:	add	x8, x9, #0x1
  40d5fc:	cmp	x8, #0x2
  40d600:	b.cs	40d610 <tigetstr@plt+0xaff0>  // b.hs, b.nlast
  40d604:	ldr	x29, [sp, #256]
  40d608:	add	sp, sp, #0x110
  40d60c:	ret
  40d610:	ldrb	w8, [x9]
  40d614:	cbz	w8, 40d604 <tigetstr@plt+0xafe4>
  40d618:	mov	w11, wzr
  40d61c:	mov	x10, xzr
  40d620:	mov	w13, w8
  40d624:	and	w12, w13, #0xff
  40d628:	cmp	w11, w12
  40d62c:	b.cs	40d654 <tigetstr@plt+0xb034>  // b.hs, b.nlast
  40d630:	add	x11, x10, #0x1
  40d634:	ldrb	w11, [x9, x11]
  40d638:	cmp	w11, #0x0
  40d63c:	cinc	x10, x10, ne  // ne = any
  40d640:	add	x10, x10, #0x1
  40d644:	ldrb	w13, [x9, x10]
  40d648:	mov	w11, w12
  40d64c:	cbnz	w13, 40d624 <tigetstr@plt+0xb004>
  40d650:	b	40d604 <tigetstr@plt+0xafe4>
  40d654:	movi	v0.2d, #0x0
  40d658:	add	x9, x9, #0x2
  40d65c:	mov	x10, sp
  40d660:	stp	q0, q0, [sp, #224]
  40d664:	stp	q0, q0, [sp, #192]
  40d668:	stp	q0, q0, [sp, #160]
  40d66c:	stp	q0, q0, [sp, #128]
  40d670:	stp	q0, q0, [sp, #96]
  40d674:	stp	q0, q0, [sp, #64]
  40d678:	stp	q0, q0, [sp, #32]
  40d67c:	stp	q0, q0, [sp]
  40d680:	ldurb	w11, [x9, #-1]
  40d684:	cbz	w11, 40d698 <tigetstr@plt+0xb078>
  40d688:	and	x8, x8, #0xff
  40d68c:	strb	w11, [x10, x8]
  40d690:	ldrb	w8, [x9], #2
  40d694:	cbnz	w8, 40d680 <tigetstr@plt+0xb060>
  40d698:	mov	x9, xzr
  40d69c:	mov	x10, xzr
  40d6a0:	mov	x11, sp
  40d6a4:	b	40d6b4 <tigetstr@plt+0xb094>
  40d6a8:	add	x10, x10, #0x1
  40d6ac:	cmp	x10, #0x100
  40d6b0:	b.eq	40d6e0 <tigetstr@plt+0xb0c0>  // b.none
  40d6b4:	ldrb	w12, [x11, x10]
  40d6b8:	cbz	w12, 40d6a8 <tigetstr@plt+0xb088>
  40d6bc:	ldr	x13, [x0, #32]
  40d6c0:	ldr	x13, [x13, #1168]
  40d6c4:	strb	w10, [x13, x9]
  40d6c8:	ldr	x13, [x0, #32]
  40d6cc:	ldr	x13, [x13, #1168]
  40d6d0:	add	x13, x9, x13
  40d6d4:	add	x9, x9, #0x2
  40d6d8:	strb	w12, [x13, #1]
  40d6dc:	b	40d6a8 <tigetstr@plt+0xb088>
  40d6e0:	tst	w8, #0xff
  40d6e4:	b.eq	40d6fc <tigetstr@plt+0xb0dc>  // b.none
  40d6e8:	ldr	x10, [x0, #32]
  40d6ec:	add	x11, x9, #0x1
  40d6f0:	ldr	x10, [x10, #1168]
  40d6f4:	strb	w8, [x10, x9]
  40d6f8:	mov	x9, x11
  40d6fc:	ldr	x8, [x0, #32]
  40d700:	ldr	x8, [x8, #1168]
  40d704:	strb	wzr, [x8, x9]
  40d708:	ldr	x29, [sp, #256]
  40d70c:	add	sp, sp, #0x110
  40d710:	ret
  40d714:	stp	x29, x30, [sp, #-16]!
  40d718:	mov	x29, sp
  40d71c:	bl	402160 <perror@plt>
  40d720:	mov	w0, #0x1                   	// #1
  40d724:	bl	402140 <exit@plt>
  40d728:	stp	x29, x30, [sp, #-96]!
  40d72c:	stp	x26, x25, [sp, #32]
  40d730:	stp	x24, x23, [sp, #48]
  40d734:	stp	x22, x21, [sp, #64]
  40d738:	stp	x20, x19, [sp, #80]
  40d73c:	ldrh	w21, [x0, #60]
  40d740:	str	x27, [sp, #16]
  40d744:	mov	x29, sp
  40d748:	cbz	x21, 40d7dc <tigetstr@plt+0xb1bc>
  40d74c:	adrp	x8, 423000 <tigetstr@plt+0x209e0>
  40d750:	ldr	w23, [x8, #840]
  40d754:	mov	x19, x0
  40d758:	mov	x20, x1
  40d75c:	cbz	w23, 40d7b4 <tigetstr@plt+0xb194>
  40d760:	cmp	w23, #0x1
  40d764:	b.ne	40d7fc <tigetstr@plt+0xb1dc>  // b.any
  40d768:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  40d76c:	ldr	x23, [x23, #4000]
  40d770:	mov	x22, xzr
  40d774:	b	40d784 <tigetstr@plt+0xb164>
  40d778:	add	x22, x22, #0x1
  40d77c:	cmp	x22, x21
  40d780:	b.cs	40d7dc <tigetstr@plt+0xb1bc>  // b.hs, b.nlast
  40d784:	cmp	x22, #0x90
  40d788:	b.hi	40d778 <tigetstr@plt+0xb158>  // b.pmore
  40d78c:	ldr	x1, [x23, x22, lsl #3]
  40d790:	mov	x0, x20
  40d794:	bl	402400 <strcmp@plt>
  40d798:	cbnz	w0, 40d778 <tigetstr@plt+0xb158>
  40d79c:	ldr	x8, [x19, #32]
  40d7a0:	ldr	x0, [x8, w22, uxtw #3]
  40d7a4:	add	x8, x0, #0x1
  40d7a8:	cmp	x8, #0x1
  40d7ac:	b.ls	40d7dc <tigetstr@plt+0xb1bc>  // b.plast
  40d7b0:	b	40d7e0 <tigetstr@plt+0xb1c0>
  40d7b4:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  40d7b8:	ldr	x23, [x23, #4000]
  40d7bc:	mov	x22, xzr
  40d7c0:	ldr	x1, [x23, x22, lsl #3]
  40d7c4:	mov	x0, x20
  40d7c8:	bl	402400 <strcmp@plt>
  40d7cc:	cbz	w0, 40d79c <tigetstr@plt+0xb17c>
  40d7d0:	add	x22, x22, #0x1
  40d7d4:	cmp	x22, x21
  40d7d8:	b.cc	40d7c0 <tigetstr@plt+0xb1a0>  // b.lo, b.ul, b.last
  40d7dc:	mov	x0, xzr
  40d7e0:	ldp	x20, x19, [sp, #80]
  40d7e4:	ldp	x22, x21, [sp, #64]
  40d7e8:	ldp	x24, x23, [sp, #48]
  40d7ec:	ldp	x26, x25, [sp, #32]
  40d7f0:	ldr	x27, [sp, #16]
  40d7f4:	ldp	x29, x30, [sp], #96
  40d7f8:	ret
  40d7fc:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  40d800:	ldr	x25, [x25, #4000]
  40d804:	adrp	x24, 411000 <tigetstr@plt+0xe9e0>
  40d808:	mov	x22, xzr
  40d80c:	add	x24, x24, #0xe54
  40d810:	mov	w26, #0x1                   	// #1
  40d814:	mov	w27, #0x601                 	// #1537
  40d818:	b	40d838 <tigetstr@plt+0xb218>
  40d81c:	ldr	x1, [x25, x22, lsl #3]
  40d820:	mov	x0, x20
  40d824:	bl	402400 <strcmp@plt>
  40d828:	cbz	w0, 40d79c <tigetstr@plt+0xb17c>
  40d82c:	add	x22, x22, #0x1
  40d830:	cmp	x22, x21
  40d834:	b.cs	40d7dc <tigetstr@plt+0xb1bc>  // b.hs, b.nlast
  40d838:	cmp	w23, #0x4
  40d83c:	b.eq	40d880 <tigetstr@plt+0xb260>  // b.none
  40d840:	cmp	w23, #0x3
  40d844:	b.eq	40d894 <tigetstr@plt+0xb274>  // b.none
  40d848:	cmp	w23, #0x2
  40d84c:	b.ne	40d82c <tigetstr@plt+0xb20c>  // b.any
  40d850:	cmp	x22, #0x91
  40d854:	b.cc	40d81c <tigetstr@plt+0xb1fc>  // b.lo, b.ul, b.last
  40d858:	sub	w8, w22, #0xd8
  40d85c:	cmp	w8, #0x35
  40d860:	b.cc	40d81c <tigetstr@plt+0xb1fc>  // b.lo, b.ul, b.last
  40d864:	sub	w8, w22, #0x93
  40d868:	cmp	w8, #0xa
  40d86c:	b.hi	40d82c <tigetstr@plt+0xb20c>  // b.pmore
  40d870:	lsl	w8, w26, w8
  40d874:	tst	w8, w27
  40d878:	b.ne	40d81c <tigetstr@plt+0xb1fc>  // b.any
  40d87c:	b	40d82c <tigetstr@plt+0xb20c>
  40d880:	cmp	x22, #0x19d
  40d884:	b.hi	40d82c <tigetstr@plt+0xb20c>  // b.pmore
  40d888:	ldrb	w8, [x24, x22]
  40d88c:	cbnz	w8, 40d81c <tigetstr@plt+0xb1fc>
  40d890:	b	40d82c <tigetstr@plt+0xb20c>
  40d894:	cmp	x22, #0x91
  40d898:	b.cc	40d81c <tigetstr@plt+0xb1fc>  // b.lo, b.ul, b.last
  40d89c:	sub	w8, w22, #0xd8
  40d8a0:	cmp	w8, #0x35
  40d8a4:	b.cs	40d82c <tigetstr@plt+0xb20c>  // b.hs, b.nlast
  40d8a8:	b	40d81c <tigetstr@plt+0xb1fc>
  40d8ac:	stp	x29, x30, [sp, #-32]!
  40d8b0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d8b4:	add	x1, x1, #0x4a4
  40d8b8:	str	x19, [sp, #16]
  40d8bc:	mov	x29, sp
  40d8c0:	mov	x19, x0
  40d8c4:	bl	402400 <strcmp@plt>
  40d8c8:	cbz	w0, 40d9ec <tigetstr@plt+0xb3cc>
  40d8cc:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d8d0:	add	x1, x1, #0x4b4
  40d8d4:	mov	x0, x19
  40d8d8:	bl	402400 <strcmp@plt>
  40d8dc:	cbz	w0, 40d9f4 <tigetstr@plt+0xb3d4>
  40d8e0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d8e4:	add	x1, x1, #0x4c4
  40d8e8:	mov	x0, x19
  40d8ec:	bl	402400 <strcmp@plt>
  40d8f0:	cbz	w0, 40d9fc <tigetstr@plt+0xb3dc>
  40d8f4:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d8f8:	add	x1, x1, #0x4d4
  40d8fc:	mov	x0, x19
  40d900:	bl	402400 <strcmp@plt>
  40d904:	cbz	w0, 40da04 <tigetstr@plt+0xb3e4>
  40d908:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d90c:	add	x1, x1, #0x4e4
  40d910:	mov	x0, x19
  40d914:	bl	402400 <strcmp@plt>
  40d918:	cbz	w0, 40da0c <tigetstr@plt+0xb3ec>
  40d91c:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d920:	add	x1, x1, #0x4f4
  40d924:	mov	x0, x19
  40d928:	bl	402400 <strcmp@plt>
  40d92c:	cbz	w0, 40da14 <tigetstr@plt+0xb3f4>
  40d930:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d934:	add	x1, x1, #0x504
  40d938:	mov	x0, x19
  40d93c:	bl	402400 <strcmp@plt>
  40d940:	cbz	w0, 40da1c <tigetstr@plt+0xb3fc>
  40d944:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d948:	add	x1, x1, #0x514
  40d94c:	mov	x0, x19
  40d950:	bl	402400 <strcmp@plt>
  40d954:	cbz	w0, 40da24 <tigetstr@plt+0xb404>
  40d958:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d95c:	add	x1, x1, #0x524
  40d960:	mov	x0, x19
  40d964:	bl	402400 <strcmp@plt>
  40d968:	cbz	w0, 40da2c <tigetstr@plt+0xb40c>
  40d96c:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d970:	add	x1, x1, #0x534
  40d974:	mov	x0, x19
  40d978:	bl	402400 <strcmp@plt>
  40d97c:	cbz	w0, 40da34 <tigetstr@plt+0xb414>
  40d980:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d984:	add	x1, x1, #0x544
  40d988:	mov	x0, x19
  40d98c:	bl	402400 <strcmp@plt>
  40d990:	cbz	w0, 40da3c <tigetstr@plt+0xb41c>
  40d994:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d998:	add	x1, x1, #0x554
  40d99c:	mov	x0, x19
  40d9a0:	bl	402400 <strcmp@plt>
  40d9a4:	cbz	w0, 40da44 <tigetstr@plt+0xb424>
  40d9a8:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d9ac:	add	x1, x1, #0x564
  40d9b0:	mov	x0, x19
  40d9b4:	bl	402400 <strcmp@plt>
  40d9b8:	cbz	w0, 40da4c <tigetstr@plt+0xb42c>
  40d9bc:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d9c0:	add	x1, x1, #0x574
  40d9c4:	mov	x0, x19
  40d9c8:	bl	402400 <strcmp@plt>
  40d9cc:	cbz	w0, 40da54 <tigetstr@plt+0xb434>
  40d9d0:	adrp	x1, 412000 <tigetstr@plt+0xf9e0>
  40d9d4:	add	x1, x1, #0x584
  40d9d8:	mov	x0, x19
  40d9dc:	bl	402400 <strcmp@plt>
  40d9e0:	cbz	w0, 40da5c <tigetstr@plt+0xb43c>
  40d9e4:	mov	w0, wzr
  40d9e8:	b	40da70 <tigetstr@plt+0xb450>
  40d9ec:	mov	x8, xzr
  40d9f0:	b	40da60 <tigetstr@plt+0xb440>
  40d9f4:	mov	w8, #0x1                   	// #1
  40d9f8:	b	40da60 <tigetstr@plt+0xb440>
  40d9fc:	mov	w8, #0x2                   	// #2
  40da00:	b	40da60 <tigetstr@plt+0xb440>
  40da04:	mov	w8, #0x3                   	// #3
  40da08:	b	40da60 <tigetstr@plt+0xb440>
  40da0c:	mov	w8, #0x4                   	// #4
  40da10:	b	40da60 <tigetstr@plt+0xb440>
  40da14:	mov	w8, #0x5                   	// #5
  40da18:	b	40da60 <tigetstr@plt+0xb440>
  40da1c:	mov	w8, #0x6                   	// #6
  40da20:	b	40da60 <tigetstr@plt+0xb440>
  40da24:	mov	w8, #0x7                   	// #7
  40da28:	b	40da60 <tigetstr@plt+0xb440>
  40da2c:	mov	w8, #0x8                   	// #8
  40da30:	b	40da60 <tigetstr@plt+0xb440>
  40da34:	mov	w8, #0x9                   	// #9
  40da38:	b	40da60 <tigetstr@plt+0xb440>
  40da3c:	mov	w8, #0xa                   	// #10
  40da40:	b	40da60 <tigetstr@plt+0xb440>
  40da44:	mov	w8, #0xb                   	// #11
  40da48:	b	40da60 <tigetstr@plt+0xb440>
  40da4c:	mov	w8, #0xc                   	// #12
  40da50:	b	40da60 <tigetstr@plt+0xb440>
  40da54:	mov	w8, #0xd                   	// #13
  40da58:	b	40da60 <tigetstr@plt+0xb440>
  40da5c:	mov	w8, #0xe                   	// #14
  40da60:	adrp	x9, 412000 <tigetstr@plt+0xf9e0>
  40da64:	lsl	x8, x8, #4
  40da68:	add	x9, x9, #0x4a0
  40da6c:	ldr	w0, [x9, x8]
  40da70:	ldr	x19, [sp, #16]
  40da74:	ldp	x29, x30, [sp], #32
  40da78:	ret
  40da7c:	stp	x29, x30, [sp, #-48]!
  40da80:	str	x21, [sp, #16]
  40da84:	stp	x20, x19, [sp, #32]
  40da88:	mov	x29, sp
  40da8c:	mov	x19, x1
  40da90:	mov	x20, x0
  40da94:	bl	402110 <strlen@plt>
  40da98:	mov	x21, x0
  40da9c:	mov	x0, x19
  40daa0:	bl	402110 <strlen@plt>
  40daa4:	cmp	x21, x0
  40daa8:	b.ne	40dad4 <tigetstr@plt+0xb4b4>  // b.any
  40daac:	mov	x0, x20
  40dab0:	mov	x1, x19
  40dab4:	mov	x2, x21
  40dab8:	bl	402250 <strncmp@plt>
  40dabc:	cmp	w0, #0x0
  40dac0:	cset	w0, eq  // eq = none
  40dac4:	ldp	x20, x19, [sp, #32]
  40dac8:	ldr	x21, [sp, #16]
  40dacc:	ldp	x29, x30, [sp], #48
  40dad0:	ret
  40dad4:	mov	w0, wzr
  40dad8:	ldp	x20, x19, [sp, #32]
  40dadc:	ldr	x21, [sp, #16]
  40dae0:	ldp	x29, x30, [sp], #48
  40dae4:	ret
  40dae8:	stp	x29, x30, [sp, #-64]!
  40daec:	mov	x29, sp
  40daf0:	stp	x19, x20, [sp, #16]
  40daf4:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  40daf8:	add	x20, x20, #0xc50
  40dafc:	stp	x21, x22, [sp, #32]
  40db00:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  40db04:	add	x21, x21, #0xc48
  40db08:	sub	x20, x20, x21
  40db0c:	mov	w22, w0
  40db10:	stp	x23, x24, [sp, #48]
  40db14:	mov	x23, x1
  40db18:	mov	x24, x2
  40db1c:	bl	4020b8 <_nc_set_writedir@plt-0x38>
  40db20:	cmp	xzr, x20, asr #3
  40db24:	b.eq	40db50 <tigetstr@plt+0xb530>  // b.none
  40db28:	asr	x20, x20, #3
  40db2c:	mov	x19, #0x0                   	// #0
  40db30:	ldr	x3, [x21, x19, lsl #3]
  40db34:	mov	x2, x24
  40db38:	add	x19, x19, #0x1
  40db3c:	mov	x1, x23
  40db40:	mov	w0, w22
  40db44:	blr	x3
  40db48:	cmp	x20, x19
  40db4c:	b.ne	40db30 <tigetstr@plt+0xb510>  // b.any
  40db50:	ldp	x19, x20, [sp, #16]
  40db54:	ldp	x21, x22, [sp, #32]
  40db58:	ldp	x23, x24, [sp, #48]
  40db5c:	ldp	x29, x30, [sp], #64
  40db60:	ret
  40db64:	nop
  40db68:	ret
  40db6c:	nop
  40db70:	adrp	x2, 423000 <tigetstr@plt+0x209e0>
  40db74:	mov	x1, #0x0                   	// #0
  40db78:	ldr	x2, [x2, #680]
  40db7c:	b	4021a0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040db80 <.fini>:
  40db80:	stp	x29, x30, [sp, #-16]!
  40db84:	mov	x29, sp
  40db88:	ldp	x29, x30, [sp], #16
  40db8c:	ret
