library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity CPU is
    port (
	  -- inputs
	  clk, reset: in std_logic;
	  from_memory: in std_logic_vector (7 downto 0);

	  
	  --outputs
	  address, to_memory: out std_logic_vector (7 downto 0);
	  iwrite: out std_logic;
    );
end CPU;

architecture ARCH_CPU of CPU is


begin


end ARCH_CPU;
