!SESSION 2021-07-01 12:03:58.088 -----------------------------------------------
eclipse.buildId=2020.2
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

This is a continuation of log file /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/.metadata/.bak_1.log
Created Time: 2021-07-01 16:24:23.934

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.934
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.962
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0], Result: [null, {"xxv_ethernet_0_s_axi_0": {"name": "xxv_ethernet_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "s_axi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xxv_ethernet_0_s_axi_1": {"name": "xxv_ethernet_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "s_axi_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.964
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.974
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.975
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.976
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.976
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.977
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.977
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.979
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.984
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_FREQ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.985
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.985
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.986
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.986
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.989
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"bscan": "",
"index": "0",
},
"psu_cortexa53_1": {"bscan": "",
"index": "1",
},
"psu_cortexa53_2": {"bscan": "",
"index": "2",
},
"psu_cortexa53_3": {"bscan": "",
"index": "3",
},
"psu_cortexr5_0": {"bscan": "",
"index": "0",
},
"psu_cortexr5_1": {"bscan": "",
"index": "1",
},
"psu_pmu_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:23.989
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.149
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1], Result: [null, {"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"xxv_ethernet_0": {"GT_RESET_REG": {"description": "GT_RESET_REG",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_gt_reset_all": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt reset all.
  0 - Normal operation
  1 - Reset the GT
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_rx_reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt rx reset.
  0 - Normal operation
  1 - Reset the GT receiver
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_tx_reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt tx reset.
  0 - Normal operation
  1 - Reset the GT transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"RESET_REG": {"description": "RESET_REG",
"address_offset": "0x0004",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"rx_serdes_reset": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx serdes reset.
  0 - Normal operation
  1 - Reset the Receiver serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_serdes_reset": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "tx serdes reset.
  0 - Normal operation
  1 - Reset the transmitter serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"rx_reset": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "rx reset.
  0 - Normal operation
  1 - Reset the receiver 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_reset": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "tx_reset.
  0 - Normal operation
  1 - Reset the transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MODE_REG": {"description": "MODE_REG",
"address_offset": "0x0008",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg_mode_sel": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg mode sel.
  1 - tick_reg is used to read the statistics counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_local_loopback": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "ctl local loopback.
  0 - Normal operation
  1 - places the transceiver into the PMA loopback state. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"CONFIGURATION_TX_REG1": {"description": "CONFIGURATION_TX_REG1",
"address_offset": "0x000C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx enable.
  0 - only IDLEs are transmitted by the core.
  1 - Enables the transmission of data. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_fcs_ins_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx fcs ins enable.
  0 - the core does not add FCS to packet.
  1 - the core calculates and adds the FCS to the packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ignore fcs.
  0 - A packet with bad FCS is being transmitted, it is not binned as good.
  1 - A packet with bad FCS is binned as good.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send lfi.
  0 - Normal operation
  1 - Transmit Local Fault Indication (LFI) code word. Takes precedence over Remote Fault Indication (RFI).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_rfi": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send rfi.
  0 - Normal operation
  1 - the TX path transmits only RFI code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_idle": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send idle.
  0 - Normal operation
  1 - The TX path only transmits Idle code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ipg_value": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "4",
"desc": "ctl tx ipg value.
  This signal can be optionally present.
  The ctl_tx_ipg_value defines the target average minimum Inter Packet Gap (IPG, in bytes) inserted between AXI4-Stream packets.
  Valid values are 8 to 12.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core. A value of 1 enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_enable": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern enable.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_select": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_data_pattern_select": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx data pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_tx_custom_preamble_enable.
  0 - Normal operation
  1 - When it is set, the use of tx_preamblein as a custom preamble instead of inserting a standard preamble. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"CONFIGURATION_RX_REG1": {"description": "CONFIGURATION_RX_REG1",
"address_offset": "0x0014",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable.
  0 - The RX completes the reception of the current packet (if any), it stops receiving packets by keeping the PCS from decoding incoming data.
  1 - Normal operation 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_delete_fcs": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx delete fcs.
  0 - the core does not remove the FCS of the incoming packet.
  1 - the core deletes the FCS to the received packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx ignore fcs.
  0 - A packet received with an FCS error is sent with the rx_axis_tuser pin asserted during the last transfer (rx_axis_tlast sampled 1).
  1 - The core does not flag an FCS error at the AXI4-Stream interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_process_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx process lfi.
  0 - the RX core ignores LF control codes coming in from the transceiver. 
  1 - the RX core expects and processes LF control codes coming in from the transceiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sfd": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sfd.
  0 - Normal operation
  1 - this input causes the MAC to check the Start of Frame Delimiter of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_preamble": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check preamble.
  0 - Normal operation
  1 - this input causes the MAC to check the preamble of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_force_resync": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx force resync.
  0 - Normal operation
  1 - forces the reset operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern checking enable for the RX core.
  0 - Normal operation
  1 - Enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern_enable": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern enable for the RX core.
  0 - Normal operation
  1 - Enables test mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_data_pattern_select": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Data pattern select for RX core.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_rx_custom_preamble_enable.
  0 - Normal operation
  1 - This signal causes the side band of a packet presented on the AXI4-Stream to be the preamble as it appears on the line. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"CONFIGURATION_RX_MTU": {"description": "CONFIGURATION_RX_MTU",
"address_offset": "0x0018",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_min_packet_len": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "ctl rx min packet len.
  Any packet shorter than this value is considered to be undersized.
  If a packet has a size less than this value, the rx_axis_tuser signal is asserted during the rx_axis_tlast asserted cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_max_packet_len": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "15",
"desc": "ctl rx max packet len.
  Any packet longer than this value is considered to be oversized.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549208,
},
"CONFIGURATION_VL_LENGTH_REG": {"description": "CONFIGURATION_VL_LENGTH_REG",
"address_offset": "0x001C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_vl_length_minus1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx vl length minus1.
  Normally set to 20479 (decimal). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_vl_length_minus1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx vl length minus1.
  Normally set to 20,479 (4FFF hex). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549212,
},
"CONFIGURATION_TSN_REG": {"description": "CONFIGURATION_TSN_REG",
"address_offset": "0x019C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_en_preempt": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl en preempt.
  1 - It allows preemption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_hold_request": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl hold request.
  1 - preempt traffic is withheld.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_disable_verify": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl disable verify.
  1 - It inhibits the verification process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_verify": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart verify.
  A 0-to-1 transition will trigger Verification if ctl_disable_verify = 1’b0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_addfrag_size": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl addfrag size.
  Fragment size remaining to enable pre-emption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_time": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "ctl verify time.
  Verification time-out value in milliseconds.
  Integer range 1-128.
  Default is 1 ms.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_limit": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "ctl verify limit.
  Number of times core attempts Verification.
  Integer range 1-15.
  Default is 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549596,
},
"TICK_REG": {"description": "TICK_REG",
"address_offset": "0x0020",
"access": "write-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549216,
},
"CONFIGURATION_REVISION_REG": {"description": "CONFIGURATION_REVISION_REG",
"address_offset": "0x0024",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"major_rev": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "major revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"minor_rev": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "minor revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"patch_rev": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "patch revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549220,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_LSB",
"address_offset": "0x0028",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_MSB",
"address_offset": "0x002C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_LSB",
"address_offset": "0x0030",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_MSB",
"address_offset": "0x0034",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"CONFIGURATION_1588_REG": {"description": "CONFIGURATION_1588_REG",
"address_offset": "0x013C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ptp_1step_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ptp 1step enable.
  1 - this bit enables 1-step operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_ptp_transpclk_mode": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl ptp transpclk mode
  1 - This input places the timestamping logic into transparent clock mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ptp_latency_adjust": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "11",
"desc": "ctl tx ptp latency adjust.
  This bus can be used to adjust the 1-step TX timestamp with respect to the 2-step timestamp.
  The units of bits [10:3] are nanoseconds and bits [2:0] are fractional nanoseconds.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_lat_adj_enb": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx lat adj enb.
  1 - The delay computation on the TX path takes into account the value provided by the ctl_tx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_lat_adj_enb": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx lat adj enb
  1 - The delay computation on the RX path takes into account the value provided by the ctl_rx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx timstamp adj enb.
  1 - The delay computation on the TX path takes into account the value obtained from the GT DRP read for latency of the TX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx timstamp adj enb.
  1 - The delay computation on the RX path takes into account the value obtained from the GT DRP read for latency of the RX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_core_speed": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl core speed.
  This signal indicates the speed with which the core is working.
  0 - 25G
  1 - 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549500,
},
"CONFIGURATION_TX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0040",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "TX pause enable signal.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
  This signal gates transmission of pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549248,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1",
"address_offset": "0x0044",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer0.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer1.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2",
"address_offset": "0x0048",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer2.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refres_timer3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer3.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549256,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3",
"address_offset": "0x004C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer4.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer5.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549260,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4",
"address_offset": "0x0050",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer6.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer7.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5",
"address_offset": "0x0054",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer8.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1",
"address_offset": "0x0058",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta0.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta1.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2",
"address_offset": "0x005C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta2.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta3.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3",
"address_offset": "0x0060",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta4.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta5.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4",
"address_offset": "0x0064",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta6.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta7.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5",
"address_offset": "0x0068",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta8.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x006C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype ppp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode ppp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x0070",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype gpp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode gpp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB",
"address_offset": "0x0074",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB",
"address_offset": "0x0078",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB",
"address_offset": "0x007C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB",
"address_offset": "0x0080",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB",
"address_offset": "0x0084",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB",
"address_offset": "0x0088",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB",
"address_offset": "0x008C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB",
"address_offset": "0x0090",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0094",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "Rx pause enable.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_forward_control": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx forward control.
  0 - causes core to drop control packets.
  1 - Indicates that the core forwards control packets. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gcp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gcp.
  1 - Enables global control packet processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_pcp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable pcp.
  1 - Enables priority control packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gpp.
  1 - Enables global pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_ppp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable ppp.
  1 - Enables priority pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ack": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ack.
  0 - ctl_rx_pause_ack[8:0] is not used.
  1 - the core uses the ctl_rx_pause_ack[8:0] bus for pause processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG2": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG2",
"address_offset": "0x0098",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_check_mcast_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gcp.
  0 - Normal operation
  1 - Enables global control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gcp": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gcp.
  0 - Normal operation
  1 - Enables global control unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gcp": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gcp.
  0 - Normal operation
  1 - Enables global control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gcp": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gcp.
  0 - Normal operation
  1 - Enables global control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gcp": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gcp.
  0 - Normal operation
  1 - Enables global control opcodeprocessing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_pcp": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast pcp.
  0 - Normal operation
  1 - Enables priority control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_pcp": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast pcp.
  0 - Normal operation
  1 - Enables priority control unicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_pcp": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa pcp.
  0 - Normal operation
  1 - Enables priority control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_pcp": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype pcp.
  0 - Normal operation
  1 - Enables priority control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_pcp": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode pcp.
  0 - Normal operation
  1 - Enables priority control opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_gpp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gpp.
  0 - Normal operation
  1 - Enables global pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gpp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gpp.
  0 - Normal operation
  1 - Enables global pause unicast destination address processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gpp.
  0 - Normal operation
  1 - Enables global pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gpp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gpp.
  0 - Normal operation
  1 - Enables global pause ethertype processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gpp": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gpp.
  0 - Normal operation
  1 - Enables global pause opcode processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_ppp": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast ppp.
  0 - Normal operation
  1 - Enables priority pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast ppp.
  0 - Normal operation
  1 - Enables priority pause unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_ppp": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa ppp.
  0 - Normal operation
  1 - Enables priority pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_ppp": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype ppp.
  0 - Normal operation
  1 - Enables priority pause ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_ppp": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode ppp.
  0 - Normal operation
  1 - Enables priority pause opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x009C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype ppp.
  Ethertype field for priority pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode ppp.
  Priority pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549340,
},
"CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x00A0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gpp.
  Ethertype field for global pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode gpp.
  Global pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG",
"address_offset": "0x00A4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gcp.
  Ethertype field for global control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_etype_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype pcp.
  Ethertype field for priority control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG",
"address_offset": "0x00A8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_pcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min pcp.
  Minimum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max pcp.
  Maximum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG",
"address_offset": "0x00AC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min gcp.
  Minimum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_gcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max gcp.
  Maximum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB",
"address_offset": "0x00B0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB",
"address_offset": "0x00B4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB",
"address_offset": "0x00B8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB",
"address_offset": "0x00BC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB",
"address_offset": "0x00C0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB",
"address_offset": "0x00C4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"CONFIGURATION_RSFEC_REG": {"description": "CONFIGURATION_RSFEC_REG",
"address_offset": "0x00D0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rsfec_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec enable.
  0 - Normal operation
  1 - Enable RS-FEC function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_consortium_25g": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec consortium 25g.
  This signal switches between IEEE Clause 108 and 25G Ethernet Consortium modes.
  0 - IEEE 802.3by mode.
  1 - 25G Consortium specification mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_indication": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable indication.
  0 - Bypass the error indication function (see IEEE Std 802.3by section 91.5.3.3).
  1 - Decoder indicates errors to the PCS sublayer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_correction": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable correction.
  0 - Decoder performs error detection without error correction (see IEEE 802.3by Clause 91.5.3.3).
  1 - Decoder also performs error correction.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_ieee_error_indication_mode": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec ieee error indication mode.
  0 - If ctl_rx_rsfec_enable_correction and ctl_rx_rsfec_enable_indication are set to zero, the RS decoder is bypassed.
  1 - Core conforms to the IEEE RS-FEC specification.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"CONFIGURATION_FEC_REG": {"description": "CONFIGURATION_FEC_REG",
"address_offset": "0x00D4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_fec_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec rx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC decoding of the received data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_tx_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec tx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC encoding on the transmitted data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_enable_error_to_pcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec enable error to pcs.
  0 - Normal operation
  1 - Clause 74 FEC enable error to PCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"CONFIGURATION_AN_CONTROL_REG1": {"description": "CONFIGURATION_AN_CONTROL_REG1",
"address_offset": "0x00E0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_autoneg_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg enable.
  0 - Normal operation
  1 - Enable signal for auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_autoneg_bypass": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg bypass.
  0 - Normal operation
  1 - Auto-negotiation is turned off, but the PCS is connected to the output to allow operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_nonce_seed": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "8",
"desc": "ctl an nonce seed.
  8-bit seed to initialize the nonce field Polynomial generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_pseudo_sel": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pseudo sel.
  Selects the polynomial generator  for the bit 49 random bit generator.
  0 - The polynomial is x7+x3+1.
  1 - The polynomial is x7+x6+1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_negotiation": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart negotiation.
  This input is used to trigger a restart of the auto-negotiation, regardless of what state the circuit is currently in.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_local_fault": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an local fault.
  This input signal is used to set the local_fault bit of the transmit link codeword.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"CONFIGURATION_AN_CONTROL_REG2": {"description": "CONFIGURATION_AN_CONTROL_REG2",
"address_offset": "0x00E4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_pause": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pause.
  This is used to set the PAUSE bit, (C0), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_asmdir": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an asmdir.
  This is used to set the ASMDIR bit, (C1), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_10g_request": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 10g request.
  This signal is used to signal the link partner that the local station is requesting clause 74 FEC on the 10Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_ability_override": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec ability override.
  1 - Then the FEC ability bit in the transmit link codeword is cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_request": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec request.
  This bit is used to request clause 91 FEC.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_ability": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec ability.
  This bit is used to indicate clause 91 FEC ability.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_rs_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g rs request.
  This signal is used to signal the link partner that the local station is requesting rs FEC (clause 91 or 108) on the 25Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_baser_request": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g baser request.
  Indicates the baser FEC request.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"CONFIGURATION_AN_ABILITY": {"description": "CONFIGURATION_AN_ABILITY",
"address_offset": "0x00F8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_ability_1000base_kx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 1000base kx.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kx4": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kx4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kr.  
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_kr4": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_cr4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr10": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_an_ability_100gbase_cr10. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kp4": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kp4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kr4": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr4": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr_s": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr s.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_kr1": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase kr1.
   0 - Indicates that the interface advertises that it doesn't supports the protocol.
   1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_cr1": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase cr1.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_kr2": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase kr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_cr2": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase cr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549432,
},
"CONFIGURATION_LT_CONTROL_REG1": {"description": "CONFIGURATION_LT_CONTROL_REG1",
"address_offset": "0x0100",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_training_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt training enable.
  0 - When link training is disabled, all PCS lanes function in mission mode.
  1 - Enabled link training 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_restart_training": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt restart training.
  0 - Normal operation
  1 - This signal triggers a restart of link training regardless of the current state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549440,
},
"CONFIGURATION_LT_TRAINED_REG": {"description": "CONFIGURATION_LT_TRAINED_REG",
"address_offset": "0x0104",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_rx_trained": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt rx trained.
  1 - Indicates that the receiver finite impulse response (FIR) filter coefficients have all been set, and that the receiver portion of training is complete. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549444,
},
"CONFIGURATION_LT_PRESET_REG": {"description": "CONFIGURATION_LT_PRESET_REG",
"address_offset": "0x0108",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_preset_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt preset to tx.
  0 - Normal operation. Doesn't set any value the preset bit.
  1 - set the value of the preset bit that is transmitted to the link partner in the control block of the training frame. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549448,
},
"CONFIGURATION_LT_INIT_REG": {"description": "CONFIGURATION_LT_INIT_REG",
"address_offset": "0x010C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_initialize_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt initialize to tx.
  To set the value of the initialize bit that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549452,
},
"CONFIGURATION_LT_SEED_REG0": {"description": "CONFIGURATION_LT_SEED_REG0",
"address_offset": "0x0110",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_pseudo_seed0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "11",
"desc": "ctl lt pseudo seed0.
  This 11-bit signal seeds the training pattern generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549456,
},
"CONFIGURATION_LT_COEFFICIENT_REG0": {"description": "CONFIGURATION_LT_COEFFICIENT_REG0",
"address_offset": "0x0130",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_k_p1_to_tx0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k0_to_tx0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "ctl ltk0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k_m1_to_tx0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k m1 to tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update field that  is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_p1_to_tx0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat0_to_tx0": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_m1_to_tx0": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "ctl_lt_stat_m1_to_tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update status  that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549488,
},
"USER_REG_0": {"description": "USER_REG_0",
"address_offset": "0x0134",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"user_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "user register0.
  User-defined signal from the AXI4-Reg map user_reg0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549492,
},
"SWITCH_CORE_SPEED_REG": {"description": "SWITCH_CORE_SPEED_REG",
"address_offset": "0x0138",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"axi_ctl_core_mode_switch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "axi ctl core mode switch.
  0 - Normal operation
  1 - Enables the mode switch line rate from 10G and 25G and vice versa.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549496,
},
"TX_CONFIGURATION_1588_REG": {"description": "TX_CONFIGURATION_1588_REG",
"address_offset": "0x0140",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx latency
  This is the static latency of the TX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549504,
},
"RX_CONFIGURATION_1588_REG": {"description": "RX_CONFIGURATION_1588_REG",
"address_offset": "0x0144",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx latency
  This is the static latency of the RX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549508,
},
"STAT_TX_STATUS_REG1": {"description": "STAT_TX_STATUS_REG1",
"address_offset": "0x0400",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_local_fault": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx local fault.
  0 - Normal operation
  1 - Indicates the receive decoder state machine is in the TX_INIT state. This output is level sensitive. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_ovf_1h_r_out": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo ovf 1h r out.
  TX FIFO overflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_unf_1h_r_out": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo unf 1h r out.
  TX FIFO underflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_bad_parity": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx bad parity.
  Increment on any clock cycle where the  user-generated parity is calculated as  incorrect by the Tx parity checking logic.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550208,
},
"STAT_RX_STATUS_REG1": {"description": "STAT_RX_STATUS_REG1",
"address_offset": "0x0404",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_hi_ber": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx hi ber.
  High Bit Error Rate Indicator.
  1 - the BER is too high as defined by IEEE Std. 802.3. Corresponds to MDIO register bit 3.32.1 as defined in Clause 49.2.14.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_remote_fault": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx remote fault.
   0 - Remote fault condition does not exist.
   1 - It indicates a remote fault condition was detected. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_local_fault": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx local fault.
  1 - indicates the receive decoder state machine is in the RX_INIT state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_internal_local_fault": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx internal local fault.
  1 - when an internal local fault is generated due to test pattern generation or high bit error rate. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_received_local_fault": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx received local fault.
  0 - Normal operation
  1 - when enough local fault words are received from the link partner to trigger a fault condition as specified by the IEEE fault state machine.
      Remains High as long as the fault condition persists.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_preamble": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad preamble.
  0 - Indicates that an invalid preamble was not received.
  1 - Indicates that an invalid preamble was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_sfd": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad sfd.
  Increment bad SFD.
  0 - Indicates that an invalid SFD was not received.
  1 - Indicates that an invalid SFD was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_got_signal_os": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx got signal os.
  Signal OS indication.
  1 - It indicates that a signal OS word was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550212,
},
"STAT_STATUS_REG1": {"description": "STAT_STATUS_REG1",
"address_offset": "0x0408",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_fifo_error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx fifo error.
  Transmit clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_read_error": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo read error.
  Transmit PTP FIFO read error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_write_error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo write error.
  Transmit PTP FIFO write error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag write. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_fifo_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx fifo error.
  Receive clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550216,
},
"STAT_RX_BLOCK_LOCK_REG": {"description": "STAT_RX_BLOCK_LOCK_REG",
"address_offset": "0x040C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_block_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx block lock
  Block lock status.
  1 - Indicates that block lock is achieved as defined in Clause 49.2.14 and MDIO register 3.32.0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550220,
},
"STAT_RX_RSFEC_STATUS_REG": {"description": "STAT_RX_RSFEC_STATUS_REG",
"address_offset": "0x043C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec lane alignment status.
  1 - Indicates that the RX RS-FEC block has achieved alignment on the data from the transceiver. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_rsfec_hi_ser": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec hi ser.
  Indicates high symbol error.
  1 - If the number of RS-FEC symbol errors in a window of 8192 codewords exceeds the threshold of 417.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550268,
},
"STAT_RX_FEC_STATUS_REG": {"description": "STAT_RX_FEC_STATUS_REG",
"address_offset": "0x0448",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_rx_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec rx lock.
  1 - while the ctl_fec_rx_enable is asserted when the FEC decoder detects the frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_fec_lock_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec lock error.
  1 - If the FEC decoder has been unable to detect the frame boundary after about 5 ms. It is cleared when the frame boundary is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550280,
},
"STAT_TX_RSFEC_STATUS_REG": {"description": "STAT_TX_RSFEC_STATUS_REG",
"address_offset": "0x044C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx rsfec lane alignment status.
  1 - Indicates that the TX RS-FEC block has achieved alignment on the incoming PCS data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550284,
},
"STAT_TSN_REG": {"description": "STAT_TSN_REG",
"address_offset": "0x049C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_verify": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat tx mm verify.
  Indicates verification status.
  0 - Indicates that verification is complete.
  1 - Indicates that verification is successful.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550364,
},
"STAT_TX_FLOW_CONTROL_REG1": {"description": "STAT_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0450",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_valid": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat tx pause valid.
  If a bit of this bus is set to 1, the core has transmitted a pause packet. If bit[8] is set to 1, a global pause packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550288,
},
"STAT_RX_FLOW_CONTROL_REG1": {"description": "STAT_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0454",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_req": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause req.
  Pause request signal.
  When the RX receives a valid pause frame, it sets the corresponding bit of this bus to a 1 and keep it at 1 until the pause packet has been processed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_pause_valid": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause valid.
  This bus indicates that a pause packet was received and the associated quanta on the stat_rx_pause_quanta[8:0][15:0] bus is valid and must be used for pause processing. If an 802.3x Ethernet MAC Pause packet is received, bit[8] is set to 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550292,
},
"STAT_AN_STATUS": {"description": "STAT_AN_STATUS",
"address_offset": "0x0458",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_fec_enable": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an fec enable.
  Used to enable the use of clause 74 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rs_fec_enable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rs fec enable.
  Used to enable the use of clause 91 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_autoneg_complete": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an autoneg complete.
  1 - Indicates the auto-negotiation is complete and rx link status from the PCS has been received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_parallel_detection_fault": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an parallel detection fault.
  1 - Indicated a parallel detection fault during auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_tx_pause_enable": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an tx pause enable.
  1 - Enable station-to-station (global) pause packet generation in the transmit path to control data flow in the receive path.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rx_pause_enable": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rx pause enable.
  1 - Enable station-to-station (global) pause packet interpretation in the receive path, in order to control data flow from the transmitter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_valid": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability valid.
  1 - Indicates when all of the link partner advertisements become valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_autoneg_able": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp autoneg able.
  1 - Indicates that the link partner is able to perform auto-negotiation.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_pause": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp pause.
  1 - Indicates the advertised value of the PAUSE bit, (C0), in the receive link codeword from the link partner.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_asm_dir": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp asm dir.
  1 - Indicates the advertised value of the ASMDIR bit, (C1), in the receive link codeword from the link partner.
      It becomes valid when the output signal  stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_rf": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp rf.
  1 - Indicates link partner remote fault.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_ability": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g ability.
  1 - Indicates the clause 74 FEC ability associated with 10Gb/s lane protocols that is being advertised by the link partner.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_request": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g request.
  1 - Indicates that the link partner is requesting that the clause 74 FEC be used on the 10Gb/s lane protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_extended_ability_valid": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp extended ability valid.
  1 - It indicates that the detected extended abilities are valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_extended_fec": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "4",
"desc": "stat an lp ability extended fec.
  Indicates the extended FEC abilities as defined in Schedule 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_rs_request": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g rs request.
  1 - Indicates that the link partner is requesting the clause 91 (or 108) rs FEC be used for the 25gb/s lane protocols. 
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_baser_request": {"access": "read-only",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g baser request.
  1 - Indicates that the link partner is requesting the clause 74 FEC be used for the 25Gb/s lane base-r protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550296,
},
"STAT_AN_ABILITY": {"description": "STAT_AN_ABILITY",
"address_offset": "0x045C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_lp_ability_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 1000base kx.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kx4": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kx4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kr": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_kr4": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_cr4": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr10": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr10.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kp4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kp4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kr4": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr_s.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_kr1": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase kr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_cr1": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase cr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_kr2": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase kr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_cr2": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase cr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550300,
},
"STAT_AN_LINK_CTL": {"description": "STAT_AN_LINK_CTL",
"address_offset": "0x0460",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_link_cntl_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 1000base kx.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kx4": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kx4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_kr4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr10": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr10.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kp4": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kp4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kr4": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr4": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr_s.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_kr1": {"access": "read-only",
"bit_offset": "22",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase kr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_cr1": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase cr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_kr2": {"access": "read-only",
"bit_offset": "26",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase kr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_cr2": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase cr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550304,
},
"STAT_LT_STATUS_REG1": {"description": "STAT_LT_STATUS_REG1",
"address_offset": "0x0464",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_initialize_from_rx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt initialize from rx.
  This signal reflects the value of the initialize control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_preset_from_rx": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt preset from rx.
  This signal reflects the value of the preset control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550308,
},
"STAT_LT_STATUS_REG2": {"description": "STAT_LT_STATUS_REG2",
"address_offset": "0x0468",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_training": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training.
  1 - Indicates when the respective link training state machine is performing link training.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_frame_lock": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt frame lock.
  1 - Asserted when link training has begun.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550312,
},
"STAT_LT_STATUS_REG3": {"description": "STAT_LT_STATUS_REG3",
"address_offset": "0x046C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_signal_detect": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt signal detect.
  1 - Indicates when the respective link training state machine has entered the SEND_DATA state, in which normal PCS operation can resume.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_training_fail": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training fail.
  1 - Asserted during link training if the corresponding link training state machine detects a time-out during the training period.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550316,
},
"STAT_LT_STATUS_REG4": {"description": "STAT_LT_STATUS_REG4",
"address_offset": "0x0470",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_rx_sof": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt rx sof.
  1 - For 1 RX SerDes clock cycle to indicate the start of the link training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550320,
},
"STAT_LT_COEFFICIENT0_REG": {"description": "STAT_LT_COEFFICIENT0_REG",
"address_offset": "0x0474",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_k_p1_from_rx0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k p1 from rx0.
  This 2-bit field indicates the update control bits for the k+1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k0_from_rx0": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k0 from rx0.
  This 2-bit field indicates the update control bits for the k0 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k_m1_from_rx0": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k m1 from rx0.
  This 2-bit field indicates the update control bits for the k-1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_p1_from_rx0": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat p1 from rx0.
  This 2-bit field indicates the update status bits for the k+1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat0_from_rx0": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat0 from rx0.
  This 2-bit field indicates the update status bits for the k0 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_m1_from_rx0": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat m1 from rx0.
  This 2-bit field indicates the update status bits for the k-1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550324,
},
"STAT_RX_VALID_CTRL_CODE": {"description": "STAT_RX_VALID_CTRL_CODE",
"address_offset": "0x0494",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_valid_ctrl_code": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx valid ctrl code.
  1 - Indicates that a PCS block with a valid control code was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550356,
},
"STAT_CORE_SPEED_REG": {"description": "STAT_CORE_SPEED_REG",
"address_offset": "0x0498",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_core_speed": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat core speed.
  0 - Standalone 25G
  1 - Standalone 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"runtime_switchable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "runtime switchable.
  0 - Runtime Switchable 25G
  1 - Runtime Switchable 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550360,
},
"STATUS_CYCLE_COUNT_LSB": {"description": "STATUS_CYCLE_COUNT_LSB",
"address_offset": "0x0500",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat cycle reg0.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550464,
},
"STATUS_CYCLE_COUNT_MSB": {"description": "STATUS_CYCLE_COUNT_MSB",
"address_offset": "0x0504",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat cycle reg1.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550468,
},
"STAT_RX_FRAMING_ERR_LSB": {"description": "STAT_RX_FRAMING_ERR_LSB",
"address_offset": "0x0648",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx framing err reg0.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550792,
},
"STAT_RX_FRAMING_ERR_MSB": {"description": "STAT_RX_FRAMING_ERR_MSB",
"address_offset": "0x064C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx framing err reg1.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550796,
},
"STAT_RX_BAD_CODE_LSB": {"description": "STAT_RX_BAD_CODE_LSB",
"address_offset": "0x0660",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad code reg0.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550816,
},
"STAT_RX_BAD_CODE_MSB": {"description": "STAT_RX_BAD_CODE_MSB",
"address_offset": "0x0664",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad code reg1.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550820,
},
"STAT_RX_ERROR_LSB": {"description": "STAT_RX_ERROR_LSB",
"address_offset": "0x0668",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx error reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550824,
},
"STAT_RX_ERROR_MSB": {"description": "STAT_RX_ERROR_MSB",
"address_offset": "0x066C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx error reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550828,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_LSB",
"address_offset": "0x0670",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec corrected cw inc reg0.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550832,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_MSB",
"address_offset": "0x0674",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec corrected cw inc reg1.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550836,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB",
"address_offset": "0x0678",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec uncorrected cw inc reg0.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550840,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB",
"address_offset": "0x067C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec uncorrected cw inc reg1.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550844,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_LSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_LSB",
"address_offset": "0x0680",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec err count inc reg0.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550848,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_MSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_MSB",
"address_offset": "0x0684",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec err count inc reg1.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550852,
},
"STAT_TX_FRAME_ERROR_LSB": {"description": "STAT_TX_FRAME_ERROR_LSB",
"address_offset": "0x06A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx frame error reg0.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550880,
},
"STAT_TX_FRAME_ERROR_MSB": {"description": "STAT_TX_FRAME_ERROR_MSB",
"address_offset": "0x06A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx frame error reg1.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550884,
},
"STAT_TX_TOTAL_PACKETS_LSB": {"description": "STAT_TX_TOTAL_PACKETS_LSB",
"address_offset": "0x0700",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total packets reg0.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550976,
},
"STAT_TX_TOTAL_PACKETS_MSB": {"description": "STAT_TX_TOTAL_PACKETS_MSB",
"address_offset": "0x0704",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total packets reg1.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550980,
},
"STAT_TX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0708",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good packets reg0.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550984,
},
"STAT_TX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x070C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good packets reg1.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550988,
},
"STAT_TX_TOTAL_BYTES_LSB": {"description": "STAT_TX_TOTAL_BYTES_LSB",
"address_offset": "0x0710",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total bytes reg0.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550992,
},
"STAT_TX_TOTAL_BYTES_MSB": {"description": "STAT_TX_TOTAL_BYTES_MSB",
"address_offset": "0x0714",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total bytes reg1.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550996,
},
"STAT_TX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0718",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good bytes reg0.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551000,
},
"STAT_TX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x071C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good bytes reg1.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551004,
},
"STAT_TX_PACKET_64_BYTES_LSB": {"description": "STAT_TX_PACKET_64_BYTES_LSB",
"address_offset": "0x0720",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 64 bytes reg0.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551008,
},
"STAT_TX_PACKET_64_BYTES_MSB": {"description": "STAT_TX_PACKET_64_BYTES_MSB",
"address_offset": "0x0724",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 64 bytes reg1.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551012,
},
"STAT_TX_PACKET_65_127_BYTES_LSB": {"description": "STAT_TX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0728",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 65 - 127 bytes reg0.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551016,
},
"STAT_TX_PACKET_65_127_BYTES_MSB": {"description": "STAT_TX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x072C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 65-127 bytes reg1.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551020,
},
"STAT_TX_PACKET_128_255_BYTES_LSB": {"description": "STAT_TX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0730",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 128-255 bytes reg0.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551024,
},
"STAT_TX_PACKET_128_255_BYTES_MSB": {"description": "STAT_TX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x0734",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 128-255 bytes reg1.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551028,
},
"STAT_TX_PACKET_256_511_BYTES_LSB": {"description": "STAT_TX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0738",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 256-511 bytes reg0.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551032,
},
"STAT_TX_PACKET_256_511_BYTES_MSB": {"description": "STAT_TX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x073C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 256-511 bytes reg1.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551036,
},
"STAT_TX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0740",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 512-1023 bytes reg0.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551040,
},
"STAT_TX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x0744",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 512-1023 bytes reg1.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551044,
},
"STAT_TX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0748",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1024-1518 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551048,
},
"STAT_TX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x074C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1024-1518 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551052,
},
"STAT_TX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0750",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1519-1522 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551056,
},
"STAT_TX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x0754",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes__reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1519-1522 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551060,
},
"STAT_TX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0758",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1523-1548 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551064,
},
"STAT_TX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x075C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1523-1548 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551068,
},
"STAT_TX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0760",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1549-2047 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551072,
},
"STAT_TX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x0764",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1549-2047 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551076,
},
"STAT_TX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0768",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 2048-4095 bytes reg0.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551080,
},
"STAT_TX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x076C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 2048-4095 bytes reg1.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551084,
},
"STAT_TX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0770",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 4096-8191 bytes reg0.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551088,
},
"STAT_TX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x0774",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 4096-8191 bytes reg1.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551092,
},
"STAT_TX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0778",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 8192-9215 bytes reg0.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551096,
},
"STAT_TX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x077C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 8192-9215 bytes reg1.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551100,
},
"STAT_TX_PACKET_LARGE_LSB": {"description": "STAT_TX_PACKET_LARGE_LSB",
"address_offset": "0x0780",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551104,
},
"STAT_TX_PACKET_LARGE_MSB": {"description": "STAT_TX_PACKET_LARGE_MSB",
"address_offset": "0x0784",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551108,
},
"STAT_TX_PACKET_SMALL_LSB": {"description": "STAT_TX_PACKET_SMALL_LSB",
"address_offset": "0x0788",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551112,
},
"STAT_TX_PACKET_SMALL_MSB": {"description": "STAT_TX_PACKET_SMALL_MSB",
"address_offset": "0x078C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551116,
},
"STAT_TX_BAD_FCS_LSB": {"description": "STAT_TX_BAD_FCS_LSB",
"address_offset": "0x07B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx bad fcs reg0.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551160,
},
"STAT_TX_BAD_FCS_MSB": {"description": "STAT_TX_BAD_FCS_MSB",
"address_offset": "0x07BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx bad fcs reg1.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551164,
},
"STAT_TX_UNICAST_LSB": {"description": "STAT_TX_UNICAST_LSB",
"address_offset": "0x07D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551184,
},
"STAT_TX_UNICAST_MSB": {"description": "STAT_TX_UNICAST_MSB",
"address_offset": "0x07D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551188,
},
"STAT_TX_MULTICAST_LSB": {"description": "STAT_TX_MULTICAST_LSB",
"address_offset": "0x07D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551192,
},
"STAT_TX_MULTICAST_MSB": {"description": "STAT_TX_MULTICAST_MSB",
"address_offset": "0x07DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551196,
},
"STAT_TX_BROADCAST_LSB": {"description": "STAT_TX_BROADCAST_LSB",
"address_offset": "0x07E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551200,
},
"STAT_TX_BROADCAST_MSB": {"description": "STAT_TX_BROADCAST_MSB",
"address_offset": "0x07E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551204,
},
"STAT_TX_VLAN_LSB": {"description": "STAT_TX_VLAN_LSB",
"address_offset": "0x07E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551208,
},
"STAT_TX_VLAN_MSB": {"description": "STAT_TX_VLAN_MSB",
"address_offset": "0x07EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551212,
},
"STAT_TX_PAUSE_LSB": {"description": "STAT_TX_PAUSE_LSB",
"address_offset": "0x07F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx pause reg0.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551216,
},
"STAT_TX_PAUSE_MSB": {"description": "STAT_TX_PAUSE_MSB",
"address_offset": "0x07F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx pause reg1.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551220,
},
"STAT_TX_USER_PAUSE_LSB": {"description": "STAT_TX_USER_PAUSE_LSB",
"address_offset": "0x07F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx user pause reg0.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551224,
},
"STAT_TX_USER_PAUSE_MSB": {"description": "STAT_TX_USER_PAUSE_MSB",
"address_offset": "0x07FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx user pause reg1.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551228,
},
"STAT_RX_TOTAL_PACKETS_LSB": {"description": "STAT_RX_TOTAL_PACKETS_LSB",
"address_offset": "0x0808",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total packets reg0.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551240,
},
"STAT_RX_TOTAL_PACKETS_MSB": {"description": "STAT_RX_TOTAL_PACKETS_MSB",
"address_offset": "0x080C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total packets reg1.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551244,
},
"STAT_RX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0810",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good packets reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551248,
},
"STAT_RX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x0814",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good packets reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551252,
},
"STAT_RX_TOTAL_BYTES_LSB": {"description": "STAT_RX_TOTAL_BYTES_LSB",
"address_offset": "0x0818",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total bytes reg0.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551256,
},
"STAT_RX_TOTAL_BYTES_MSB": {"description": "STAT_RX_TOTAL_BYTES_MSB",
"address_offset": "0x081C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total bytes reg1.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551260,
},
"STAT_RX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0820",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good bytes reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551264,
},
"STAT_RX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x0824",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good bytes reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551268,
},
"STAT_RX_PACKET_64_BYTES_LSB": {"description": "STAT_RX_PACKET_64_BYTES_LSB",
"address_offset": "0x0828",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 64 bytes reg0.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551272,
},
"STAT_RX_PACKET_64_BYTES_MSB": {"description": "STAT_RX_PACKET_64_BYTES_MSB",
"address_offset": "0x082C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 64 bytes reg1.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551276,
},
"STAT_RX_PACKET_65_127_BYTES_LSB": {"description": "STAT_RX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0830",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 65-127 bytes reg0.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551280,
},
"STAT_RX_PACKET_65_127_BYTES_MSB": {"description": "STAT_RX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x0834",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 65-127 bytes reg1.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551284,
},
"STAT_RX_PACKET_128_255_BYTES_LSB": {"description": "STAT_RX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0838",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 128-255 bytes reg0.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551288,
},
"STAT_RX_PACKET_128_255_BYTES_MSB": {"description": "STAT_RX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x083C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 128-255 bytes reg1.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551292,
},
"STAT_RX_PACKET_256_511_BYTES_LSB": {"description": "STAT_RX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0840",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 256-511 bytes reg0.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551296,
},
"STAT_RX_PACKET_256_511_BYTES_MSB": {"description": "STAT_RX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x0844",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 256-511 bytes reg1.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551300,
},
"STAT_RX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0848",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 512-1023 bytes reg0.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551304,
},
"STAT_RX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x084C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 512-1023 bytes reg1.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551308,
},
"STAT_RX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0850",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1024-1518 bytes reg0.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551312,
},
"STAT_RX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x0854",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1024-1518 bytes reg1.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551316,
},
"STAT_RX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0858",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1519-1522 bytes reg0.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551320,
},
"STAT_RX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x085C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1519-1522 bytes reg1.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551324,
},
"STAT_RX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0860",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1523-1548 bytes reg0.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551328,
},
"STAT_RX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x0864",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1523-1548 bytes reg1.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551332,
},
"STAT_RX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0868",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1549-2047 bytes reg0.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551336,
},
"STAT_RX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x086C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1549-2047 bytes reg1.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551340,
},
"STAT_RX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0870",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 2048-4095 bytes reg0.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551344,
},
"STAT_RX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x0874",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 2048-4095 bytes reg1.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551348,
},
"STAT_RX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0878",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 4096-8191 bytes reg0.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551352,
},
"STAT_RX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x087C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 4096-8191 bytes reg1.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551356,
},
"STAT_RX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0880",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 8192-9215 bytes reg0.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551360,
},
"STAT_RX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x0884",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 8192-9215 bytes reg1.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551364,
},
"STAT_RX_PACKET_LARGE_LSB": {"description": "STAT_RX_PACKET_LARGE_LSB",
"address_offset": "0x0888",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551368,
},
"STAT_RX_PACKET_LARGE_MSB": {"description": "STAT_RX_PACKET_LARGE_MSB",
"address_offset": "0x088C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551372,
},
"STAT_RX_PACKET_SMALL_LSB": {"description": "STAT_RX_PACKET_SMALL_LSB",
"address_offset": "0x0890",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551376,
},
"STAT_RX_PACKET_SMALL_MSB": {"description": "STAT_RX_PACKET_SMALL_MSB",
"address_offset": "0x0894",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551380,
},
"STAT_RX_UNDERSIZE_LSB": {"description": "STAT_RX_UNDERSIZE_LSB",
"address_offset": "0x0898",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx undersize reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551384,
},
"STAT_RX_UNDERSIZE_MSB": {"description": "STAT_RX_UNDERSIZE_MSB",
"address_offset": "0x089C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx undersize reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551388,
},
"STAT_RX_FRAGMENT_LSB": {"description": "STAT_RX_FRAGMENT_LSB",
"address_offset": "0x8A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx fragment reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551392,
},
"STAT_RX_FRAGMENT_MSB": {"description": "STAT_RX_FRAGMENT_MSB",
"address_offset": "0x8A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx fragment reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551396,
},
"STAT_RX_OVERSIZE_LSB": {"description": "STAT_RX_OVERSIZE_LSB",
"address_offset": "0x08A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx oversize reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551400,
},
"STAT_RX_OVERSIZE_MSB": {"description": "STAT_RX_OVERSIZE_MSB",
"address_offset": "0x08AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx oversize reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551404,
},
"STAT_RX_TOOLONG_LSB": {"description": "STAT_RX_TOOLONG_LSB",
"address_offset": "0x08B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx toolong reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551408,
},
"STAT_RX_TOOLONG_MSB": {"description": "STAT_RX_TOOLONG_MSB",
"address_offset": "0x08B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx toolong reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551412,
},
"STAT_RX_JABBER_LSB": {"description": "STAT_RX_JABBER_LSB",
"address_offset": "0x08B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx jabber reg0.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551416,
},
"STAT_RX_JABBER_MSB": {"description": "STAT_RX_JABBER_MSB",
"address_offset": "0x08BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx jabber reg1.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551420,
},
"STAT_RX_BAD_FCS_LSB": {"description": "STAT_RX_BAD_FCS_LSB",
"address_offset": "0x08C0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad fcs reg0.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551424,
},
"STAT_RX_BAD_FCS_MSB": {"description": "STAT_RX_BAD_FCS_MSB",
"address_offset": "0x08C4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad fcs reg1.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551428,
},
"STAT_RX_PACKET_BAD_FCS_LSB": {"description": "STAT_RX_PACKET_BAD_FCS_LSB",
"address_offset": "0x08C8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet bad fcs reg0.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551432,
},
"STAT_RX_PACKET_BAD_FCS_MSB": {"description": "STAT_RX_PACKET_BAD_FCS_MSB",
"address_offset": "0x08CC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet bad fcs reg1.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551436,
},
"STAT_RX_STOMPED_FCS_LSB": {"description": "STAT_RX_STOMPED_FCS_LSB",
"address_offset": "0x08D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx stomped fcs reg0.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551440,
},
"STAT_RX_STOMPED_FCS_MSB": {"description": "STAT_RX_STOMPED_FCS_MSB",
"address_offset": "0x08D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx stomped fcs reg1.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551444,
},
"STAT_RX_UNICAST_LSB": {"description": "STAT_RX_UNICAST_LSB",
"address_offset": "0x08D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551448,
},
"STAT_RX_UNICAST_MSB": {"description": "STAT_RX_UNICAST_MSB",
"address_offset": "0x08DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551452,
},
"STAT_RX_MULTICAST_LSB": {"description": "STAT_RX_MULTICAST_LSB",
"address_offset": "0x08E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551456,
},
"STAT_RX_MULTICAST_MSB": {"description": "STAT_RX_MULTICAST_MSB",
"address_offset": "0x08E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551460,
},
"STAT_RX_BROADCAST_LSB": {"description": "STAT_RX_BROADCAST_LSB",
"address_offset": "0x08E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551464,
},
"STAT_RX_BROADCAST_MSB": {"description": "STAT_RX_BROADCAST_MSB",
"address_offset": "0x08EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551468,
},
"STAT_RX_VLAN_LSB": {"description": "STAT_RX_VLAN_LSB",
"address_offset": "0x08F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551472,
},
"STAT_RX_VLAN_MSB": {"description": "STAT_RX_VLAN_MSB",
"address_offset": "0x08F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551476,
},
"STAT_RX_PAUSE_LSB": {"description": "STAT_RX_PAUSE_LSB",
"address_offset": "0x08F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx pause reg0.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551480,
},
"STAT_RX_PAUSE_MSB": {"description": "STAT_RX_PAUSE_MSB",
"address_offset": "0x08FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx pause reg1.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551484,
},
"STAT_RX_USER_PAUSE_LSB": {"description": "STAT_RX_USER_PAUSE_LSB",
"address_offset": "0x0900",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx user pause reg0.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551488,
},
"STAT_RX_USER_PAUSE_MSB": {"description": "STAT_RX_USER_PAUSE_MSB",
"address_offset": "0x0904",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx user pause reg1.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551492,
},
"STAT_RX_INRANGEERR_LSB": {"description": "STAT_RX_INRANGEERR_LSB",
"address_offset": "0x0908",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx inrangeerr reg0.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551496,
},
"STAT_RX_INRANGEERR_MSB": {"description": "STAT_RX_INRANGEERR_MSB",
"address_offset": "0x090C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx inrangeerr reg1.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551500,
},
"STAT_RX_TRUNCATED_LSB": {"description": "STAT_RX_TRUNCATED_LSB",
"address_offset": "0x0910",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx truncated reg0.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551504,
},
"STAT_RX_TRUNCATED_MSB": {"description": "STAT_RX_TRUNCATED_MSB",
"address_offset": "0x0914",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx truncated reg1.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551508,
},
"STAT_RX_TEST_PATTERN_MISMATCH_LSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_LSB",
"address_offset": "0x0918",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx test pattern mismatch reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551512,
},
"STAT_RX_TEST_PATTERN_MISMATCH_MSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_MSB",
"address_offset": "0x091C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx test pattern mismatch reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551516,
},
"STAT_FEC_INC_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_LSB",
"address_offset": "0x0920",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551520,
},
"STAT_FEC_INC_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_MSB",
"address_offset": "0x0924",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551524,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_LSB",
"address_offset": "0x0928",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc cant correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551528,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_MSB",
"address_offset": "0x092C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc cant correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551532,
},
"STAT_TX_MM_STATUS_LSB": {"description": "STAT_TX_MM_STATUS_LSB",
"address_offset": "0x0980",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551616,
},
"STAT_TX_MM_STATUS_MSB": {"description": "STAT_TX_MM_STATUS_MSB",
"address_offset": "0x0984",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551620,
},
"STAT_TX_MM_FRAGMENT_LSB": {"description": "STAT_TX_MM_FRAGMENT_LSB",
"address_offset": "0x0988",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551624,
},
"STAT_TX_MM_FRAGMENT_MSB": {"description": "STAT_TX_MM_FRAGMENT_MSB",
"address_offset": "0x098C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551628,
},
"STAT_TX_MM_HOLD_LSB": {"description": "STAT_TX_MM_HOLD_LSB",
"address_offset": "0x0990",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551632,
},
"STAT_TX_MM_HOLD_MSB": {"description": "STAT_TX_MM_HOLD_MSB",
"address_offset": "0x0994",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551636,
},
"STAT_RX_MM_ASSEMBLY_ERROR_LSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_LSB",
"address_offset": "0x0998",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551640,
},
"STAT_RX_MM_ASSEMBLY_ERROR_MSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_MSB",
"address_offset": "0x099C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551644,
},
"STAT_RX_MM_FRAME_SMD_ERROR_LSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_LSB",
"address_offset": "0x09A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551648,
},
"STAT_RX_MM_FRAME_SMD_ERROR_MSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_MSB",
"address_offset": "0x09A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551652,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB",
"address_offset": "0x09A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551656,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB",
"address_offset": "0x09AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551660,
},
"STAT_RX_MM_FRAGMENT_LSB": {"description": "STAT_RX_MM_FRAGMENT_LSB",
"address_offset": "0x09B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551664,
},
"STAT_RX_MM_FRAGMENT_MSB": {"description": "STAT_RX_MM_FRAGMENT_MSB",
"address_offset": "0x09B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551668,
},
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.158
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.184
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1], Result: [null, {"xxv_ethernet_0_s_axi_0": {"name": "xxv_ethernet_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "s_axi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xxv_ethernet_0_s_axi_1": {"name": "xxv_ethernet_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "s_axi_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.185
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.186
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.186
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.187
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.187
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.188
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.188
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.189
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.189
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_FREQ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.190
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.190
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.191
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.191
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.348
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2], Result: [null, {"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"xxv_ethernet_0": {"GT_RESET_REG": {"description": "GT_RESET_REG",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_gt_reset_all": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt reset all.
  0 - Normal operation
  1 - Reset the GT
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_rx_reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt rx reset.
  0 - Normal operation
  1 - Reset the GT receiver
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_tx_reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt tx reset.
  0 - Normal operation
  1 - Reset the GT transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"RESET_REG": {"description": "RESET_REG",
"address_offset": "0x0004",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"rx_serdes_reset": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx serdes reset.
  0 - Normal operation
  1 - Reset the Receiver serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_serdes_reset": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "tx serdes reset.
  0 - Normal operation
  1 - Reset the transmitter serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"rx_reset": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "rx reset.
  0 - Normal operation
  1 - Reset the receiver 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_reset": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "tx_reset.
  0 - Normal operation
  1 - Reset the transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MODE_REG": {"description": "MODE_REG",
"address_offset": "0x0008",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg_mode_sel": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg mode sel.
  1 - tick_reg is used to read the statistics counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_local_loopback": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "ctl local loopback.
  0 - Normal operation
  1 - places the transceiver into the PMA loopback state. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"CONFIGURATION_TX_REG1": {"description": "CONFIGURATION_TX_REG1",
"address_offset": "0x000C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx enable.
  0 - only IDLEs are transmitted by the core.
  1 - Enables the transmission of data. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_fcs_ins_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx fcs ins enable.
  0 - the core does not add FCS to packet.
  1 - the core calculates and adds the FCS to the packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ignore fcs.
  0 - A packet with bad FCS is being transmitted, it is not binned as good.
  1 - A packet with bad FCS is binned as good.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send lfi.
  0 - Normal operation
  1 - Transmit Local Fault Indication (LFI) code word. Takes precedence over Remote Fault Indication (RFI).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_rfi": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send rfi.
  0 - Normal operation
  1 - the TX path transmits only RFI code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_idle": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send idle.
  0 - Normal operation
  1 - The TX path only transmits Idle code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ipg_value": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "4",
"desc": "ctl tx ipg value.
  This signal can be optionally present.
  The ctl_tx_ipg_value defines the target average minimum Inter Packet Gap (IPG, in bytes) inserted between AXI4-Stream packets.
  Valid values are 8 to 12.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core. A value of 1 enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_enable": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern enable.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_select": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_data_pattern_select": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx data pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_tx_custom_preamble_enable.
  0 - Normal operation
  1 - When it is set, the use of tx_preamblein as a custom preamble instead of inserting a standard preamble. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"CONFIGURATION_RX_REG1": {"description": "CONFIGURATION_RX_REG1",
"address_offset": "0x0014",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable.
  0 - The RX completes the reception of the current packet (if any), it stops receiving packets by keeping the PCS from decoding incoming data.
  1 - Normal operation 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_delete_fcs": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx delete fcs.
  0 - the core does not remove the FCS of the incoming packet.
  1 - the core deletes the FCS to the received packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx ignore fcs.
  0 - A packet received with an FCS error is sent with the rx_axis_tuser pin asserted during the last transfer (rx_axis_tlast sampled 1).
  1 - The core does not flag an FCS error at the AXI4-Stream interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_process_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx process lfi.
  0 - the RX core ignores LF control codes coming in from the transceiver. 
  1 - the RX core expects and processes LF control codes coming in from the transceiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sfd": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sfd.
  0 - Normal operation
  1 - this input causes the MAC to check the Start of Frame Delimiter of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_preamble": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check preamble.
  0 - Normal operation
  1 - this input causes the MAC to check the preamble of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_force_resync": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx force resync.
  0 - Normal operation
  1 - forces the reset operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern checking enable for the RX core.
  0 - Normal operation
  1 - Enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern_enable": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern enable for the RX core.
  0 - Normal operation
  1 - Enables test mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_data_pattern_select": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Data pattern select for RX core.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_rx_custom_preamble_enable.
  0 - Normal operation
  1 - This signal causes the side band of a packet presented on the AXI4-Stream to be the preamble as it appears on the line. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"CONFIGURATION_RX_MTU": {"description": "CONFIGURATION_RX_MTU",
"address_offset": "0x0018",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_min_packet_len": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "ctl rx min packet len.
  Any packet shorter than this value is considered to be undersized.
  If a packet has a size less than this value, the rx_axis_tuser signal is asserted during the rx_axis_tlast asserted cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_max_packet_len": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "15",
"desc": "ctl rx max packet len.
  Any packet longer than this value is considered to be oversized.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549208,
},
"CONFIGURATION_VL_LENGTH_REG": {"description": "CONFIGURATION_VL_LENGTH_REG",
"address_offset": "0x001C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_vl_length_minus1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx vl length minus1.
  Normally set to 20479 (decimal). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_vl_length_minus1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx vl length minus1.
  Normally set to 20,479 (4FFF hex). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549212,
},
"CONFIGURATION_TSN_REG": {"description": "CONFIGURATION_TSN_REG",
"address_offset": "0x019C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_en_preempt": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl en preempt.
  1 - It allows preemption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_hold_request": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl hold request.
  1 - preempt traffic is withheld.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_disable_verify": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl disable verify.
  1 - It inhibits the verification process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_verify": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart verify.
  A 0-to-1 transition will trigger Verification if ctl_disable_verify = 1’b0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_addfrag_size": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl addfrag size.
  Fragment size remaining to enable pre-emption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_time": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "ctl verify time.
  Verification time-out value in milliseconds.
  Integer range 1-128.
  Default is 1 ms.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_limit": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "ctl verify limit.
  Number of times core attempts Verification.
  Integer range 1-15.
  Default is 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549596,
},
"TICK_REG": {"description": "TICK_REG",
"address_offset": "0x0020",
"access": "write-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549216,
},
"CONFIGURATION_REVISION_REG": {"description": "CONFIGURATION_REVISION_REG",
"address_offset": "0x0024",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"major_rev": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "major revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"minor_rev": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "minor revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"patch_rev": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "patch revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549220,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_LSB",
"address_offset": "0x0028",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_MSB",
"address_offset": "0x002C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_LSB",
"address_offset": "0x0030",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_MSB",
"address_offset": "0x0034",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"CONFIGURATION_1588_REG": {"description": "CONFIGURATION_1588_REG",
"address_offset": "0x013C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ptp_1step_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ptp 1step enable.
  1 - this bit enables 1-step operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_ptp_transpclk_mode": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl ptp transpclk mode
  1 - This input places the timestamping logic into transparent clock mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ptp_latency_adjust": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "11",
"desc": "ctl tx ptp latency adjust.
  This bus can be used to adjust the 1-step TX timestamp with respect to the 2-step timestamp.
  The units of bits [10:3] are nanoseconds and bits [2:0] are fractional nanoseconds.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_lat_adj_enb": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx lat adj enb.
  1 - The delay computation on the TX path takes into account the value provided by the ctl_tx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_lat_adj_enb": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx lat adj enb
  1 - The delay computation on the RX path takes into account the value provided by the ctl_rx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx timstamp adj enb.
  1 - The delay computation on the TX path takes into account the value obtained from the GT DRP read for latency of the TX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx timstamp adj enb.
  1 - The delay computation on the RX path takes into account the value obtained from the GT DRP read for latency of the RX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_core_speed": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl core speed.
  This signal indicates the speed with which the core is working.
  0 - 25G
  1 - 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549500,
},
"CONFIGURATION_TX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0040",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "TX pause enable signal.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
  This signal gates transmission of pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549248,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1",
"address_offset": "0x0044",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer0.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer1.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2",
"address_offset": "0x0048",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer2.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refres_timer3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer3.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549256,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3",
"address_offset": "0x004C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer4.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer5.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549260,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4",
"address_offset": "0x0050",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer6.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer7.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5",
"address_offset": "0x0054",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer8.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1",
"address_offset": "0x0058",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta0.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta1.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2",
"address_offset": "0x005C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta2.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta3.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3",
"address_offset": "0x0060",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta4.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta5.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4",
"address_offset": "0x0064",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta6.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta7.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5",
"address_offset": "0x0068",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta8.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x006C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype ppp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode ppp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x0070",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype gpp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode gpp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB",
"address_offset": "0x0074",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB",
"address_offset": "0x0078",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB",
"address_offset": "0x007C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB",
"address_offset": "0x0080",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB",
"address_offset": "0x0084",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB",
"address_offset": "0x0088",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB",
"address_offset": "0x008C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB",
"address_offset": "0x0090",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0094",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "Rx pause enable.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_forward_control": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx forward control.
  0 - causes core to drop control packets.
  1 - Indicates that the core forwards control packets. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gcp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gcp.
  1 - Enables global control packet processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_pcp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable pcp.
  1 - Enables priority control packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gpp.
  1 - Enables global pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_ppp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable ppp.
  1 - Enables priority pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ack": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ack.
  0 - ctl_rx_pause_ack[8:0] is not used.
  1 - the core uses the ctl_rx_pause_ack[8:0] bus for pause processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG2": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG2",
"address_offset": "0x0098",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_check_mcast_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gcp.
  0 - Normal operation
  1 - Enables global control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gcp": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gcp.
  0 - Normal operation
  1 - Enables global control unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gcp": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gcp.
  0 - Normal operation
  1 - Enables global control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gcp": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gcp.
  0 - Normal operation
  1 - Enables global control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gcp": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gcp.
  0 - Normal operation
  1 - Enables global control opcodeprocessing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_pcp": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast pcp.
  0 - Normal operation
  1 - Enables priority control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_pcp": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast pcp.
  0 - Normal operation
  1 - Enables priority control unicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_pcp": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa pcp.
  0 - Normal operation
  1 - Enables priority control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_pcp": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype pcp.
  0 - Normal operation
  1 - Enables priority control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_pcp": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode pcp.
  0 - Normal operation
  1 - Enables priority control opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_gpp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gpp.
  0 - Normal operation
  1 - Enables global pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gpp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gpp.
  0 - Normal operation
  1 - Enables global pause unicast destination address processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gpp.
  0 - Normal operation
  1 - Enables global pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gpp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gpp.
  0 - Normal operation
  1 - Enables global pause ethertype processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gpp": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gpp.
  0 - Normal operation
  1 - Enables global pause opcode processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_ppp": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast ppp.
  0 - Normal operation
  1 - Enables priority pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast ppp.
  0 - Normal operation
  1 - Enables priority pause unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_ppp": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa ppp.
  0 - Normal operation
  1 - Enables priority pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_ppp": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype ppp.
  0 - Normal operation
  1 - Enables priority pause ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_ppp": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode ppp.
  0 - Normal operation
  1 - Enables priority pause opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x009C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype ppp.
  Ethertype field for priority pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode ppp.
  Priority pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549340,
},
"CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x00A0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gpp.
  Ethertype field for global pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode gpp.
  Global pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG",
"address_offset": "0x00A4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gcp.
  Ethertype field for global control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_etype_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype pcp.
  Ethertype field for priority control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG",
"address_offset": "0x00A8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_pcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min pcp.
  Minimum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max pcp.
  Maximum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG",
"address_offset": "0x00AC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min gcp.
  Minimum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_gcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max gcp.
  Maximum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB",
"address_offset": "0x00B0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB",
"address_offset": "0x00B4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB",
"address_offset": "0x00B8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB",
"address_offset": "0x00BC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB",
"address_offset": "0x00C0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB",
"address_offset": "0x00C4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"CONFIGURATION_RSFEC_REG": {"description": "CONFIGURATION_RSFEC_REG",
"address_offset": "0x00D0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rsfec_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec enable.
  0 - Normal operation
  1 - Enable RS-FEC function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_consortium_25g": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec consortium 25g.
  This signal switches between IEEE Clause 108 and 25G Ethernet Consortium modes.
  0 - IEEE 802.3by mode.
  1 - 25G Consortium specification mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_indication": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable indication.
  0 - Bypass the error indication function (see IEEE Std 802.3by section 91.5.3.3).
  1 - Decoder indicates errors to the PCS sublayer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_correction": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable correction.
  0 - Decoder performs error detection without error correction (see IEEE 802.3by Clause 91.5.3.3).
  1 - Decoder also performs error correction.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_ieee_error_indication_mode": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec ieee error indication mode.
  0 - If ctl_rx_rsfec_enable_correction and ctl_rx_rsfec_enable_indication are set to zero, the RS decoder is bypassed.
  1 - Core conforms to the IEEE RS-FEC specification.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"CONFIGURATION_FEC_REG": {"description": "CONFIGURATION_FEC_REG",
"address_offset": "0x00D4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_fec_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec rx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC decoding of the received data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_tx_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec tx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC encoding on the transmitted data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_enable_error_to_pcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec enable error to pcs.
  0 - Normal operation
  1 - Clause 74 FEC enable error to PCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"CONFIGURATION_AN_CONTROL_REG1": {"description": "CONFIGURATION_AN_CONTROL_REG1",
"address_offset": "0x00E0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_autoneg_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg enable.
  0 - Normal operation
  1 - Enable signal for auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_autoneg_bypass": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg bypass.
  0 - Normal operation
  1 - Auto-negotiation is turned off, but the PCS is connected to the output to allow operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_nonce_seed": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "8",
"desc": "ctl an nonce seed.
  8-bit seed to initialize the nonce field Polynomial generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_pseudo_sel": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pseudo sel.
  Selects the polynomial generator  for the bit 49 random bit generator.
  0 - The polynomial is x7+x3+1.
  1 - The polynomial is x7+x6+1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_negotiation": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart negotiation.
  This input is used to trigger a restart of the auto-negotiation, regardless of what state the circuit is currently in.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_local_fault": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an local fault.
  This input signal is used to set the local_fault bit of the transmit link codeword.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"CONFIGURATION_AN_CONTROL_REG2": {"description": "CONFIGURATION_AN_CONTROL_REG2",
"address_offset": "0x00E4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_pause": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pause.
  This is used to set the PAUSE bit, (C0), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_asmdir": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an asmdir.
  This is used to set the ASMDIR bit, (C1), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_10g_request": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 10g request.
  This signal is used to signal the link partner that the local station is requesting clause 74 FEC on the 10Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_ability_override": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec ability override.
  1 - Then the FEC ability bit in the transmit link codeword is cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_request": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec request.
  This bit is used to request clause 91 FEC.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_ability": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec ability.
  This bit is used to indicate clause 91 FEC ability.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_rs_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g rs request.
  This signal is used to signal the link partner that the local station is requesting rs FEC (clause 91 or 108) on the 25Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_baser_request": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g baser request.
  Indicates the baser FEC request.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"CONFIGURATION_AN_ABILITY": {"description": "CONFIGURATION_AN_ABILITY",
"address_offset": "0x00F8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_ability_1000base_kx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 1000base kx.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kx4": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kx4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kr.  
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_kr4": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_cr4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr10": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_an_ability_100gbase_cr10. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kp4": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kp4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kr4": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr4": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr_s": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr s.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_kr1": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase kr1.
   0 - Indicates that the interface advertises that it doesn't supports the protocol.
   1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_cr1": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase cr1.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_kr2": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase kr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_cr2": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase cr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549432,
},
"CONFIGURATION_LT_CONTROL_REG1": {"description": "CONFIGURATION_LT_CONTROL_REG1",
"address_offset": "0x0100",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_training_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt training enable.
  0 - When link training is disabled, all PCS lanes function in mission mode.
  1 - Enabled link training 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_restart_training": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt restart training.
  0 - Normal operation
  1 - This signal triggers a restart of link training regardless of the current state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549440,
},
"CONFIGURATION_LT_TRAINED_REG": {"description": "CONFIGURATION_LT_TRAINED_REG",
"address_offset": "0x0104",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_rx_trained": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt rx trained.
  1 - Indicates that the receiver finite impulse response (FIR) filter coefficients have all been set, and that the receiver portion of training is complete. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549444,
},
"CONFIGURATION_LT_PRESET_REG": {"description": "CONFIGURATION_LT_PRESET_REG",
"address_offset": "0x0108",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_preset_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt preset to tx.
  0 - Normal operation. Doesn't set any value the preset bit.
  1 - set the value of the preset bit that is transmitted to the link partner in the control block of the training frame. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549448,
},
"CONFIGURATION_LT_INIT_REG": {"description": "CONFIGURATION_LT_INIT_REG",
"address_offset": "0x010C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_initialize_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt initialize to tx.
  To set the value of the initialize bit that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549452,
},
"CONFIGURATION_LT_SEED_REG0": {"description": "CONFIGURATION_LT_SEED_REG0",
"address_offset": "0x0110",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_pseudo_seed0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "11",
"desc": "ctl lt pseudo seed0.
  This 11-bit signal seeds the training pattern generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549456,
},
"CONFIGURATION_LT_COEFFICIENT_REG0": {"description": "CONFIGURATION_LT_COEFFICIENT_REG0",
"address_offset": "0x0130",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_k_p1_to_tx0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k0_to_tx0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "ctl ltk0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k_m1_to_tx0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k m1 to tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update field that  is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_p1_to_tx0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat0_to_tx0": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_m1_to_tx0": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "ctl_lt_stat_m1_to_tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update status  that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549488,
},
"USER_REG_0": {"description": "USER_REG_0",
"address_offset": "0x0134",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"user_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "user register0.
  User-defined signal from the AXI4-Reg map user_reg0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549492,
},
"SWITCH_CORE_SPEED_REG": {"description": "SWITCH_CORE_SPEED_REG",
"address_offset": "0x0138",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"axi_ctl_core_mode_switch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "axi ctl core mode switch.
  0 - Normal operation
  1 - Enables the mode switch line rate from 10G and 25G and vice versa.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549496,
},
"TX_CONFIGURATION_1588_REG": {"description": "TX_CONFIGURATION_1588_REG",
"address_offset": "0x0140",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx latency
  This is the static latency of the TX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549504,
},
"RX_CONFIGURATION_1588_REG": {"description": "RX_CONFIGURATION_1588_REG",
"address_offset": "0x0144",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx latency
  This is the static latency of the RX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549508,
},
"STAT_TX_STATUS_REG1": {"description": "STAT_TX_STATUS_REG1",
"address_offset": "0x0400",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_local_fault": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx local fault.
  0 - Normal operation
  1 - Indicates the receive decoder state machine is in the TX_INIT state. This output is level sensitive. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_ovf_1h_r_out": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo ovf 1h r out.
  TX FIFO overflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_unf_1h_r_out": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo unf 1h r out.
  TX FIFO underflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_bad_parity": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx bad parity.
  Increment on any clock cycle where the  user-generated parity is calculated as  incorrect by the Tx parity checking logic.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550208,
},
"STAT_RX_STATUS_REG1": {"description": "STAT_RX_STATUS_REG1",
"address_offset": "0x0404",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_hi_ber": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx hi ber.
  High Bit Error Rate Indicator.
  1 - the BER is too high as defined by IEEE Std. 802.3. Corresponds to MDIO register bit 3.32.1 as defined in Clause 49.2.14.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_remote_fault": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx remote fault.
   0 - Remote fault condition does not exist.
   1 - It indicates a remote fault condition was detected. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_local_fault": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx local fault.
  1 - indicates the receive decoder state machine is in the RX_INIT state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_internal_local_fault": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx internal local fault.
  1 - when an internal local fault is generated due to test pattern generation or high bit error rate. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_received_local_fault": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx received local fault.
  0 - Normal operation
  1 - when enough local fault words are received from the link partner to trigger a fault condition as specified by the IEEE fault state machine.
      Remains High as long as the fault condition persists.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_preamble": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad preamble.
  0 - Indicates that an invalid preamble was not received.
  1 - Indicates that an invalid preamble was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_sfd": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad sfd.
  Increment bad SFD.
  0 - Indicates that an invalid SFD was not received.
  1 - Indicates that an invalid SFD was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_got_signal_os": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx got signal os.
  Signal OS indication.
  1 - It indicates that a signal OS word was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550212,
},
"STAT_STATUS_REG1": {"description": "STAT_STATUS_REG1",
"address_offset": "0x0408",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_fifo_error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx fifo error.
  Transmit clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_read_error": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo read error.
  Transmit PTP FIFO read error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_write_error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo write error.
  Transmit PTP FIFO write error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag write. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_fifo_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx fifo error.
  Receive clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550216,
},
"STAT_RX_BLOCK_LOCK_REG": {"description": "STAT_RX_BLOCK_LOCK_REG",
"address_offset": "0x040C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_block_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx block lock
  Block lock status.
  1 - Indicates that block lock is achieved as defined in Clause 49.2.14 and MDIO register 3.32.0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550220,
},
"STAT_RX_RSFEC_STATUS_REG": {"description": "STAT_RX_RSFEC_STATUS_REG",
"address_offset": "0x043C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec lane alignment status.
  1 - Indicates that the RX RS-FEC block has achieved alignment on the data from the transceiver. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_rsfec_hi_ser": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec hi ser.
  Indicates high symbol error.
  1 - If the number of RS-FEC symbol errors in a window of 8192 codewords exceeds the threshold of 417.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550268,
},
"STAT_RX_FEC_STATUS_REG": {"description": "STAT_RX_FEC_STATUS_REG",
"address_offset": "0x0448",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_rx_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec rx lock.
  1 - while the ctl_fec_rx_enable is asserted when the FEC decoder detects the frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_fec_lock_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec lock error.
  1 - If the FEC decoder has been unable to detect the frame boundary after about 5 ms. It is cleared when the frame boundary is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550280,
},
"STAT_TX_RSFEC_STATUS_REG": {"description": "STAT_TX_RSFEC_STATUS_REG",
"address_offset": "0x044C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx rsfec lane alignment status.
  1 - Indicates that the TX RS-FEC block has achieved alignment on the incoming PCS data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550284,
},
"STAT_TSN_REG": {"description": "STAT_TSN_REG",
"address_offset": "0x049C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_verify": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat tx mm verify.
  Indicates verification status.
  0 - Indicates that verification is complete.
  1 - Indicates that verification is successful.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550364,
},
"STAT_TX_FLOW_CONTROL_REG1": {"description": "STAT_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0450",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_valid": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat tx pause valid.
  If a bit of this bus is set to 1, the core has transmitted a pause packet. If bit[8] is set to 1, a global pause packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550288,
},
"STAT_RX_FLOW_CONTROL_REG1": {"description": "STAT_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0454",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_req": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause req.
  Pause request signal.
  When the RX receives a valid pause frame, it sets the corresponding bit of this bus to a 1 and keep it at 1 until the pause packet has been processed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_pause_valid": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause valid.
  This bus indicates that a pause packet was received and the associated quanta on the stat_rx_pause_quanta[8:0][15:0] bus is valid and must be used for pause processing. If an 802.3x Ethernet MAC Pause packet is received, bit[8] is set to 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550292,
},
"STAT_AN_STATUS": {"description": "STAT_AN_STATUS",
"address_offset": "0x0458",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_fec_enable": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an fec enable.
  Used to enable the use of clause 74 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rs_fec_enable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rs fec enable.
  Used to enable the use of clause 91 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_autoneg_complete": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an autoneg complete.
  1 - Indicates the auto-negotiation is complete and rx link status from the PCS has been received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_parallel_detection_fault": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an parallel detection fault.
  1 - Indicated a parallel detection fault during auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_tx_pause_enable": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an tx pause enable.
  1 - Enable station-to-station (global) pause packet generation in the transmit path to control data flow in the receive path.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rx_pause_enable": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rx pause enable.
  1 - Enable station-to-station (global) pause packet interpretation in the receive path, in order to control data flow from the transmitter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_valid": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability valid.
  1 - Indicates when all of the link partner advertisements become valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_autoneg_able": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp autoneg able.
  1 - Indicates that the link partner is able to perform auto-negotiation.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_pause": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp pause.
  1 - Indicates the advertised value of the PAUSE bit, (C0), in the receive link codeword from the link partner.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_asm_dir": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp asm dir.
  1 - Indicates the advertised value of the ASMDIR bit, (C1), in the receive link codeword from the link partner.
      It becomes valid when the output signal  stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_rf": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp rf.
  1 - Indicates link partner remote fault.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_ability": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g ability.
  1 - Indicates the clause 74 FEC ability associated with 10Gb/s lane protocols that is being advertised by the link partner.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_request": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g request.
  1 - Indicates that the link partner is requesting that the clause 74 FEC be used on the 10Gb/s lane protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_extended_ability_valid": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp extended ability valid.
  1 - It indicates that the detected extended abilities are valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_extended_fec": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "4",
"desc": "stat an lp ability extended fec.
  Indicates the extended FEC abilities as defined in Schedule 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_rs_request": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g rs request.
  1 - Indicates that the link partner is requesting the clause 91 (or 108) rs FEC be used for the 25gb/s lane protocols. 
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_baser_request": {"access": "read-only",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g baser request.
  1 - Indicates that the link partner is requesting the clause 74 FEC be used for the 25Gb/s lane base-r protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550296,
},
"STAT_AN_ABILITY": {"description": "STAT_AN_ABILITY",
"address_offset": "0x045C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_lp_ability_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 1000base kx.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kx4": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kx4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kr": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_kr4": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_cr4": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr10": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr10.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kp4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kp4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kr4": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr_s.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_kr1": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase kr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_cr1": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase cr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_kr2": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase kr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_cr2": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase cr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550300,
},
"STAT_AN_LINK_CTL": {"description": "STAT_AN_LINK_CTL",
"address_offset": "0x0460",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_link_cntl_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 1000base kx.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kx4": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kx4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_kr4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr10": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr10.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kp4": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kp4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kr4": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr4": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr_s.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_kr1": {"access": "read-only",
"bit_offset": "22",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase kr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_cr1": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase cr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_kr2": {"access": "read-only",
"bit_offset": "26",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase kr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_cr2": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase cr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550304,
},
"STAT_LT_STATUS_REG1": {"description": "STAT_LT_STATUS_REG1",
"address_offset": "0x0464",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_initialize_from_rx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt initialize from rx.
  This signal reflects the value of the initialize control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_preset_from_rx": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt preset from rx.
  This signal reflects the value of the preset control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550308,
},
"STAT_LT_STATUS_REG2": {"description": "STAT_LT_STATUS_REG2",
"address_offset": "0x0468",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_training": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training.
  1 - Indicates when the respective link training state machine is performing link training.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_frame_lock": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt frame lock.
  1 - Asserted when link training has begun.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550312,
},
"STAT_LT_STATUS_REG3": {"description": "STAT_LT_STATUS_REG3",
"address_offset": "0x046C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_signal_detect": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt signal detect.
  1 - Indicates when the respective link training state machine has entered the SEND_DATA state, in which normal PCS operation can resume.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_training_fail": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training fail.
  1 - Asserted during link training if the corresponding link training state machine detects a time-out during the training period.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550316,
},
"STAT_LT_STATUS_REG4": {"description": "STAT_LT_STATUS_REG4",
"address_offset": "0x0470",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_rx_sof": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt rx sof.
  1 - For 1 RX SerDes clock cycle to indicate the start of the link training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550320,
},
"STAT_LT_COEFFICIENT0_REG": {"description": "STAT_LT_COEFFICIENT0_REG",
"address_offset": "0x0474",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_k_p1_from_rx0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k p1 from rx0.
  This 2-bit field indicates the update control bits for the k+1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k0_from_rx0": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k0 from rx0.
  This 2-bit field indicates the update control bits for the k0 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k_m1_from_rx0": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k m1 from rx0.
  This 2-bit field indicates the update control bits for the k-1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_p1_from_rx0": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat p1 from rx0.
  This 2-bit field indicates the update status bits for the k+1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat0_from_rx0": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat0 from rx0.
  This 2-bit field indicates the update status bits for the k0 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_m1_from_rx0": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat m1 from rx0.
  This 2-bit field indicates the update status bits for the k-1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550324,
},
"STAT_RX_VALID_CTRL_CODE": {"description": "STAT_RX_VALID_CTRL_CODE",
"address_offset": "0x0494",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_valid_ctrl_code": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx valid ctrl code.
  1 - Indicates that a PCS block with a valid control code was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550356,
},
"STAT_CORE_SPEED_REG": {"description": "STAT_CORE_SPEED_REG",
"address_offset": "0x0498",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_core_speed": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat core speed.
  0 - Standalone 25G
  1 - Standalone 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"runtime_switchable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "runtime switchable.
  0 - Runtime Switchable 25G
  1 - Runtime Switchable 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550360,
},
"STATUS_CYCLE_COUNT_LSB": {"description": "STATUS_CYCLE_COUNT_LSB",
"address_offset": "0x0500",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat cycle reg0.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550464,
},
"STATUS_CYCLE_COUNT_MSB": {"description": "STATUS_CYCLE_COUNT_MSB",
"address_offset": "0x0504",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat cycle reg1.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550468,
},
"STAT_RX_FRAMING_ERR_LSB": {"description": "STAT_RX_FRAMING_ERR_LSB",
"address_offset": "0x0648",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx framing err reg0.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550792,
},
"STAT_RX_FRAMING_ERR_MSB": {"description": "STAT_RX_FRAMING_ERR_MSB",
"address_offset": "0x064C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx framing err reg1.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550796,
},
"STAT_RX_BAD_CODE_LSB": {"description": "STAT_RX_BAD_CODE_LSB",
"address_offset": "0x0660",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad code reg0.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550816,
},
"STAT_RX_BAD_CODE_MSB": {"description": "STAT_RX_BAD_CODE_MSB",
"address_offset": "0x0664",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad code reg1.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550820,
},
"STAT_RX_ERROR_LSB": {"description": "STAT_RX_ERROR_LSB",
"address_offset": "0x0668",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx error reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550824,
},
"STAT_RX_ERROR_MSB": {"description": "STAT_RX_ERROR_MSB",
"address_offset": "0x066C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx error reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550828,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_LSB",
"address_offset": "0x0670",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec corrected cw inc reg0.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550832,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_MSB",
"address_offset": "0x0674",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec corrected cw inc reg1.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550836,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB",
"address_offset": "0x0678",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec uncorrected cw inc reg0.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550840,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB",
"address_offset": "0x067C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec uncorrected cw inc reg1.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550844,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_LSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_LSB",
"address_offset": "0x0680",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec err count inc reg0.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550848,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_MSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_MSB",
"address_offset": "0x0684",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec err count inc reg1.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550852,
},
"STAT_TX_FRAME_ERROR_LSB": {"description": "STAT_TX_FRAME_ERROR_LSB",
"address_offset": "0x06A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx frame error reg0.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550880,
},
"STAT_TX_FRAME_ERROR_MSB": {"description": "STAT_TX_FRAME_ERROR_MSB",
"address_offset": "0x06A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx frame error reg1.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550884,
},
"STAT_TX_TOTAL_PACKETS_LSB": {"description": "STAT_TX_TOTAL_PACKETS_LSB",
"address_offset": "0x0700",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total packets reg0.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550976,
},
"STAT_TX_TOTAL_PACKETS_MSB": {"description": "STAT_TX_TOTAL_PACKETS_MSB",
"address_offset": "0x0704",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total packets reg1.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550980,
},
"STAT_TX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0708",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good packets reg0.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550984,
},
"STAT_TX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x070C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good packets reg1.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550988,
},
"STAT_TX_TOTAL_BYTES_LSB": {"description": "STAT_TX_TOTAL_BYTES_LSB",
"address_offset": "0x0710",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total bytes reg0.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550992,
},
"STAT_TX_TOTAL_BYTES_MSB": {"description": "STAT_TX_TOTAL_BYTES_MSB",
"address_offset": "0x0714",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total bytes reg1.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550996,
},
"STAT_TX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0718",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good bytes reg0.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551000,
},
"STAT_TX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x071C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good bytes reg1.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551004,
},
"STAT_TX_PACKET_64_BYTES_LSB": {"description": "STAT_TX_PACKET_64_BYTES_LSB",
"address_offset": "0x0720",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 64 bytes reg0.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551008,
},
"STAT_TX_PACKET_64_BYTES_MSB": {"description": "STAT_TX_PACKET_64_BYTES_MSB",
"address_offset": "0x0724",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 64 bytes reg1.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551012,
},
"STAT_TX_PACKET_65_127_BYTES_LSB": {"description": "STAT_TX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0728",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 65 - 127 bytes reg0.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551016,
},
"STAT_TX_PACKET_65_127_BYTES_MSB": {"description": "STAT_TX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x072C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 65-127 bytes reg1.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551020,
},
"STAT_TX_PACKET_128_255_BYTES_LSB": {"description": "STAT_TX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0730",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 128-255 bytes reg0.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551024,
},
"STAT_TX_PACKET_128_255_BYTES_MSB": {"description": "STAT_TX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x0734",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 128-255 bytes reg1.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551028,
},
"STAT_TX_PACKET_256_511_BYTES_LSB": {"description": "STAT_TX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0738",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 256-511 bytes reg0.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551032,
},
"STAT_TX_PACKET_256_511_BYTES_MSB": {"description": "STAT_TX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x073C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 256-511 bytes reg1.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551036,
},
"STAT_TX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0740",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 512-1023 bytes reg0.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551040,
},
"STAT_TX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x0744",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 512-1023 bytes reg1.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551044,
},
"STAT_TX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0748",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1024-1518 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551048,
},
"STAT_TX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x074C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1024-1518 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551052,
},
"STAT_TX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0750",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1519-1522 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551056,
},
"STAT_TX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x0754",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes__reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1519-1522 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551060,
},
"STAT_TX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0758",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1523-1548 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551064,
},
"STAT_TX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x075C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1523-1548 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551068,
},
"STAT_TX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0760",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1549-2047 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551072,
},
"STAT_TX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x0764",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1549-2047 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551076,
},
"STAT_TX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0768",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 2048-4095 bytes reg0.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551080,
},
"STAT_TX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x076C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 2048-4095 bytes reg1.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551084,
},
"STAT_TX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0770",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 4096-8191 bytes reg0.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551088,
},
"STAT_TX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x0774",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 4096-8191 bytes reg1.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551092,
},
"STAT_TX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0778",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 8192-9215 bytes reg0.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551096,
},
"STAT_TX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x077C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 8192-9215 bytes reg1.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551100,
},
"STAT_TX_PACKET_LARGE_LSB": {"description": "STAT_TX_PACKET_LARGE_LSB",
"address_offset": "0x0780",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551104,
},
"STAT_TX_PACKET_LARGE_MSB": {"description": "STAT_TX_PACKET_LARGE_MSB",
"address_offset": "0x0784",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551108,
},
"STAT_TX_PACKET_SMALL_LSB": {"description": "STAT_TX_PACKET_SMALL_LSB",
"address_offset": "0x0788",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551112,
},
"STAT_TX_PACKET_SMALL_MSB": {"description": "STAT_TX_PACKET_SMALL_MSB",
"address_offset": "0x078C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551116,
},
"STAT_TX_BAD_FCS_LSB": {"description": "STAT_TX_BAD_FCS_LSB",
"address_offset": "0x07B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx bad fcs reg0.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551160,
},
"STAT_TX_BAD_FCS_MSB": {"description": "STAT_TX_BAD_FCS_MSB",
"address_offset": "0x07BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx bad fcs reg1.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551164,
},
"STAT_TX_UNICAST_LSB": {"description": "STAT_TX_UNICAST_LSB",
"address_offset": "0x07D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551184,
},
"STAT_TX_UNICAST_MSB": {"description": "STAT_TX_UNICAST_MSB",
"address_offset": "0x07D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551188,
},
"STAT_TX_MULTICAST_LSB": {"description": "STAT_TX_MULTICAST_LSB",
"address_offset": "0x07D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551192,
},
"STAT_TX_MULTICAST_MSB": {"description": "STAT_TX_MULTICAST_MSB",
"address_offset": "0x07DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551196,
},
"STAT_TX_BROADCAST_LSB": {"description": "STAT_TX_BROADCAST_LSB",
"address_offset": "0x07E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551200,
},
"STAT_TX_BROADCAST_MSB": {"description": "STAT_TX_BROADCAST_MSB",
"address_offset": "0x07E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551204,
},
"STAT_TX_VLAN_LSB": {"description": "STAT_TX_VLAN_LSB",
"address_offset": "0x07E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551208,
},
"STAT_TX_VLAN_MSB": {"description": "STAT_TX_VLAN_MSB",
"address_offset": "0x07EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551212,
},
"STAT_TX_PAUSE_LSB": {"description": "STAT_TX_PAUSE_LSB",
"address_offset": "0x07F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx pause reg0.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551216,
},
"STAT_TX_PAUSE_MSB": {"description": "STAT_TX_PAUSE_MSB",
"address_offset": "0x07F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx pause reg1.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551220,
},
"STAT_TX_USER_PAUSE_LSB": {"description": "STAT_TX_USER_PAUSE_LSB",
"address_offset": "0x07F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx user pause reg0.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551224,
},
"STAT_TX_USER_PAUSE_MSB": {"description": "STAT_TX_USER_PAUSE_MSB",
"address_offset": "0x07FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx user pause reg1.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551228,
},
"STAT_RX_TOTAL_PACKETS_LSB": {"description": "STAT_RX_TOTAL_PACKETS_LSB",
"address_offset": "0x0808",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total packets reg0.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551240,
},
"STAT_RX_TOTAL_PACKETS_MSB": {"description": "STAT_RX_TOTAL_PACKETS_MSB",
"address_offset": "0x080C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total packets reg1.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551244,
},
"STAT_RX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0810",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good packets reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551248,
},
"STAT_RX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x0814",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good packets reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551252,
},
"STAT_RX_TOTAL_BYTES_LSB": {"description": "STAT_RX_TOTAL_BYTES_LSB",
"address_offset": "0x0818",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total bytes reg0.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551256,
},
"STAT_RX_TOTAL_BYTES_MSB": {"description": "STAT_RX_TOTAL_BYTES_MSB",
"address_offset": "0x081C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total bytes reg1.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551260,
},
"STAT_RX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0820",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good bytes reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551264,
},
"STAT_RX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x0824",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good bytes reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551268,
},
"STAT_RX_PACKET_64_BYTES_LSB": {"description": "STAT_RX_PACKET_64_BYTES_LSB",
"address_offset": "0x0828",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 64 bytes reg0.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551272,
},
"STAT_RX_PACKET_64_BYTES_MSB": {"description": "STAT_RX_PACKET_64_BYTES_MSB",
"address_offset": "0x082C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 64 bytes reg1.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551276,
},
"STAT_RX_PACKET_65_127_BYTES_LSB": {"description": "STAT_RX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0830",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 65-127 bytes reg0.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551280,
},
"STAT_RX_PACKET_65_127_BYTES_MSB": {"description": "STAT_RX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x0834",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 65-127 bytes reg1.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551284,
},
"STAT_RX_PACKET_128_255_BYTES_LSB": {"description": "STAT_RX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0838",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 128-255 bytes reg0.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551288,
},
"STAT_RX_PACKET_128_255_BYTES_MSB": {"description": "STAT_RX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x083C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 128-255 bytes reg1.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551292,
},
"STAT_RX_PACKET_256_511_BYTES_LSB": {"description": "STAT_RX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0840",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 256-511 bytes reg0.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551296,
},
"STAT_RX_PACKET_256_511_BYTES_MSB": {"description": "STAT_RX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x0844",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 256-511 bytes reg1.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551300,
},
"STAT_RX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0848",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 512-1023 bytes reg0.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551304,
},
"STAT_RX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x084C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 512-1023 bytes reg1.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551308,
},
"STAT_RX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0850",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1024-1518 bytes reg0.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551312,
},
"STAT_RX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x0854",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1024-1518 bytes reg1.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551316,
},
"STAT_RX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0858",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1519-1522 bytes reg0.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551320,
},
"STAT_RX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x085C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1519-1522 bytes reg1.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551324,
},
"STAT_RX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0860",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1523-1548 bytes reg0.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551328,
},
"STAT_RX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x0864",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1523-1548 bytes reg1.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551332,
},
"STAT_RX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0868",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1549-2047 bytes reg0.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551336,
},
"STAT_RX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x086C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1549-2047 bytes reg1.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551340,
},
"STAT_RX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0870",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 2048-4095 bytes reg0.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551344,
},
"STAT_RX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x0874",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 2048-4095 bytes reg1.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551348,
},
"STAT_RX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0878",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 4096-8191 bytes reg0.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551352,
},
"STAT_RX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x087C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 4096-8191 bytes reg1.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551356,
},
"STAT_RX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0880",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 8192-9215 bytes reg0.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551360,
},
"STAT_RX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x0884",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 8192-9215 bytes reg1.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551364,
},
"STAT_RX_PACKET_LARGE_LSB": {"description": "STAT_RX_PACKET_LARGE_LSB",
"address_offset": "0x0888",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551368,
},
"STAT_RX_PACKET_LARGE_MSB": {"description": "STAT_RX_PACKET_LARGE_MSB",
"address_offset": "0x088C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551372,
},
"STAT_RX_PACKET_SMALL_LSB": {"description": "STAT_RX_PACKET_SMALL_LSB",
"address_offset": "0x0890",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551376,
},
"STAT_RX_PACKET_SMALL_MSB": {"description": "STAT_RX_PACKET_SMALL_MSB",
"address_offset": "0x0894",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551380,
},
"STAT_RX_UNDERSIZE_LSB": {"description": "STAT_RX_UNDERSIZE_LSB",
"address_offset": "0x0898",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx undersize reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551384,
},
"STAT_RX_UNDERSIZE_MSB": {"description": "STAT_RX_UNDERSIZE_MSB",
"address_offset": "0x089C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx undersize reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551388,
},
"STAT_RX_FRAGMENT_LSB": {"description": "STAT_RX_FRAGMENT_LSB",
"address_offset": "0x8A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx fragment reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551392,
},
"STAT_RX_FRAGMENT_MSB": {"description": "STAT_RX_FRAGMENT_MSB",
"address_offset": "0x8A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx fragment reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551396,
},
"STAT_RX_OVERSIZE_LSB": {"description": "STAT_RX_OVERSIZE_LSB",
"address_offset": "0x08A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx oversize reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551400,
},
"STAT_RX_OVERSIZE_MSB": {"description": "STAT_RX_OVERSIZE_MSB",
"address_offset": "0x08AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx oversize reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551404,
},
"STAT_RX_TOOLONG_LSB": {"description": "STAT_RX_TOOLONG_LSB",
"address_offset": "0x08B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx toolong reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551408,
},
"STAT_RX_TOOLONG_MSB": {"description": "STAT_RX_TOOLONG_MSB",
"address_offset": "0x08B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx toolong reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551412,
},
"STAT_RX_JABBER_LSB": {"description": "STAT_RX_JABBER_LSB",
"address_offset": "0x08B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx jabber reg0.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551416,
},
"STAT_RX_JABBER_MSB": {"description": "STAT_RX_JABBER_MSB",
"address_offset": "0x08BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx jabber reg1.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551420,
},
"STAT_RX_BAD_FCS_LSB": {"description": "STAT_RX_BAD_FCS_LSB",
"address_offset": "0x08C0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad fcs reg0.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551424,
},
"STAT_RX_BAD_FCS_MSB": {"description": "STAT_RX_BAD_FCS_MSB",
"address_offset": "0x08C4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad fcs reg1.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551428,
},
"STAT_RX_PACKET_BAD_FCS_LSB": {"description": "STAT_RX_PACKET_BAD_FCS_LSB",
"address_offset": "0x08C8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet bad fcs reg0.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551432,
},
"STAT_RX_PACKET_BAD_FCS_MSB": {"description": "STAT_RX_PACKET_BAD_FCS_MSB",
"address_offset": "0x08CC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet bad fcs reg1.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551436,
},
"STAT_RX_STOMPED_FCS_LSB": {"description": "STAT_RX_STOMPED_FCS_LSB",
"address_offset": "0x08D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx stomped fcs reg0.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551440,
},
"STAT_RX_STOMPED_FCS_MSB": {"description": "STAT_RX_STOMPED_FCS_MSB",
"address_offset": "0x08D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx stomped fcs reg1.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551444,
},
"STAT_RX_UNICAST_LSB": {"description": "STAT_RX_UNICAST_LSB",
"address_offset": "0x08D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551448,
},
"STAT_RX_UNICAST_MSB": {"description": "STAT_RX_UNICAST_MSB",
"address_offset": "0x08DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551452,
},
"STAT_RX_MULTICAST_LSB": {"description": "STAT_RX_MULTICAST_LSB",
"address_offset": "0x08E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551456,
},
"STAT_RX_MULTICAST_MSB": {"description": "STAT_RX_MULTICAST_MSB",
"address_offset": "0x08E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551460,
},
"STAT_RX_BROADCAST_LSB": {"description": "STAT_RX_BROADCAST_LSB",
"address_offset": "0x08E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551464,
},
"STAT_RX_BROADCAST_MSB": {"description": "STAT_RX_BROADCAST_MSB",
"address_offset": "0x08EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551468,
},
"STAT_RX_VLAN_LSB": {"description": "STAT_RX_VLAN_LSB",
"address_offset": "0x08F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551472,
},
"STAT_RX_VLAN_MSB": {"description": "STAT_RX_VLAN_MSB",
"address_offset": "0x08F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551476,
},
"STAT_RX_PAUSE_LSB": {"description": "STAT_RX_PAUSE_LSB",
"address_offset": "0x08F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx pause reg0.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551480,
},
"STAT_RX_PAUSE_MSB": {"description": "STAT_RX_PAUSE_MSB",
"address_offset": "0x08FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx pause reg1.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551484,
},
"STAT_RX_USER_PAUSE_LSB": {"description": "STAT_RX_USER_PAUSE_LSB",
"address_offset": "0x0900",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx user pause reg0.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551488,
},
"STAT_RX_USER_PAUSE_MSB": {"description": "STAT_RX_USER_PAUSE_MSB",
"address_offset": "0x0904",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx user pause reg1.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551492,
},
"STAT_RX_INRANGEERR_LSB": {"description": "STAT_RX_INRANGEERR_LSB",
"address_offset": "0x0908",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx inrangeerr reg0.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551496,
},
"STAT_RX_INRANGEERR_MSB": {"description": "STAT_RX_INRANGEERR_MSB",
"address_offset": "0x090C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx inrangeerr reg1.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551500,
},
"STAT_RX_TRUNCATED_LSB": {"description": "STAT_RX_TRUNCATED_LSB",
"address_offset": "0x0910",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx truncated reg0.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551504,
},
"STAT_RX_TRUNCATED_MSB": {"description": "STAT_RX_TRUNCATED_MSB",
"address_offset": "0x0914",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx truncated reg1.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551508,
},
"STAT_RX_TEST_PATTERN_MISMATCH_LSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_LSB",
"address_offset": "0x0918",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx test pattern mismatch reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551512,
},
"STAT_RX_TEST_PATTERN_MISMATCH_MSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_MSB",
"address_offset": "0x091C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx test pattern mismatch reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551516,
},
"STAT_FEC_INC_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_LSB",
"address_offset": "0x0920",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551520,
},
"STAT_FEC_INC_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_MSB",
"address_offset": "0x0924",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551524,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_LSB",
"address_offset": "0x0928",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc cant correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551528,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_MSB",
"address_offset": "0x092C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc cant correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551532,
},
"STAT_TX_MM_STATUS_LSB": {"description": "STAT_TX_MM_STATUS_LSB",
"address_offset": "0x0980",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551616,
},
"STAT_TX_MM_STATUS_MSB": {"description": "STAT_TX_MM_STATUS_MSB",
"address_offset": "0x0984",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551620,
},
"STAT_TX_MM_FRAGMENT_LSB": {"description": "STAT_TX_MM_FRAGMENT_LSB",
"address_offset": "0x0988",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551624,
},
"STAT_TX_MM_FRAGMENT_MSB": {"description": "STAT_TX_MM_FRAGMENT_MSB",
"address_offset": "0x098C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551628,
},
"STAT_TX_MM_HOLD_LSB": {"description": "STAT_TX_MM_HOLD_LSB",
"address_offset": "0x0990",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551632,
},
"STAT_TX_MM_HOLD_MSB": {"description": "STAT_TX_MM_HOLD_MSB",
"address_offset": "0x0994",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551636,
},
"STAT_RX_MM_ASSEMBLY_ERROR_LSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_LSB",
"address_offset": "0x0998",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551640,
},
"STAT_RX_MM_ASSEMBLY_ERROR_MSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_MSB",
"address_offset": "0x099C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551644,
},
"STAT_RX_MM_FRAME_SMD_ERROR_LSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_LSB",
"address_offset": "0x09A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551648,
},
"STAT_RX_MM_FRAME_SMD_ERROR_MSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_MSB",
"address_offset": "0x09A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551652,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB",
"address_offset": "0x09A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551656,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB",
"address_offset": "0x09AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551660,
},
"STAT_RX_MM_FRAGMENT_LSB": {"description": "STAT_RX_MM_FRAGMENT_LSB",
"address_offset": "0x09B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551664,
},
"STAT_RX_MM_FRAGMENT_MSB": {"description": "STAT_RX_MM_FRAGMENT_MSB",
"address_offset": "0x09B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551668,
},
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.355
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.382
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2], Result: [null, {"xxv_ethernet_0_s_axi_0": {"name": "xxv_ethernet_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "s_axi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xxv_ethernet_0_s_axi_1": {"name": "xxv_ethernet_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "s_axi_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.383
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.384
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.384
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.385
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.385
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.386
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.386
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.387
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.388
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_FREQ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.389
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.390
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.391
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.391
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.550
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3], Result: [null, {"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"xxv_ethernet_0": {"GT_RESET_REG": {"description": "GT_RESET_REG",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_gt_reset_all": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt reset all.
  0 - Normal operation
  1 - Reset the GT
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_rx_reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt rx reset.
  0 - Normal operation
  1 - Reset the GT receiver
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_tx_reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt tx reset.
  0 - Normal operation
  1 - Reset the GT transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"RESET_REG": {"description": "RESET_REG",
"address_offset": "0x0004",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"rx_serdes_reset": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx serdes reset.
  0 - Normal operation
  1 - Reset the Receiver serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_serdes_reset": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "tx serdes reset.
  0 - Normal operation
  1 - Reset the transmitter serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"rx_reset": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "rx reset.
  0 - Normal operation
  1 - Reset the receiver 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_reset": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "tx_reset.
  0 - Normal operation
  1 - Reset the transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MODE_REG": {"description": "MODE_REG",
"address_offset": "0x0008",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg_mode_sel": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg mode sel.
  1 - tick_reg is used to read the statistics counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_local_loopback": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "ctl local loopback.
  0 - Normal operation
  1 - places the transceiver into the PMA loopback state. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"CONFIGURATION_TX_REG1": {"description": "CONFIGURATION_TX_REG1",
"address_offset": "0x000C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx enable.
  0 - only IDLEs are transmitted by the core.
  1 - Enables the transmission of data. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_fcs_ins_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx fcs ins enable.
  0 - the core does not add FCS to packet.
  1 - the core calculates and adds the FCS to the packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ignore fcs.
  0 - A packet with bad FCS is being transmitted, it is not binned as good.
  1 - A packet with bad FCS is binned as good.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send lfi.
  0 - Normal operation
  1 - Transmit Local Fault Indication (LFI) code word. Takes precedence over Remote Fault Indication (RFI).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_rfi": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send rfi.
  0 - Normal operation
  1 - the TX path transmits only RFI code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_idle": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send idle.
  0 - Normal operation
  1 - The TX path only transmits Idle code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ipg_value": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "4",
"desc": "ctl tx ipg value.
  This signal can be optionally present.
  The ctl_tx_ipg_value defines the target average minimum Inter Packet Gap (IPG, in bytes) inserted between AXI4-Stream packets.
  Valid values are 8 to 12.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core. A value of 1 enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_enable": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern enable.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_select": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_data_pattern_select": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx data pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_tx_custom_preamble_enable.
  0 - Normal operation
  1 - When it is set, the use of tx_preamblein as a custom preamble instead of inserting a standard preamble. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"CONFIGURATION_RX_REG1": {"description": "CONFIGURATION_RX_REG1",
"address_offset": "0x0014",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable.
  0 - The RX completes the reception of the current packet (if any), it stops receiving packets by keeping the PCS from decoding incoming data.
  1 - Normal operation 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_delete_fcs": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx delete fcs.
  0 - the core does not remove the FCS of the incoming packet.
  1 - the core deletes the FCS to the received packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx ignore fcs.
  0 - A packet received with an FCS error is sent with the rx_axis_tuser pin asserted during the last transfer (rx_axis_tlast sampled 1).
  1 - The core does not flag an FCS error at the AXI4-Stream interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_process_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx process lfi.
  0 - the RX core ignores LF control codes coming in from the transceiver. 
  1 - the RX core expects and processes LF control codes coming in from the transceiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sfd": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sfd.
  0 - Normal operation
  1 - this input causes the MAC to check the Start of Frame Delimiter of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_preamble": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check preamble.
  0 - Normal operation
  1 - this input causes the MAC to check the preamble of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_force_resync": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx force resync.
  0 - Normal operation
  1 - forces the reset operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern checking enable for the RX core.
  0 - Normal operation
  1 - Enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern_enable": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern enable for the RX core.
  0 - Normal operation
  1 - Enables test mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_data_pattern_select": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Data pattern select for RX core.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_rx_custom_preamble_enable.
  0 - Normal operation
  1 - This signal causes the side band of a packet presented on the AXI4-Stream to be the preamble as it appears on the line. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"CONFIGURATION_RX_MTU": {"description": "CONFIGURATION_RX_MTU",
"address_offset": "0x0018",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_min_packet_len": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "ctl rx min packet len.
  Any packet shorter than this value is considered to be undersized.
  If a packet has a size less than this value, the rx_axis_tuser signal is asserted during the rx_axis_tlast asserted cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_max_packet_len": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "15",
"desc": "ctl rx max packet len.
  Any packet longer than this value is considered to be oversized.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549208,
},
"CONFIGURATION_VL_LENGTH_REG": {"description": "CONFIGURATION_VL_LENGTH_REG",
"address_offset": "0x001C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_vl_length_minus1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx vl length minus1.
  Normally set to 20479 (decimal). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_vl_length_minus1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx vl length minus1.
  Normally set to 20,479 (4FFF hex). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549212,
},
"CONFIGURATION_TSN_REG": {"description": "CONFIGURATION_TSN_REG",
"address_offset": "0x019C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_en_preempt": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl en preempt.
  1 - It allows preemption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_hold_request": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl hold request.
  1 - preempt traffic is withheld.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_disable_verify": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl disable verify.
  1 - It inhibits the verification process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_verify": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart verify.
  A 0-to-1 transition will trigger Verification if ctl_disable_verify = 1’b0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_addfrag_size": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl addfrag size.
  Fragment size remaining to enable pre-emption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_time": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "ctl verify time.
  Verification time-out value in milliseconds.
  Integer range 1-128.
  Default is 1 ms.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_limit": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "ctl verify limit.
  Number of times core attempts Verification.
  Integer range 1-15.
  Default is 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549596,
},
"TICK_REG": {"description": "TICK_REG",
"address_offset": "0x0020",
"access": "write-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549216,
},
"CONFIGURATION_REVISION_REG": {"description": "CONFIGURATION_REVISION_REG",
"address_offset": "0x0024",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"major_rev": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "major revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"minor_rev": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "minor revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"patch_rev": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "patch revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549220,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_LSB",
"address_offset": "0x0028",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_MSB",
"address_offset": "0x002C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_LSB",
"address_offset": "0x0030",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_MSB",
"address_offset": "0x0034",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"CONFIGURATION_1588_REG": {"description": "CONFIGURATION_1588_REG",
"address_offset": "0x013C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ptp_1step_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ptp 1step enable.
  1 - this bit enables 1-step operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_ptp_transpclk_mode": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl ptp transpclk mode
  1 - This input places the timestamping logic into transparent clock mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ptp_latency_adjust": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "11",
"desc": "ctl tx ptp latency adjust.
  This bus can be used to adjust the 1-step TX timestamp with respect to the 2-step timestamp.
  The units of bits [10:3] are nanoseconds and bits [2:0] are fractional nanoseconds.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_lat_adj_enb": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx lat adj enb.
  1 - The delay computation on the TX path takes into account the value provided by the ctl_tx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_lat_adj_enb": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx lat adj enb
  1 - The delay computation on the RX path takes into account the value provided by the ctl_rx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx timstamp adj enb.
  1 - The delay computation on the TX path takes into account the value obtained from the GT DRP read for latency of the TX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx timstamp adj enb.
  1 - The delay computation on the RX path takes into account the value obtained from the GT DRP read for latency of the RX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_core_speed": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl core speed.
  This signal indicates the speed with which the core is working.
  0 - 25G
  1 - 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549500,
},
"CONFIGURATION_TX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0040",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "TX pause enable signal.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
  This signal gates transmission of pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549248,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1",
"address_offset": "0x0044",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer0.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer1.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2",
"address_offset": "0x0048",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer2.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refres_timer3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer3.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549256,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3",
"address_offset": "0x004C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer4.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer5.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549260,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4",
"address_offset": "0x0050",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer6.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer7.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5",
"address_offset": "0x0054",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer8.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1",
"address_offset": "0x0058",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta0.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta1.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2",
"address_offset": "0x005C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta2.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta3.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3",
"address_offset": "0x0060",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta4.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta5.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4",
"address_offset": "0x0064",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta6.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta7.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5",
"address_offset": "0x0068",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta8.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x006C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype ppp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode ppp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x0070",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype gpp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode gpp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB",
"address_offset": "0x0074",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB",
"address_offset": "0x0078",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB",
"address_offset": "0x007C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB",
"address_offset": "0x0080",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB",
"address_offset": "0x0084",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB",
"address_offset": "0x0088",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB",
"address_offset": "0x008C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB",
"address_offset": "0x0090",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0094",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "Rx pause enable.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_forward_control": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx forward control.
  0 - causes core to drop control packets.
  1 - Indicates that the core forwards control packets. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gcp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gcp.
  1 - Enables global control packet processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_pcp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable pcp.
  1 - Enables priority control packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gpp.
  1 - Enables global pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_ppp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable ppp.
  1 - Enables priority pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ack": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ack.
  0 - ctl_rx_pause_ack[8:0] is not used.
  1 - the core uses the ctl_rx_pause_ack[8:0] bus for pause processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG2": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG2",
"address_offset": "0x0098",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_check_mcast_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gcp.
  0 - Normal operation
  1 - Enables global control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gcp": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gcp.
  0 - Normal operation
  1 - Enables global control unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gcp": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gcp.
  0 - Normal operation
  1 - Enables global control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gcp": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gcp.
  0 - Normal operation
  1 - Enables global control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gcp": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gcp.
  0 - Normal operation
  1 - Enables global control opcodeprocessing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_pcp": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast pcp.
  0 - Normal operation
  1 - Enables priority control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_pcp": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast pcp.
  0 - Normal operation
  1 - Enables priority control unicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_pcp": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa pcp.
  0 - Normal operation
  1 - Enables priority control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_pcp": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype pcp.
  0 - Normal operation
  1 - Enables priority control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_pcp": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode pcp.
  0 - Normal operation
  1 - Enables priority control opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_gpp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gpp.
  0 - Normal operation
  1 - Enables global pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gpp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gpp.
  0 - Normal operation
  1 - Enables global pause unicast destination address processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gpp.
  0 - Normal operation
  1 - Enables global pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gpp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gpp.
  0 - Normal operation
  1 - Enables global pause ethertype processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gpp": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gpp.
  0 - Normal operation
  1 - Enables global pause opcode processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_ppp": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast ppp.
  0 - Normal operation
  1 - Enables priority pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast ppp.
  0 - Normal operation
  1 - Enables priority pause unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_ppp": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa ppp.
  0 - Normal operation
  1 - Enables priority pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_ppp": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype ppp.
  0 - Normal operation
  1 - Enables priority pause ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_ppp": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode ppp.
  0 - Normal operation
  1 - Enables priority pause opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x009C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype ppp.
  Ethertype field for priority pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode ppp.
  Priority pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549340,
},
"CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x00A0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gpp.
  Ethertype field for global pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode gpp.
  Global pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG",
"address_offset": "0x00A4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gcp.
  Ethertype field for global control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_etype_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype pcp.
  Ethertype field for priority control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG",
"address_offset": "0x00A8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_pcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min pcp.
  Minimum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max pcp.
  Maximum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG",
"address_offset": "0x00AC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min gcp.
  Minimum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_gcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max gcp.
  Maximum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB",
"address_offset": "0x00B0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB",
"address_offset": "0x00B4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB",
"address_offset": "0x00B8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB",
"address_offset": "0x00BC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB",
"address_offset": "0x00C0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB",
"address_offset": "0x00C4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"CONFIGURATION_RSFEC_REG": {"description": "CONFIGURATION_RSFEC_REG",
"address_offset": "0x00D0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rsfec_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec enable.
  0 - Normal operation
  1 - Enable RS-FEC function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_consortium_25g": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec consortium 25g.
  This signal switches between IEEE Clause 108 and 25G Ethernet Consortium modes.
  0 - IEEE 802.3by mode.
  1 - 25G Consortium specification mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_indication": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable indication.
  0 - Bypass the error indication function (see IEEE Std 802.3by section 91.5.3.3).
  1 - Decoder indicates errors to the PCS sublayer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_correction": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable correction.
  0 - Decoder performs error detection without error correction (see IEEE 802.3by Clause 91.5.3.3).
  1 - Decoder also performs error correction.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_ieee_error_indication_mode": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec ieee error indication mode.
  0 - If ctl_rx_rsfec_enable_correction and ctl_rx_rsfec_enable_indication are set to zero, the RS decoder is bypassed.
  1 - Core conforms to the IEEE RS-FEC specification.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"CONFIGURATION_FEC_REG": {"description": "CONFIGURATION_FEC_REG",
"address_offset": "0x00D4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_fec_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec rx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC decoding of the received data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_tx_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec tx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC encoding on the transmitted data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_enable_error_to_pcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec enable error to pcs.
  0 - Normal operation
  1 - Clause 74 FEC enable error to PCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"CONFIGURATION_AN_CONTROL_REG1": {"description": "CONFIGURATION_AN_CONTROL_REG1",
"address_offset": "0x00E0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_autoneg_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg enable.
  0 - Normal operation
  1 - Enable signal for auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_autoneg_bypass": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg bypass.
  0 - Normal operation
  1 - Auto-negotiation is turned off, but the PCS is connected to the output to allow operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_nonce_seed": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "8",
"desc": "ctl an nonce seed.
  8-bit seed to initialize the nonce field Polynomial generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_pseudo_sel": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pseudo sel.
  Selects the polynomial generator  for the bit 49 random bit generator.
  0 - The polynomial is x7+x3+1.
  1 - The polynomial is x7+x6+1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_negotiation": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart negotiation.
  This input is used to trigger a restart of the auto-negotiation, regardless of what state the circuit is currently in.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_local_fault": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an local fault.
  This input signal is used to set the local_fault bit of the transmit link codeword.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"CONFIGURATION_AN_CONTROL_REG2": {"description": "CONFIGURATION_AN_CONTROL_REG2",
"address_offset": "0x00E4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_pause": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pause.
  This is used to set the PAUSE bit, (C0), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_asmdir": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an asmdir.
  This is used to set the ASMDIR bit, (C1), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_10g_request": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 10g request.
  This signal is used to signal the link partner that the local station is requesting clause 74 FEC on the 10Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_ability_override": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec ability override.
  1 - Then the FEC ability bit in the transmit link codeword is cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_request": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec request.
  This bit is used to request clause 91 FEC.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_ability": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec ability.
  This bit is used to indicate clause 91 FEC ability.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_rs_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g rs request.
  This signal is used to signal the link partner that the local station is requesting rs FEC (clause 91 or 108) on the 25Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_baser_request": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g baser request.
  Indicates the baser FEC request.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"CONFIGURATION_AN_ABILITY": {"description": "CONFIGURATION_AN_ABILITY",
"address_offset": "0x00F8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_ability_1000base_kx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 1000base kx.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kx4": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kx4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kr.  
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_kr4": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_cr4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr10": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_an_ability_100gbase_cr10. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kp4": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kp4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kr4": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr4": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr_s": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr s.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_kr1": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase kr1.
   0 - Indicates that the interface advertises that it doesn't supports the protocol.
   1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_cr1": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase cr1.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_kr2": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase kr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_cr2": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase cr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549432,
},
"CONFIGURATION_LT_CONTROL_REG1": {"description": "CONFIGURATION_LT_CONTROL_REG1",
"address_offset": "0x0100",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_training_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt training enable.
  0 - When link training is disabled, all PCS lanes function in mission mode.
  1 - Enabled link training 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_restart_training": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt restart training.
  0 - Normal operation
  1 - This signal triggers a restart of link training regardless of the current state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549440,
},
"CONFIGURATION_LT_TRAINED_REG": {"description": "CONFIGURATION_LT_TRAINED_REG",
"address_offset": "0x0104",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_rx_trained": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt rx trained.
  1 - Indicates that the receiver finite impulse response (FIR) filter coefficients have all been set, and that the receiver portion of training is complete. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549444,
},
"CONFIGURATION_LT_PRESET_REG": {"description": "CONFIGURATION_LT_PRESET_REG",
"address_offset": "0x0108",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_preset_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt preset to tx.
  0 - Normal operation. Doesn't set any value the preset bit.
  1 - set the value of the preset bit that is transmitted to the link partner in the control block of the training frame. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549448,
},
"CONFIGURATION_LT_INIT_REG": {"description": "CONFIGURATION_LT_INIT_REG",
"address_offset": "0x010C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_initialize_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt initialize to tx.
  To set the value of the initialize bit that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549452,
},
"CONFIGURATION_LT_SEED_REG0": {"description": "CONFIGURATION_LT_SEED_REG0",
"address_offset": "0x0110",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_pseudo_seed0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "11",
"desc": "ctl lt pseudo seed0.
  This 11-bit signal seeds the training pattern generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549456,
},
"CONFIGURATION_LT_COEFFICIENT_REG0": {"description": "CONFIGURATION_LT_COEFFICIENT_REG0",
"address_offset": "0x0130",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_k_p1_to_tx0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k0_to_tx0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "ctl ltk0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k_m1_to_tx0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k m1 to tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update field that  is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_p1_to_tx0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat0_to_tx0": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_m1_to_tx0": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "ctl_lt_stat_m1_to_tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update status  that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549488,
},
"USER_REG_0": {"description": "USER_REG_0",
"address_offset": "0x0134",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"user_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "user register0.
  User-defined signal from the AXI4-Reg map user_reg0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549492,
},
"SWITCH_CORE_SPEED_REG": {"description": "SWITCH_CORE_SPEED_REG",
"address_offset": "0x0138",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"axi_ctl_core_mode_switch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "axi ctl core mode switch.
  0 - Normal operation
  1 - Enables the mode switch line rate from 10G and 25G and vice versa.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549496,
},
"TX_CONFIGURATION_1588_REG": {"description": "TX_CONFIGURATION_1588_REG",
"address_offset": "0x0140",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx latency
  This is the static latency of the TX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549504,
},
"RX_CONFIGURATION_1588_REG": {"description": "RX_CONFIGURATION_1588_REG",
"address_offset": "0x0144",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx latency
  This is the static latency of the RX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549508,
},
"STAT_TX_STATUS_REG1": {"description": "STAT_TX_STATUS_REG1",
"address_offset": "0x0400",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_local_fault": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx local fault.
  0 - Normal operation
  1 - Indicates the receive decoder state machine is in the TX_INIT state. This output is level sensitive. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_ovf_1h_r_out": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo ovf 1h r out.
  TX FIFO overflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_unf_1h_r_out": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo unf 1h r out.
  TX FIFO underflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_bad_parity": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx bad parity.
  Increment on any clock cycle where the  user-generated parity is calculated as  incorrect by the Tx parity checking logic.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550208,
},
"STAT_RX_STATUS_REG1": {"description": "STAT_RX_STATUS_REG1",
"address_offset": "0x0404",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_hi_ber": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx hi ber.
  High Bit Error Rate Indicator.
  1 - the BER is too high as defined by IEEE Std. 802.3. Corresponds to MDIO register bit 3.32.1 as defined in Clause 49.2.14.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_remote_fault": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx remote fault.
   0 - Remote fault condition does not exist.
   1 - It indicates a remote fault condition was detected. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_local_fault": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx local fault.
  1 - indicates the receive decoder state machine is in the RX_INIT state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_internal_local_fault": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx internal local fault.
  1 - when an internal local fault is generated due to test pattern generation or high bit error rate. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_received_local_fault": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx received local fault.
  0 - Normal operation
  1 - when enough local fault words are received from the link partner to trigger a fault condition as specified by the IEEE fault state machine.
      Remains High as long as the fault condition persists.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_preamble": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad preamble.
  0 - Indicates that an invalid preamble was not received.
  1 - Indicates that an invalid preamble was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_sfd": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad sfd.
  Increment bad SFD.
  0 - Indicates that an invalid SFD was not received.
  1 - Indicates that an invalid SFD was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_got_signal_os": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx got signal os.
  Signal OS indication.
  1 - It indicates that a signal OS word was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550212,
},
"STAT_STATUS_REG1": {"description": "STAT_STATUS_REG1",
"address_offset": "0x0408",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_fifo_error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx fifo error.
  Transmit clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_read_error": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo read error.
  Transmit PTP FIFO read error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_write_error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo write error.
  Transmit PTP FIFO write error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag write. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_fifo_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx fifo error.
  Receive clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550216,
},
"STAT_RX_BLOCK_LOCK_REG": {"description": "STAT_RX_BLOCK_LOCK_REG",
"address_offset": "0x040C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_block_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx block lock
  Block lock status.
  1 - Indicates that block lock is achieved as defined in Clause 49.2.14 and MDIO register 3.32.0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550220,
},
"STAT_RX_RSFEC_STATUS_REG": {"description": "STAT_RX_RSFEC_STATUS_REG",
"address_offset": "0x043C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec lane alignment status.
  1 - Indicates that the RX RS-FEC block has achieved alignment on the data from the transceiver. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_rsfec_hi_ser": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec hi ser.
  Indicates high symbol error.
  1 - If the number of RS-FEC symbol errors in a window of 8192 codewords exceeds the threshold of 417.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550268,
},
"STAT_RX_FEC_STATUS_REG": {"description": "STAT_RX_FEC_STATUS_REG",
"address_offset": "0x0448",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_rx_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec rx lock.
  1 - while the ctl_fec_rx_enable is asserted when the FEC decoder detects the frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_fec_lock_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec lock error.
  1 - If the FEC decoder has been unable to detect the frame boundary after about 5 ms. It is cleared when the frame boundary is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550280,
},
"STAT_TX_RSFEC_STATUS_REG": {"description": "STAT_TX_RSFEC_STATUS_REG",
"address_offset": "0x044C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx rsfec lane alignment status.
  1 - Indicates that the TX RS-FEC block has achieved alignment on the incoming PCS data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550284,
},
"STAT_TSN_REG": {"description": "STAT_TSN_REG",
"address_offset": "0x049C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_verify": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat tx mm verify.
  Indicates verification status.
  0 - Indicates that verification is complete.
  1 - Indicates that verification is successful.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550364,
},
"STAT_TX_FLOW_CONTROL_REG1": {"description": "STAT_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0450",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_valid": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat tx pause valid.
  If a bit of this bus is set to 1, the core has transmitted a pause packet. If bit[8] is set to 1, a global pause packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550288,
},
"STAT_RX_FLOW_CONTROL_REG1": {"description": "STAT_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0454",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_req": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause req.
  Pause request signal.
  When the RX receives a valid pause frame, it sets the corresponding bit of this bus to a 1 and keep it at 1 until the pause packet has been processed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_pause_valid": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause valid.
  This bus indicates that a pause packet was received and the associated quanta on the stat_rx_pause_quanta[8:0][15:0] bus is valid and must be used for pause processing. If an 802.3x Ethernet MAC Pause packet is received, bit[8] is set to 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550292,
},
"STAT_AN_STATUS": {"description": "STAT_AN_STATUS",
"address_offset": "0x0458",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_fec_enable": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an fec enable.
  Used to enable the use of clause 74 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rs_fec_enable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rs fec enable.
  Used to enable the use of clause 91 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_autoneg_complete": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an autoneg complete.
  1 - Indicates the auto-negotiation is complete and rx link status from the PCS has been received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_parallel_detection_fault": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an parallel detection fault.
  1 - Indicated a parallel detection fault during auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_tx_pause_enable": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an tx pause enable.
  1 - Enable station-to-station (global) pause packet generation in the transmit path to control data flow in the receive path.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rx_pause_enable": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rx pause enable.
  1 - Enable station-to-station (global) pause packet interpretation in the receive path, in order to control data flow from the transmitter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_valid": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability valid.
  1 - Indicates when all of the link partner advertisements become valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_autoneg_able": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp autoneg able.
  1 - Indicates that the link partner is able to perform auto-negotiation.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_pause": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp pause.
  1 - Indicates the advertised value of the PAUSE bit, (C0), in the receive link codeword from the link partner.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_asm_dir": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp asm dir.
  1 - Indicates the advertised value of the ASMDIR bit, (C1), in the receive link codeword from the link partner.
      It becomes valid when the output signal  stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_rf": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp rf.
  1 - Indicates link partner remote fault.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_ability": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g ability.
  1 - Indicates the clause 74 FEC ability associated with 10Gb/s lane protocols that is being advertised by the link partner.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_request": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g request.
  1 - Indicates that the link partner is requesting that the clause 74 FEC be used on the 10Gb/s lane protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_extended_ability_valid": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp extended ability valid.
  1 - It indicates that the detected extended abilities are valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_extended_fec": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "4",
"desc": "stat an lp ability extended fec.
  Indicates the extended FEC abilities as defined in Schedule 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_rs_request": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g rs request.
  1 - Indicates that the link partner is requesting the clause 91 (or 108) rs FEC be used for the 25gb/s lane protocols. 
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_baser_request": {"access": "read-only",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g baser request.
  1 - Indicates that the link partner is requesting the clause 74 FEC be used for the 25Gb/s lane base-r protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550296,
},
"STAT_AN_ABILITY": {"description": "STAT_AN_ABILITY",
"address_offset": "0x045C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_lp_ability_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 1000base kx.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kx4": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kx4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kr": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_kr4": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_cr4": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr10": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr10.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kp4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kp4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kr4": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr_s.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_kr1": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase kr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_cr1": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase cr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_kr2": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase kr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_cr2": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase cr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550300,
},
"STAT_AN_LINK_CTL": {"description": "STAT_AN_LINK_CTL",
"address_offset": "0x0460",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_link_cntl_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 1000base kx.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kx4": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kx4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_kr4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr10": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr10.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kp4": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kp4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kr4": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr4": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr_s.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_kr1": {"access": "read-only",
"bit_offset": "22",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase kr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_cr1": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase cr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_kr2": {"access": "read-only",
"bit_offset": "26",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase kr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_cr2": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase cr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550304,
},
"STAT_LT_STATUS_REG1": {"description": "STAT_LT_STATUS_REG1",
"address_offset": "0x0464",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_initialize_from_rx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt initialize from rx.
  This signal reflects the value of the initialize control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_preset_from_rx": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt preset from rx.
  This signal reflects the value of the preset control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550308,
},
"STAT_LT_STATUS_REG2": {"description": "STAT_LT_STATUS_REG2",
"address_offset": "0x0468",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_training": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training.
  1 - Indicates when the respective link training state machine is performing link training.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_frame_lock": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt frame lock.
  1 - Asserted when link training has begun.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550312,
},
"STAT_LT_STATUS_REG3": {"description": "STAT_LT_STATUS_REG3",
"address_offset": "0x046C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_signal_detect": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt signal detect.
  1 - Indicates when the respective link training state machine has entered the SEND_DATA state, in which normal PCS operation can resume.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_training_fail": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training fail.
  1 - Asserted during link training if the corresponding link training state machine detects a time-out during the training period.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550316,
},
"STAT_LT_STATUS_REG4": {"description": "STAT_LT_STATUS_REG4",
"address_offset": "0x0470",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_rx_sof": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt rx sof.
  1 - For 1 RX SerDes clock cycle to indicate the start of the link training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550320,
},
"STAT_LT_COEFFICIENT0_REG": {"description": "STAT_LT_COEFFICIENT0_REG",
"address_offset": "0x0474",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_k_p1_from_rx0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k p1 from rx0.
  This 2-bit field indicates the update control bits for the k+1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k0_from_rx0": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k0 from rx0.
  This 2-bit field indicates the update control bits for the k0 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k_m1_from_rx0": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k m1 from rx0.
  This 2-bit field indicates the update control bits for the k-1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_p1_from_rx0": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat p1 from rx0.
  This 2-bit field indicates the update status bits for the k+1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat0_from_rx0": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat0 from rx0.
  This 2-bit field indicates the update status bits for the k0 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_m1_from_rx0": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat m1 from rx0.
  This 2-bit field indicates the update status bits for the k-1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550324,
},
"STAT_RX_VALID_CTRL_CODE": {"description": "STAT_RX_VALID_CTRL_CODE",
"address_offset": "0x0494",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_valid_ctrl_code": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx valid ctrl code.
  1 - Indicates that a PCS block with a valid control code was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550356,
},
"STAT_CORE_SPEED_REG": {"description": "STAT_CORE_SPEED_REG",
"address_offset": "0x0498",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_core_speed": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat core speed.
  0 - Standalone 25G
  1 - Standalone 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"runtime_switchable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "runtime switchable.
  0 - Runtime Switchable 25G
  1 - Runtime Switchable 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550360,
},
"STATUS_CYCLE_COUNT_LSB": {"description": "STATUS_CYCLE_COUNT_LSB",
"address_offset": "0x0500",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat cycle reg0.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550464,
},
"STATUS_CYCLE_COUNT_MSB": {"description": "STATUS_CYCLE_COUNT_MSB",
"address_offset": "0x0504",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat cycle reg1.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550468,
},
"STAT_RX_FRAMING_ERR_LSB": {"description": "STAT_RX_FRAMING_ERR_LSB",
"address_offset": "0x0648",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx framing err reg0.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550792,
},
"STAT_RX_FRAMING_ERR_MSB": {"description": "STAT_RX_FRAMING_ERR_MSB",
"address_offset": "0x064C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx framing err reg1.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550796,
},
"STAT_RX_BAD_CODE_LSB": {"description": "STAT_RX_BAD_CODE_LSB",
"address_offset": "0x0660",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad code reg0.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550816,
},
"STAT_RX_BAD_CODE_MSB": {"description": "STAT_RX_BAD_CODE_MSB",
"address_offset": "0x0664",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad code reg1.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550820,
},
"STAT_RX_ERROR_LSB": {"description": "STAT_RX_ERROR_LSB",
"address_offset": "0x0668",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx error reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550824,
},
"STAT_RX_ERROR_MSB": {"description": "STAT_RX_ERROR_MSB",
"address_offset": "0x066C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx error reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550828,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_LSB",
"address_offset": "0x0670",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec corrected cw inc reg0.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550832,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_MSB",
"address_offset": "0x0674",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec corrected cw inc reg1.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550836,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB",
"address_offset": "0x0678",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec uncorrected cw inc reg0.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550840,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB",
"address_offset": "0x067C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec uncorrected cw inc reg1.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550844,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_LSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_LSB",
"address_offset": "0x0680",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec err count inc reg0.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550848,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_MSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_MSB",
"address_offset": "0x0684",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec err count inc reg1.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550852,
},
"STAT_TX_FRAME_ERROR_LSB": {"description": "STAT_TX_FRAME_ERROR_LSB",
"address_offset": "0x06A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx frame error reg0.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550880,
},
"STAT_TX_FRAME_ERROR_MSB": {"description": "STAT_TX_FRAME_ERROR_MSB",
"address_offset": "0x06A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx frame error reg1.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550884,
},
"STAT_TX_TOTAL_PACKETS_LSB": {"description": "STAT_TX_TOTAL_PACKETS_LSB",
"address_offset": "0x0700",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total packets reg0.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550976,
},
"STAT_TX_TOTAL_PACKETS_MSB": {"description": "STAT_TX_TOTAL_PACKETS_MSB",
"address_offset": "0x0704",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total packets reg1.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550980,
},
"STAT_TX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0708",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good packets reg0.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550984,
},
"STAT_TX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x070C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good packets reg1.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550988,
},
"STAT_TX_TOTAL_BYTES_LSB": {"description": "STAT_TX_TOTAL_BYTES_LSB",
"address_offset": "0x0710",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total bytes reg0.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550992,
},
"STAT_TX_TOTAL_BYTES_MSB": {"description": "STAT_TX_TOTAL_BYTES_MSB",
"address_offset": "0x0714",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total bytes reg1.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550996,
},
"STAT_TX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0718",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good bytes reg0.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551000,
},
"STAT_TX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x071C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good bytes reg1.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551004,
},
"STAT_TX_PACKET_64_BYTES_LSB": {"description": "STAT_TX_PACKET_64_BYTES_LSB",
"address_offset": "0x0720",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 64 bytes reg0.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551008,
},
"STAT_TX_PACKET_64_BYTES_MSB": {"description": "STAT_TX_PACKET_64_BYTES_MSB",
"address_offset": "0x0724",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 64 bytes reg1.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551012,
},
"STAT_TX_PACKET_65_127_BYTES_LSB": {"description": "STAT_TX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0728",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 65 - 127 bytes reg0.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551016,
},
"STAT_TX_PACKET_65_127_BYTES_MSB": {"description": "STAT_TX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x072C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 65-127 bytes reg1.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551020,
},
"STAT_TX_PACKET_128_255_BYTES_LSB": {"description": "STAT_TX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0730",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 128-255 bytes reg0.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551024,
},
"STAT_TX_PACKET_128_255_BYTES_MSB": {"description": "STAT_TX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x0734",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 128-255 bytes reg1.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551028,
},
"STAT_TX_PACKET_256_511_BYTES_LSB": {"description": "STAT_TX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0738",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 256-511 bytes reg0.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551032,
},
"STAT_TX_PACKET_256_511_BYTES_MSB": {"description": "STAT_TX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x073C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 256-511 bytes reg1.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551036,
},
"STAT_TX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0740",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 512-1023 bytes reg0.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551040,
},
"STAT_TX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x0744",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 512-1023 bytes reg1.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551044,
},
"STAT_TX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0748",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1024-1518 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551048,
},
"STAT_TX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x074C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1024-1518 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551052,
},
"STAT_TX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0750",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1519-1522 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551056,
},
"STAT_TX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x0754",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes__reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1519-1522 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551060,
},
"STAT_TX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0758",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1523-1548 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551064,
},
"STAT_TX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x075C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1523-1548 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551068,
},
"STAT_TX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0760",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1549-2047 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551072,
},
"STAT_TX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x0764",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1549-2047 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551076,
},
"STAT_TX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0768",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 2048-4095 bytes reg0.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551080,
},
"STAT_TX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x076C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 2048-4095 bytes reg1.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551084,
},
"STAT_TX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0770",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 4096-8191 bytes reg0.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551088,
},
"STAT_TX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x0774",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 4096-8191 bytes reg1.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551092,
},
"STAT_TX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0778",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 8192-9215 bytes reg0.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551096,
},
"STAT_TX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x077C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 8192-9215 bytes reg1.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551100,
},
"STAT_TX_PACKET_LARGE_LSB": {"description": "STAT_TX_PACKET_LARGE_LSB",
"address_offset": "0x0780",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551104,
},
"STAT_TX_PACKET_LARGE_MSB": {"description": "STAT_TX_PACKET_LARGE_MSB",
"address_offset": "0x0784",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551108,
},
"STAT_TX_PACKET_SMALL_LSB": {"description": "STAT_TX_PACKET_SMALL_LSB",
"address_offset": "0x0788",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551112,
},
"STAT_TX_PACKET_SMALL_MSB": {"description": "STAT_TX_PACKET_SMALL_MSB",
"address_offset": "0x078C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551116,
},
"STAT_TX_BAD_FCS_LSB": {"description": "STAT_TX_BAD_FCS_LSB",
"address_offset": "0x07B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx bad fcs reg0.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551160,
},
"STAT_TX_BAD_FCS_MSB": {"description": "STAT_TX_BAD_FCS_MSB",
"address_offset": "0x07BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx bad fcs reg1.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551164,
},
"STAT_TX_UNICAST_LSB": {"description": "STAT_TX_UNICAST_LSB",
"address_offset": "0x07D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551184,
},
"STAT_TX_UNICAST_MSB": {"description": "STAT_TX_UNICAST_MSB",
"address_offset": "0x07D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551188,
},
"STAT_TX_MULTICAST_LSB": {"description": "STAT_TX_MULTICAST_LSB",
"address_offset": "0x07D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551192,
},
"STAT_TX_MULTICAST_MSB": {"description": "STAT_TX_MULTICAST_MSB",
"address_offset": "0x07DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551196,
},
"STAT_TX_BROADCAST_LSB": {"description": "STAT_TX_BROADCAST_LSB",
"address_offset": "0x07E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551200,
},
"STAT_TX_BROADCAST_MSB": {"description": "STAT_TX_BROADCAST_MSB",
"address_offset": "0x07E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551204,
},
"STAT_TX_VLAN_LSB": {"description": "STAT_TX_VLAN_LSB",
"address_offset": "0x07E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551208,
},
"STAT_TX_VLAN_MSB": {"description": "STAT_TX_VLAN_MSB",
"address_offset": "0x07EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551212,
},
"STAT_TX_PAUSE_LSB": {"description": "STAT_TX_PAUSE_LSB",
"address_offset": "0x07F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx pause reg0.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551216,
},
"STAT_TX_PAUSE_MSB": {"description": "STAT_TX_PAUSE_MSB",
"address_offset": "0x07F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx pause reg1.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551220,
},
"STAT_TX_USER_PAUSE_LSB": {"description": "STAT_TX_USER_PAUSE_LSB",
"address_offset": "0x07F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx user pause reg0.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551224,
},
"STAT_TX_USER_PAUSE_MSB": {"description": "STAT_TX_USER_PAUSE_MSB",
"address_offset": "0x07FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx user pause reg1.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551228,
},
"STAT_RX_TOTAL_PACKETS_LSB": {"description": "STAT_RX_TOTAL_PACKETS_LSB",
"address_offset": "0x0808",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total packets reg0.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551240,
},
"STAT_RX_TOTAL_PACKETS_MSB": {"description": "STAT_RX_TOTAL_PACKETS_MSB",
"address_offset": "0x080C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total packets reg1.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551244,
},
"STAT_RX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0810",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good packets reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551248,
},
"STAT_RX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x0814",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good packets reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551252,
},
"STAT_RX_TOTAL_BYTES_LSB": {"description": "STAT_RX_TOTAL_BYTES_LSB",
"address_offset": "0x0818",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total bytes reg0.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551256,
},
"STAT_RX_TOTAL_BYTES_MSB": {"description": "STAT_RX_TOTAL_BYTES_MSB",
"address_offset": "0x081C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total bytes reg1.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551260,
},
"STAT_RX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0820",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good bytes reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551264,
},
"STAT_RX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x0824",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good bytes reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551268,
},
"STAT_RX_PACKET_64_BYTES_LSB": {"description": "STAT_RX_PACKET_64_BYTES_LSB",
"address_offset": "0x0828",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 64 bytes reg0.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551272,
},
"STAT_RX_PACKET_64_BYTES_MSB": {"description": "STAT_RX_PACKET_64_BYTES_MSB",
"address_offset": "0x082C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 64 bytes reg1.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551276,
},
"STAT_RX_PACKET_65_127_BYTES_LSB": {"description": "STAT_RX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0830",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 65-127 bytes reg0.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551280,
},
"STAT_RX_PACKET_65_127_BYTES_MSB": {"description": "STAT_RX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x0834",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 65-127 bytes reg1.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551284,
},
"STAT_RX_PACKET_128_255_BYTES_LSB": {"description": "STAT_RX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0838",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 128-255 bytes reg0.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551288,
},
"STAT_RX_PACKET_128_255_BYTES_MSB": {"description": "STAT_RX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x083C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 128-255 bytes reg1.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551292,
},
"STAT_RX_PACKET_256_511_BYTES_LSB": {"description": "STAT_RX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0840",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 256-511 bytes reg0.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551296,
},
"STAT_RX_PACKET_256_511_BYTES_MSB": {"description": "STAT_RX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x0844",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 256-511 bytes reg1.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551300,
},
"STAT_RX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0848",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 512-1023 bytes reg0.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551304,
},
"STAT_RX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x084C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 512-1023 bytes reg1.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551308,
},
"STAT_RX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0850",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1024-1518 bytes reg0.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551312,
},
"STAT_RX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x0854",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1024-1518 bytes reg1.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551316,
},
"STAT_RX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0858",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1519-1522 bytes reg0.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551320,
},
"STAT_RX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x085C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1519-1522 bytes reg1.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551324,
},
"STAT_RX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0860",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1523-1548 bytes reg0.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551328,
},
"STAT_RX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x0864",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1523-1548 bytes reg1.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551332,
},
"STAT_RX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0868",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1549-2047 bytes reg0.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551336,
},
"STAT_RX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x086C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1549-2047 bytes reg1.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551340,
},
"STAT_RX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0870",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 2048-4095 bytes reg0.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551344,
},
"STAT_RX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x0874",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 2048-4095 bytes reg1.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551348,
},
"STAT_RX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0878",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 4096-8191 bytes reg0.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551352,
},
"STAT_RX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x087C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 4096-8191 bytes reg1.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551356,
},
"STAT_RX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0880",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 8192-9215 bytes reg0.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551360,
},
"STAT_RX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x0884",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 8192-9215 bytes reg1.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551364,
},
"STAT_RX_PACKET_LARGE_LSB": {"description": "STAT_RX_PACKET_LARGE_LSB",
"address_offset": "0x0888",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551368,
},
"STAT_RX_PACKET_LARGE_MSB": {"description": "STAT_RX_PACKET_LARGE_MSB",
"address_offset": "0x088C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551372,
},
"STAT_RX_PACKET_SMALL_LSB": {"description": "STAT_RX_PACKET_SMALL_LSB",
"address_offset": "0x0890",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551376,
},
"STAT_RX_PACKET_SMALL_MSB": {"description": "STAT_RX_PACKET_SMALL_MSB",
"address_offset": "0x0894",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551380,
},
"STAT_RX_UNDERSIZE_LSB": {"description": "STAT_RX_UNDERSIZE_LSB",
"address_offset": "0x0898",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx undersize reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551384,
},
"STAT_RX_UNDERSIZE_MSB": {"description": "STAT_RX_UNDERSIZE_MSB",
"address_offset": "0x089C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx undersize reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551388,
},
"STAT_RX_FRAGMENT_LSB": {"description": "STAT_RX_FRAGMENT_LSB",
"address_offset": "0x8A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx fragment reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551392,
},
"STAT_RX_FRAGMENT_MSB": {"description": "STAT_RX_FRAGMENT_MSB",
"address_offset": "0x8A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx fragment reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551396,
},
"STAT_RX_OVERSIZE_LSB": {"description": "STAT_RX_OVERSIZE_LSB",
"address_offset": "0x08A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx oversize reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551400,
},
"STAT_RX_OVERSIZE_MSB": {"description": "STAT_RX_OVERSIZE_MSB",
"address_offset": "0x08AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx oversize reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551404,
},
"STAT_RX_TOOLONG_LSB": {"description": "STAT_RX_TOOLONG_LSB",
"address_offset": "0x08B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx toolong reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551408,
},
"STAT_RX_TOOLONG_MSB": {"description": "STAT_RX_TOOLONG_MSB",
"address_offset": "0x08B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx toolong reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551412,
},
"STAT_RX_JABBER_LSB": {"description": "STAT_RX_JABBER_LSB",
"address_offset": "0x08B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx jabber reg0.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551416,
},
"STAT_RX_JABBER_MSB": {"description": "STAT_RX_JABBER_MSB",
"address_offset": "0x08BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx jabber reg1.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551420,
},
"STAT_RX_BAD_FCS_LSB": {"description": "STAT_RX_BAD_FCS_LSB",
"address_offset": "0x08C0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad fcs reg0.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551424,
},
"STAT_RX_BAD_FCS_MSB": {"description": "STAT_RX_BAD_FCS_MSB",
"address_offset": "0x08C4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad fcs reg1.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551428,
},
"STAT_RX_PACKET_BAD_FCS_LSB": {"description": "STAT_RX_PACKET_BAD_FCS_LSB",
"address_offset": "0x08C8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet bad fcs reg0.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551432,
},
"STAT_RX_PACKET_BAD_FCS_MSB": {"description": "STAT_RX_PACKET_BAD_FCS_MSB",
"address_offset": "0x08CC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet bad fcs reg1.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551436,
},
"STAT_RX_STOMPED_FCS_LSB": {"description": "STAT_RX_STOMPED_FCS_LSB",
"address_offset": "0x08D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx stomped fcs reg0.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551440,
},
"STAT_RX_STOMPED_FCS_MSB": {"description": "STAT_RX_STOMPED_FCS_MSB",
"address_offset": "0x08D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx stomped fcs reg1.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551444,
},
"STAT_RX_UNICAST_LSB": {"description": "STAT_RX_UNICAST_LSB",
"address_offset": "0x08D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551448,
},
"STAT_RX_UNICAST_MSB": {"description": "STAT_RX_UNICAST_MSB",
"address_offset": "0x08DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551452,
},
"STAT_RX_MULTICAST_LSB": {"description": "STAT_RX_MULTICAST_LSB",
"address_offset": "0x08E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551456,
},
"STAT_RX_MULTICAST_MSB": {"description": "STAT_RX_MULTICAST_MSB",
"address_offset": "0x08E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551460,
},
"STAT_RX_BROADCAST_LSB": {"description": "STAT_RX_BROADCAST_LSB",
"address_offset": "0x08E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551464,
},
"STAT_RX_BROADCAST_MSB": {"description": "STAT_RX_BROADCAST_MSB",
"address_offset": "0x08EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551468,
},
"STAT_RX_VLAN_LSB": {"description": "STAT_RX_VLAN_LSB",
"address_offset": "0x08F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551472,
},
"STAT_RX_VLAN_MSB": {"description": "STAT_RX_VLAN_MSB",
"address_offset": "0x08F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551476,
},
"STAT_RX_PAUSE_LSB": {"description": "STAT_RX_PAUSE_LSB",
"address_offset": "0x08F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx pause reg0.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551480,
},
"STAT_RX_PAUSE_MSB": {"description": "STAT_RX_PAUSE_MSB",
"address_offset": "0x08FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx pause reg1.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551484,
},
"STAT_RX_USER_PAUSE_LSB": {"description": "STAT_RX_USER_PAUSE_LSB",
"address_offset": "0x0900",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx user pause reg0.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551488,
},
"STAT_RX_USER_PAUSE_MSB": {"description": "STAT_RX_USER_PAUSE_MSB",
"address_offset": "0x0904",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx user pause reg1.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551492,
},
"STAT_RX_INRANGEERR_LSB": {"description": "STAT_RX_INRANGEERR_LSB",
"address_offset": "0x0908",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx inrangeerr reg0.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551496,
},
"STAT_RX_INRANGEERR_MSB": {"description": "STAT_RX_INRANGEERR_MSB",
"address_offset": "0x090C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx inrangeerr reg1.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551500,
},
"STAT_RX_TRUNCATED_LSB": {"description": "STAT_RX_TRUNCATED_LSB",
"address_offset": "0x0910",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx truncated reg0.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551504,
},
"STAT_RX_TRUNCATED_MSB": {"description": "STAT_RX_TRUNCATED_MSB",
"address_offset": "0x0914",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx truncated reg1.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551508,
},
"STAT_RX_TEST_PATTERN_MISMATCH_LSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_LSB",
"address_offset": "0x0918",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx test pattern mismatch reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551512,
},
"STAT_RX_TEST_PATTERN_MISMATCH_MSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_MSB",
"address_offset": "0x091C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx test pattern mismatch reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551516,
},
"STAT_FEC_INC_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_LSB",
"address_offset": "0x0920",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551520,
},
"STAT_FEC_INC_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_MSB",
"address_offset": "0x0924",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551524,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_LSB",
"address_offset": "0x0928",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc cant correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551528,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_MSB",
"address_offset": "0x092C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc cant correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551532,
},
"STAT_TX_MM_STATUS_LSB": {"description": "STAT_TX_MM_STATUS_LSB",
"address_offset": "0x0980",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551616,
},
"STAT_TX_MM_STATUS_MSB": {"description": "STAT_TX_MM_STATUS_MSB",
"address_offset": "0x0984",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551620,
},
"STAT_TX_MM_FRAGMENT_LSB": {"description": "STAT_TX_MM_FRAGMENT_LSB",
"address_offset": "0x0988",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551624,
},
"STAT_TX_MM_FRAGMENT_MSB": {"description": "STAT_TX_MM_FRAGMENT_MSB",
"address_offset": "0x098C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551628,
},
"STAT_TX_MM_HOLD_LSB": {"description": "STAT_TX_MM_HOLD_LSB",
"address_offset": "0x0990",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551632,
},
"STAT_TX_MM_HOLD_MSB": {"description": "STAT_TX_MM_HOLD_MSB",
"address_offset": "0x0994",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551636,
},
"STAT_RX_MM_ASSEMBLY_ERROR_LSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_LSB",
"address_offset": "0x0998",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551640,
},
"STAT_RX_MM_ASSEMBLY_ERROR_MSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_MSB",
"address_offset": "0x099C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551644,
},
"STAT_RX_MM_FRAME_SMD_ERROR_LSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_LSB",
"address_offset": "0x09A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551648,
},
"STAT_RX_MM_FRAME_SMD_ERROR_MSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_MSB",
"address_offset": "0x09A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551652,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB",
"address_offset": "0x09A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551656,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB",
"address_offset": "0x09AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551660,
},
"STAT_RX_MM_FRAGMENT_LSB": {"description": "STAT_RX_MM_FRAGMENT_LSB",
"address_offset": "0x09B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551664,
},
"STAT_RX_MM_FRAGMENT_MSB": {"description": "STAT_RX_MM_FRAGMENT_MSB",
"address_offset": "0x09B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551668,
},
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.558
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.584
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3], Result: [null, {"xxv_ethernet_0_s_axi_0": {"name": "xxv_ethernet_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "s_axi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xxv_ethernet_0_s_axi_1": {"name": "xxv_ethernet_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "s_axi_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.586
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.587
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.587
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.587
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.588
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.588
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.589
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.589
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.589
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_FREQ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.590
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.590
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.591
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.591
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.746
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0], Result: [null, {"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"xxv_ethernet_0": {"GT_RESET_REG": {"description": "GT_RESET_REG",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_gt_reset_all": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt reset all.
  0 - Normal operation
  1 - Reset the GT
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_rx_reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt rx reset.
  0 - Normal operation
  1 - Reset the GT receiver
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_tx_reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt tx reset.
  0 - Normal operation
  1 - Reset the GT transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"RESET_REG": {"description": "RESET_REG",
"address_offset": "0x0004",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"rx_serdes_reset": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx serdes reset.
  0 - Normal operation
  1 - Reset the Receiver serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_serdes_reset": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "tx serdes reset.
  0 - Normal operation
  1 - Reset the transmitter serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"rx_reset": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "rx reset.
  0 - Normal operation
  1 - Reset the receiver 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_reset": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "tx_reset.
  0 - Normal operation
  1 - Reset the transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MODE_REG": {"description": "MODE_REG",
"address_offset": "0x0008",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg_mode_sel": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg mode sel.
  1 - tick_reg is used to read the statistics counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_local_loopback": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "ctl local loopback.
  0 - Normal operation
  1 - places the transceiver into the PMA loopback state. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"CONFIGURATION_TX_REG1": {"description": "CONFIGURATION_TX_REG1",
"address_offset": "0x000C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx enable.
  0 - only IDLEs are transmitted by the core.
  1 - Enables the transmission of data. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_fcs_ins_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx fcs ins enable.
  0 - the core does not add FCS to packet.
  1 - the core calculates and adds the FCS to the packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ignore fcs.
  0 - A packet with bad FCS is being transmitted, it is not binned as good.
  1 - A packet with bad FCS is binned as good.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send lfi.
  0 - Normal operation
  1 - Transmit Local Fault Indication (LFI) code word. Takes precedence over Remote Fault Indication (RFI).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_rfi": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send rfi.
  0 - Normal operation
  1 - the TX path transmits only RFI code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_idle": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send idle.
  0 - Normal operation
  1 - The TX path only transmits Idle code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ipg_value": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "4",
"desc": "ctl tx ipg value.
  This signal can be optionally present.
  The ctl_tx_ipg_value defines the target average minimum Inter Packet Gap (IPG, in bytes) inserted between AXI4-Stream packets.
  Valid values are 8 to 12.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core. A value of 1 enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_enable": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern enable.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_select": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_data_pattern_select": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx data pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_tx_custom_preamble_enable.
  0 - Normal operation
  1 - When it is set, the use of tx_preamblein as a custom preamble instead of inserting a standard preamble. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"CONFIGURATION_RX_REG1": {"description": "CONFIGURATION_RX_REG1",
"address_offset": "0x0014",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable.
  0 - The RX completes the reception of the current packet (if any), it stops receiving packets by keeping the PCS from decoding incoming data.
  1 - Normal operation 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_delete_fcs": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx delete fcs.
  0 - the core does not remove the FCS of the incoming packet.
  1 - the core deletes the FCS to the received packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx ignore fcs.
  0 - A packet received with an FCS error is sent with the rx_axis_tuser pin asserted during the last transfer (rx_axis_tlast sampled 1).
  1 - The core does not flag an FCS error at the AXI4-Stream interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_process_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx process lfi.
  0 - the RX core ignores LF control codes coming in from the transceiver. 
  1 - the RX core expects and processes LF control codes coming in from the transceiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sfd": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sfd.
  0 - Normal operation
  1 - this input causes the MAC to check the Start of Frame Delimiter of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_preamble": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check preamble.
  0 - Normal operation
  1 - this input causes the MAC to check the preamble of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_force_resync": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx force resync.
  0 - Normal operation
  1 - forces the reset operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern checking enable for the RX core.
  0 - Normal operation
  1 - Enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern_enable": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern enable for the RX core.
  0 - Normal operation
  1 - Enables test mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_data_pattern_select": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Data pattern select for RX core.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_rx_custom_preamble_enable.
  0 - Normal operation
  1 - This signal causes the side band of a packet presented on the AXI4-Stream to be the preamble as it appears on the line. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"CONFIGURATION_RX_MTU": {"description": "CONFIGURATION_RX_MTU",
"address_offset": "0x0018",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_min_packet_len": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "ctl rx min packet len.
  Any packet shorter than this value is considered to be undersized.
  If a packet has a size less than this value, the rx_axis_tuser signal is asserted during the rx_axis_tlast asserted cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_max_packet_len": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "15",
"desc": "ctl rx max packet len.
  Any packet longer than this value is considered to be oversized.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549208,
},
"CONFIGURATION_VL_LENGTH_REG": {"description": "CONFIGURATION_VL_LENGTH_REG",
"address_offset": "0x001C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_vl_length_minus1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx vl length minus1.
  Normally set to 20479 (decimal). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_vl_length_minus1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx vl length minus1.
  Normally set to 20,479 (4FFF hex). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549212,
},
"CONFIGURATION_TSN_REG": {"description": "CONFIGURATION_TSN_REG",
"address_offset": "0x019C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_en_preempt": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl en preempt.
  1 - It allows preemption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_hold_request": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl hold request.
  1 - preempt traffic is withheld.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_disable_verify": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl disable verify.
  1 - It inhibits the verification process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_verify": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart verify.
  A 0-to-1 transition will trigger Verification if ctl_disable_verify = 1’b0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_addfrag_size": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl addfrag size.
  Fragment size remaining to enable pre-emption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_time": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "ctl verify time.
  Verification time-out value in milliseconds.
  Integer range 1-128.
  Default is 1 ms.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_limit": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "ctl verify limit.
  Number of times core attempts Verification.
  Integer range 1-15.
  Default is 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549596,
},
"TICK_REG": {"description": "TICK_REG",
"address_offset": "0x0020",
"access": "write-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549216,
},
"CONFIGURATION_REVISION_REG": {"description": "CONFIGURATION_REVISION_REG",
"address_offset": "0x0024",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"major_rev": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "major revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"minor_rev": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "minor revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"patch_rev": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "patch revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549220,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_LSB",
"address_offset": "0x0028",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_MSB",
"address_offset": "0x002C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_LSB",
"address_offset": "0x0030",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_MSB",
"address_offset": "0x0034",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"CONFIGURATION_1588_REG": {"description": "CONFIGURATION_1588_REG",
"address_offset": "0x013C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ptp_1step_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ptp 1step enable.
  1 - this bit enables 1-step operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_ptp_transpclk_mode": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl ptp transpclk mode
  1 - This input places the timestamping logic into transparent clock mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ptp_latency_adjust": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "11",
"desc": "ctl tx ptp latency adjust.
  This bus can be used to adjust the 1-step TX timestamp with respect to the 2-step timestamp.
  The units of bits [10:3] are nanoseconds and bits [2:0] are fractional nanoseconds.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_lat_adj_enb": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx lat adj enb.
  1 - The delay computation on the TX path takes into account the value provided by the ctl_tx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_lat_adj_enb": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx lat adj enb
  1 - The delay computation on the RX path takes into account the value provided by the ctl_rx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx timstamp adj enb.
  1 - The delay computation on the TX path takes into account the value obtained from the GT DRP read for latency of the TX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx timstamp adj enb.
  1 - The delay computation on the RX path takes into account the value obtained from the GT DRP read for latency of the RX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_core_speed": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl core speed.
  This signal indicates the speed with which the core is working.
  0 - 25G
  1 - 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549500,
},
"CONFIGURATION_TX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0040",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "TX pause enable signal.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
  This signal gates transmission of pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549248,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1",
"address_offset": "0x0044",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer0.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer1.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2",
"address_offset": "0x0048",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer2.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refres_timer3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer3.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549256,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3",
"address_offset": "0x004C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer4.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer5.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549260,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4",
"address_offset": "0x0050",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer6.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer7.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5",
"address_offset": "0x0054",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer8.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1",
"address_offset": "0x0058",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta0.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta1.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2",
"address_offset": "0x005C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta2.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta3.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3",
"address_offset": "0x0060",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta4.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta5.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4",
"address_offset": "0x0064",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta6.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta7.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5",
"address_offset": "0x0068",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta8.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x006C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype ppp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode ppp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x0070",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype gpp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode gpp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB",
"address_offset": "0x0074",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB",
"address_offset": "0x0078",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB",
"address_offset": "0x007C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB",
"address_offset": "0x0080",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB",
"address_offset": "0x0084",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB",
"address_offset": "0x0088",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB",
"address_offset": "0x008C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB",
"address_offset": "0x0090",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0094",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "Rx pause enable.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_forward_control": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx forward control.
  0 - causes core to drop control packets.
  1 - Indicates that the core forwards control packets. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gcp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gcp.
  1 - Enables global control packet processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_pcp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable pcp.
  1 - Enables priority control packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gpp.
  1 - Enables global pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_ppp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable ppp.
  1 - Enables priority pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ack": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ack.
  0 - ctl_rx_pause_ack[8:0] is not used.
  1 - the core uses the ctl_rx_pause_ack[8:0] bus for pause processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG2": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG2",
"address_offset": "0x0098",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_check_mcast_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gcp.
  0 - Normal operation
  1 - Enables global control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gcp": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gcp.
  0 - Normal operation
  1 - Enables global control unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gcp": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gcp.
  0 - Normal operation
  1 - Enables global control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gcp": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gcp.
  0 - Normal operation
  1 - Enables global control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gcp": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gcp.
  0 - Normal operation
  1 - Enables global control opcodeprocessing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_pcp": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast pcp.
  0 - Normal operation
  1 - Enables priority control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_pcp": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast pcp.
  0 - Normal operation
  1 - Enables priority control unicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_pcp": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa pcp.
  0 - Normal operation
  1 - Enables priority control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_pcp": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype pcp.
  0 - Normal operation
  1 - Enables priority control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_pcp": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode pcp.
  0 - Normal operation
  1 - Enables priority control opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_gpp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gpp.
  0 - Normal operation
  1 - Enables global pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gpp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gpp.
  0 - Normal operation
  1 - Enables global pause unicast destination address processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gpp.
  0 - Normal operation
  1 - Enables global pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gpp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gpp.
  0 - Normal operation
  1 - Enables global pause ethertype processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gpp": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gpp.
  0 - Normal operation
  1 - Enables global pause opcode processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_ppp": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast ppp.
  0 - Normal operation
  1 - Enables priority pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast ppp.
  0 - Normal operation
  1 - Enables priority pause unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_ppp": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa ppp.
  0 - Normal operation
  1 - Enables priority pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_ppp": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype ppp.
  0 - Normal operation
  1 - Enables priority pause ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_ppp": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode ppp.
  0 - Normal operation
  1 - Enables priority pause opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x009C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype ppp.
  Ethertype field for priority pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode ppp.
  Priority pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549340,
},
"CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x00A0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gpp.
  Ethertype field for global pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode gpp.
  Global pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG",
"address_offset": "0x00A4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gcp.
  Ethertype field for global control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_etype_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype pcp.
  Ethertype field for priority control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG",
"address_offset": "0x00A8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_pcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min pcp.
  Minimum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max pcp.
  Maximum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG",
"address_offset": "0x00AC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min gcp.
  Minimum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_gcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max gcp.
  Maximum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB",
"address_offset": "0x00B0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB",
"address_offset": "0x00B4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB",
"address_offset": "0x00B8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB",
"address_offset": "0x00BC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB",
"address_offset": "0x00C0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB",
"address_offset": "0x00C4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"CONFIGURATION_RSFEC_REG": {"description": "CONFIGURATION_RSFEC_REG",
"address_offset": "0x00D0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rsfec_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec enable.
  0 - Normal operation
  1 - Enable RS-FEC function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_consortium_25g": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec consortium 25g.
  This signal switches between IEEE Clause 108 and 25G Ethernet Consortium modes.
  0 - IEEE 802.3by mode.
  1 - 25G Consortium specification mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_indication": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable indication.
  0 - Bypass the error indication function (see IEEE Std 802.3by section 91.5.3.3).
  1 - Decoder indicates errors to the PCS sublayer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_correction": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable correction.
  0 - Decoder performs error detection without error correction (see IEEE 802.3by Clause 91.5.3.3).
  1 - Decoder also performs error correction.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_ieee_error_indication_mode": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec ieee error indication mode.
  0 - If ctl_rx_rsfec_enable_correction and ctl_rx_rsfec_enable_indication are set to zero, the RS decoder is bypassed.
  1 - Core conforms to the IEEE RS-FEC specification.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"CONFIGURATION_FEC_REG": {"description": "CONFIGURATION_FEC_REG",
"address_offset": "0x00D4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_fec_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec rx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC decoding of the received data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_tx_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec tx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC encoding on the transmitted data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_enable_error_to_pcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec enable error to pcs.
  0 - Normal operation
  1 - Clause 74 FEC enable error to PCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"CONFIGURATION_AN_CONTROL_REG1": {"description": "CONFIGURATION_AN_CONTROL_REG1",
"address_offset": "0x00E0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_autoneg_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg enable.
  0 - Normal operation
  1 - Enable signal for auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_autoneg_bypass": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg bypass.
  0 - Normal operation
  1 - Auto-negotiation is turned off, but the PCS is connected to the output to allow operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_nonce_seed": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "8",
"desc": "ctl an nonce seed.
  8-bit seed to initialize the nonce field Polynomial generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_pseudo_sel": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pseudo sel.
  Selects the polynomial generator  for the bit 49 random bit generator.
  0 - The polynomial is x7+x3+1.
  1 - The polynomial is x7+x6+1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_negotiation": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart negotiation.
  This input is used to trigger a restart of the auto-negotiation, regardless of what state the circuit is currently in.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_local_fault": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an local fault.
  This input signal is used to set the local_fault bit of the transmit link codeword.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"CONFIGURATION_AN_CONTROL_REG2": {"description": "CONFIGURATION_AN_CONTROL_REG2",
"address_offset": "0x00E4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_pause": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pause.
  This is used to set the PAUSE bit, (C0), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_asmdir": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an asmdir.
  This is used to set the ASMDIR bit, (C1), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_10g_request": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 10g request.
  This signal is used to signal the link partner that the local station is requesting clause 74 FEC on the 10Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_ability_override": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec ability override.
  1 - Then the FEC ability bit in the transmit link codeword is cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_request": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec request.
  This bit is used to request clause 91 FEC.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_ability": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec ability.
  This bit is used to indicate clause 91 FEC ability.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_rs_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g rs request.
  This signal is used to signal the link partner that the local station is requesting rs FEC (clause 91 or 108) on the 25Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_baser_request": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g baser request.
  Indicates the baser FEC request.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"CONFIGURATION_AN_ABILITY": {"description": "CONFIGURATION_AN_ABILITY",
"address_offset": "0x00F8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_ability_1000base_kx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 1000base kx.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kx4": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kx4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kr.  
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_kr4": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_cr4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr10": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_an_ability_100gbase_cr10. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kp4": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kp4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kr4": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr4": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr_s": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr s.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_kr1": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase kr1.
   0 - Indicates that the interface advertises that it doesn't supports the protocol.
   1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_cr1": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase cr1.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_kr2": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase kr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_cr2": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase cr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549432,
},
"CONFIGURATION_LT_CONTROL_REG1": {"description": "CONFIGURATION_LT_CONTROL_REG1",
"address_offset": "0x0100",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_training_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt training enable.
  0 - When link training is disabled, all PCS lanes function in mission mode.
  1 - Enabled link training 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_restart_training": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt restart training.
  0 - Normal operation
  1 - This signal triggers a restart of link training regardless of the current state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549440,
},
"CONFIGURATION_LT_TRAINED_REG": {"description": "CONFIGURATION_LT_TRAINED_REG",
"address_offset": "0x0104",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_rx_trained": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt rx trained.
  1 - Indicates that the receiver finite impulse response (FIR) filter coefficients have all been set, and that the receiver portion of training is complete. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549444,
},
"CONFIGURATION_LT_PRESET_REG": {"description": "CONFIGURATION_LT_PRESET_REG",
"address_offset": "0x0108",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_preset_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt preset to tx.
  0 - Normal operation. Doesn't set any value the preset bit.
  1 - set the value of the preset bit that is transmitted to the link partner in the control block of the training frame. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549448,
},
"CONFIGURATION_LT_INIT_REG": {"description": "CONFIGURATION_LT_INIT_REG",
"address_offset": "0x010C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_initialize_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt initialize to tx.
  To set the value of the initialize bit that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549452,
},
"CONFIGURATION_LT_SEED_REG0": {"description": "CONFIGURATION_LT_SEED_REG0",
"address_offset": "0x0110",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_pseudo_seed0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "11",
"desc": "ctl lt pseudo seed0.
  This 11-bit signal seeds the training pattern generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549456,
},
"CONFIGURATION_LT_COEFFICIENT_REG0": {"description": "CONFIGURATION_LT_COEFFICIENT_REG0",
"address_offset": "0x0130",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_k_p1_to_tx0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k0_to_tx0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "ctl ltk0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k_m1_to_tx0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k m1 to tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update field that  is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_p1_to_tx0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat0_to_tx0": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_m1_to_tx0": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "ctl_lt_stat_m1_to_tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update status  that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549488,
},
"USER_REG_0": {"description": "USER_REG_0",
"address_offset": "0x0134",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"user_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "user register0.
  User-defined signal from the AXI4-Reg map user_reg0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549492,
},
"SWITCH_CORE_SPEED_REG": {"description": "SWITCH_CORE_SPEED_REG",
"address_offset": "0x0138",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"axi_ctl_core_mode_switch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "axi ctl core mode switch.
  0 - Normal operation
  1 - Enables the mode switch line rate from 10G and 25G and vice versa.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549496,
},
"TX_CONFIGURATION_1588_REG": {"description": "TX_CONFIGURATION_1588_REG",
"address_offset": "0x0140",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx latency
  This is the static latency of the TX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549504,
},
"RX_CONFIGURATION_1588_REG": {"description": "RX_CONFIGURATION_1588_REG",
"address_offset": "0x0144",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx latency
  This is the static latency of the RX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549508,
},
"STAT_TX_STATUS_REG1": {"description": "STAT_TX_STATUS_REG1",
"address_offset": "0x0400",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_local_fault": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx local fault.
  0 - Normal operation
  1 - Indicates the receive decoder state machine is in the TX_INIT state. This output is level sensitive. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_ovf_1h_r_out": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo ovf 1h r out.
  TX FIFO overflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_unf_1h_r_out": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo unf 1h r out.
  TX FIFO underflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_bad_parity": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx bad parity.
  Increment on any clock cycle where the  user-generated parity is calculated as  incorrect by the Tx parity checking logic.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550208,
},
"STAT_RX_STATUS_REG1": {"description": "STAT_RX_STATUS_REG1",
"address_offset": "0x0404",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_hi_ber": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx hi ber.
  High Bit Error Rate Indicator.
  1 - the BER is too high as defined by IEEE Std. 802.3. Corresponds to MDIO register bit 3.32.1 as defined in Clause 49.2.14.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_remote_fault": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx remote fault.
   0 - Remote fault condition does not exist.
   1 - It indicates a remote fault condition was detected. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_local_fault": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx local fault.
  1 - indicates the receive decoder state machine is in the RX_INIT state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_internal_local_fault": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx internal local fault.
  1 - when an internal local fault is generated due to test pattern generation or high bit error rate. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_received_local_fault": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx received local fault.
  0 - Normal operation
  1 - when enough local fault words are received from the link partner to trigger a fault condition as specified by the IEEE fault state machine.
      Remains High as long as the fault condition persists.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_preamble": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad preamble.
  0 - Indicates that an invalid preamble was not received.
  1 - Indicates that an invalid preamble was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_sfd": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad sfd.
  Increment bad SFD.
  0 - Indicates that an invalid SFD was not received.
  1 - Indicates that an invalid SFD was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_got_signal_os": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx got signal os.
  Signal OS indication.
  1 - It indicates that a signal OS word was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550212,
},
"STAT_STATUS_REG1": {"description": "STAT_STATUS_REG1",
"address_offset": "0x0408",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_fifo_error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx fifo error.
  Transmit clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_read_error": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo read error.
  Transmit PTP FIFO read error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_write_error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo write error.
  Transmit PTP FIFO write error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag write. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_fifo_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx fifo error.
  Receive clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550216,
},
"STAT_RX_BLOCK_LOCK_REG": {"description": "STAT_RX_BLOCK_LOCK_REG",
"address_offset": "0x040C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_block_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx block lock
  Block lock status.
  1 - Indicates that block lock is achieved as defined in Clause 49.2.14 and MDIO register 3.32.0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550220,
},
"STAT_RX_RSFEC_STATUS_REG": {"description": "STAT_RX_RSFEC_STATUS_REG",
"address_offset": "0x043C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec lane alignment status.
  1 - Indicates that the RX RS-FEC block has achieved alignment on the data from the transceiver. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_rsfec_hi_ser": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec hi ser.
  Indicates high symbol error.
  1 - If the number of RS-FEC symbol errors in a window of 8192 codewords exceeds the threshold of 417.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550268,
},
"STAT_RX_FEC_STATUS_REG": {"description": "STAT_RX_FEC_STATUS_REG",
"address_offset": "0x0448",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_rx_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec rx lock.
  1 - while the ctl_fec_rx_enable is asserted when the FEC decoder detects the frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_fec_lock_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec lock error.
  1 - If the FEC decoder has been unable to detect the frame boundary after about 5 ms. It is cleared when the frame boundary is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550280,
},
"STAT_TX_RSFEC_STATUS_REG": {"description": "STAT_TX_RSFEC_STATUS_REG",
"address_offset": "0x044C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx rsfec lane alignment status.
  1 - Indicates that the TX RS-FEC block has achieved alignment on the incoming PCS data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550284,
},
"STAT_TSN_REG": {"description": "STAT_TSN_REG",
"address_offset": "0x049C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_verify": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat tx mm verify.
  Indicates verification status.
  0 - Indicates that verification is complete.
  1 - Indicates that verification is successful.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550364,
},
"STAT_TX_FLOW_CONTROL_REG1": {"description": "STAT_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0450",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_valid": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat tx pause valid.
  If a bit of this bus is set to 1, the core has transmitted a pause packet. If bit[8] is set to 1, a global pause packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550288,
},
"STAT_RX_FLOW_CONTROL_REG1": {"description": "STAT_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0454",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_req": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause req.
  Pause request signal.
  When the RX receives a valid pause frame, it sets the corresponding bit of this bus to a 1 and keep it at 1 until the pause packet has been processed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_pause_valid": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause valid.
  This bus indicates that a pause packet was received and the associated quanta on the stat_rx_pause_quanta[8:0][15:0] bus is valid and must be used for pause processing. If an 802.3x Ethernet MAC Pause packet is received, bit[8] is set to 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550292,
},
"STAT_AN_STATUS": {"description": "STAT_AN_STATUS",
"address_offset": "0x0458",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_fec_enable": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an fec enable.
  Used to enable the use of clause 74 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rs_fec_enable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rs fec enable.
  Used to enable the use of clause 91 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_autoneg_complete": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an autoneg complete.
  1 - Indicates the auto-negotiation is complete and rx link status from the PCS has been received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_parallel_detection_fault": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an parallel detection fault.
  1 - Indicated a parallel detection fault during auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_tx_pause_enable": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an tx pause enable.
  1 - Enable station-to-station (global) pause packet generation in the transmit path to control data flow in the receive path.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rx_pause_enable": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rx pause enable.
  1 - Enable station-to-station (global) pause packet interpretation in the receive path, in order to control data flow from the transmitter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_valid": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability valid.
  1 - Indicates when all of the link partner advertisements become valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_autoneg_able": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp autoneg able.
  1 - Indicates that the link partner is able to perform auto-negotiation.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_pause": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp pause.
  1 - Indicates the advertised value of the PAUSE bit, (C0), in the receive link codeword from the link partner.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_asm_dir": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp asm dir.
  1 - Indicates the advertised value of the ASMDIR bit, (C1), in the receive link codeword from the link partner.
      It becomes valid when the output signal  stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_rf": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp rf.
  1 - Indicates link partner remote fault.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_ability": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g ability.
  1 - Indicates the clause 74 FEC ability associated with 10Gb/s lane protocols that is being advertised by the link partner.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_request": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g request.
  1 - Indicates that the link partner is requesting that the clause 74 FEC be used on the 10Gb/s lane protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_extended_ability_valid": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp extended ability valid.
  1 - It indicates that the detected extended abilities are valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_extended_fec": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "4",
"desc": "stat an lp ability extended fec.
  Indicates the extended FEC abilities as defined in Schedule 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_rs_request": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g rs request.
  1 - Indicates that the link partner is requesting the clause 91 (or 108) rs FEC be used for the 25gb/s lane protocols. 
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_baser_request": {"access": "read-only",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g baser request.
  1 - Indicates that the link partner is requesting the clause 74 FEC be used for the 25Gb/s lane base-r protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550296,
},
"STAT_AN_ABILITY": {"description": "STAT_AN_ABILITY",
"address_offset": "0x045C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_lp_ability_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 1000base kx.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kx4": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kx4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kr": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_kr4": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_cr4": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr10": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr10.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kp4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kp4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kr4": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr_s.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_kr1": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase kr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_cr1": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase cr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_kr2": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase kr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_cr2": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase cr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550300,
},
"STAT_AN_LINK_CTL": {"description": "STAT_AN_LINK_CTL",
"address_offset": "0x0460",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_link_cntl_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 1000base kx.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kx4": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kx4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_kr4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr10": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr10.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kp4": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kp4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kr4": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr4": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr_s.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_kr1": {"access": "read-only",
"bit_offset": "22",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase kr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_cr1": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase cr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_kr2": {"access": "read-only",
"bit_offset": "26",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase kr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_cr2": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase cr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550304,
},
"STAT_LT_STATUS_REG1": {"description": "STAT_LT_STATUS_REG1",
"address_offset": "0x0464",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_initialize_from_rx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt initialize from rx.
  This signal reflects the value of the initialize control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_preset_from_rx": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt preset from rx.
  This signal reflects the value of the preset control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550308,
},
"STAT_LT_STATUS_REG2": {"description": "STAT_LT_STATUS_REG2",
"address_offset": "0x0468",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_training": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training.
  1 - Indicates when the respective link training state machine is performing link training.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_frame_lock": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt frame lock.
  1 - Asserted when link training has begun.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550312,
},
"STAT_LT_STATUS_REG3": {"description": "STAT_LT_STATUS_REG3",
"address_offset": "0x046C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_signal_detect": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt signal detect.
  1 - Indicates when the respective link training state machine has entered the SEND_DATA state, in which normal PCS operation can resume.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_training_fail": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training fail.
  1 - Asserted during link training if the corresponding link training state machine detects a time-out during the training period.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550316,
},
"STAT_LT_STATUS_REG4": {"description": "STAT_LT_STATUS_REG4",
"address_offset": "0x0470",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_rx_sof": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt rx sof.
  1 - For 1 RX SerDes clock cycle to indicate the start of the link training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550320,
},
"STAT_LT_COEFFICIENT0_REG": {"description": "STAT_LT_COEFFICIENT0_REG",
"address_offset": "0x0474",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_k_p1_from_rx0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k p1 from rx0.
  This 2-bit field indicates the update control bits for the k+1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k0_from_rx0": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k0 from rx0.
  This 2-bit field indicates the update control bits for the k0 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k_m1_from_rx0": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k m1 from rx0.
  This 2-bit field indicates the update control bits for the k-1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_p1_from_rx0": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat p1 from rx0.
  This 2-bit field indicates the update status bits for the k+1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat0_from_rx0": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat0 from rx0.
  This 2-bit field indicates the update status bits for the k0 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_m1_from_rx0": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat m1 from rx0.
  This 2-bit field indicates the update status bits for the k-1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550324,
},
"STAT_RX_VALID_CTRL_CODE": {"description": "STAT_RX_VALID_CTRL_CODE",
"address_offset": "0x0494",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_valid_ctrl_code": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx valid ctrl code.
  1 - Indicates that a PCS block with a valid control code was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550356,
},
"STAT_CORE_SPEED_REG": {"description": "STAT_CORE_SPEED_REG",
"address_offset": "0x0498",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_core_speed": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat core speed.
  0 - Standalone 25G
  1 - Standalone 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"runtime_switchable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "runtime switchable.
  0 - Runtime Switchable 25G
  1 - Runtime Switchable 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550360,
},
"STATUS_CYCLE_COUNT_LSB": {"description": "STATUS_CYCLE_COUNT_LSB",
"address_offset": "0x0500",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat cycle reg0.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550464,
},
"STATUS_CYCLE_COUNT_MSB": {"description": "STATUS_CYCLE_COUNT_MSB",
"address_offset": "0x0504",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat cycle reg1.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550468,
},
"STAT_RX_FRAMING_ERR_LSB": {"description": "STAT_RX_FRAMING_ERR_LSB",
"address_offset": "0x0648",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx framing err reg0.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550792,
},
"STAT_RX_FRAMING_ERR_MSB": {"description": "STAT_RX_FRAMING_ERR_MSB",
"address_offset": "0x064C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx framing err reg1.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550796,
},
"STAT_RX_BAD_CODE_LSB": {"description": "STAT_RX_BAD_CODE_LSB",
"address_offset": "0x0660",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad code reg0.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550816,
},
"STAT_RX_BAD_CODE_MSB": {"description": "STAT_RX_BAD_CODE_MSB",
"address_offset": "0x0664",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad code reg1.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550820,
},
"STAT_RX_ERROR_LSB": {"description": "STAT_RX_ERROR_LSB",
"address_offset": "0x0668",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx error reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550824,
},
"STAT_RX_ERROR_MSB": {"description": "STAT_RX_ERROR_MSB",
"address_offset": "0x066C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx error reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550828,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_LSB",
"address_offset": "0x0670",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec corrected cw inc reg0.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550832,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_MSB",
"address_offset": "0x0674",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec corrected cw inc reg1.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550836,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB",
"address_offset": "0x0678",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec uncorrected cw inc reg0.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550840,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB",
"address_offset": "0x067C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec uncorrected cw inc reg1.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550844,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_LSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_LSB",
"address_offset": "0x0680",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec err count inc reg0.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550848,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_MSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_MSB",
"address_offset": "0x0684",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec err count inc reg1.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550852,
},
"STAT_TX_FRAME_ERROR_LSB": {"description": "STAT_TX_FRAME_ERROR_LSB",
"address_offset": "0x06A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx frame error reg0.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550880,
},
"STAT_TX_FRAME_ERROR_MSB": {"description": "STAT_TX_FRAME_ERROR_MSB",
"address_offset": "0x06A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx frame error reg1.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550884,
},
"STAT_TX_TOTAL_PACKETS_LSB": {"description": "STAT_TX_TOTAL_PACKETS_LSB",
"address_offset": "0x0700",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total packets reg0.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550976,
},
"STAT_TX_TOTAL_PACKETS_MSB": {"description": "STAT_TX_TOTAL_PACKETS_MSB",
"address_offset": "0x0704",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total packets reg1.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550980,
},
"STAT_TX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0708",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good packets reg0.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550984,
},
"STAT_TX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x070C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good packets reg1.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550988,
},
"STAT_TX_TOTAL_BYTES_LSB": {"description": "STAT_TX_TOTAL_BYTES_LSB",
"address_offset": "0x0710",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total bytes reg0.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550992,
},
"STAT_TX_TOTAL_BYTES_MSB": {"description": "STAT_TX_TOTAL_BYTES_MSB",
"address_offset": "0x0714",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total bytes reg1.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550996,
},
"STAT_TX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0718",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good bytes reg0.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551000,
},
"STAT_TX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x071C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good bytes reg1.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551004,
},
"STAT_TX_PACKET_64_BYTES_LSB": {"description": "STAT_TX_PACKET_64_BYTES_LSB",
"address_offset": "0x0720",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 64 bytes reg0.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551008,
},
"STAT_TX_PACKET_64_BYTES_MSB": {"description": "STAT_TX_PACKET_64_BYTES_MSB",
"address_offset": "0x0724",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 64 bytes reg1.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551012,
},
"STAT_TX_PACKET_65_127_BYTES_LSB": {"description": "STAT_TX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0728",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 65 - 127 bytes reg0.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551016,
},
"STAT_TX_PACKET_65_127_BYTES_MSB": {"description": "STAT_TX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x072C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 65-127 bytes reg1.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551020,
},
"STAT_TX_PACKET_128_255_BYTES_LSB": {"description": "STAT_TX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0730",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 128-255 bytes reg0.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551024,
},
"STAT_TX_PACKET_128_255_BYTES_MSB": {"description": "STAT_TX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x0734",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 128-255 bytes reg1.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551028,
},
"STAT_TX_PACKET_256_511_BYTES_LSB": {"description": "STAT_TX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0738",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 256-511 bytes reg0.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551032,
},
"STAT_TX_PACKET_256_511_BYTES_MSB": {"description": "STAT_TX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x073C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 256-511 bytes reg1.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551036,
},
"STAT_TX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0740",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 512-1023 bytes reg0.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551040,
},
"STAT_TX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x0744",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 512-1023 bytes reg1.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551044,
},
"STAT_TX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0748",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1024-1518 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551048,
},
"STAT_TX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x074C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1024-1518 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551052,
},
"STAT_TX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0750",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1519-1522 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551056,
},
"STAT_TX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x0754",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes__reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1519-1522 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551060,
},
"STAT_TX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0758",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1523-1548 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551064,
},
"STAT_TX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x075C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1523-1548 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551068,
},
"STAT_TX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0760",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1549-2047 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551072,
},
"STAT_TX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x0764",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1549-2047 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551076,
},
"STAT_TX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0768",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 2048-4095 bytes reg0.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551080,
},
"STAT_TX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x076C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 2048-4095 bytes reg1.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551084,
},
"STAT_TX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0770",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 4096-8191 bytes reg0.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551088,
},
"STAT_TX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x0774",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 4096-8191 bytes reg1.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551092,
},
"STAT_TX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0778",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 8192-9215 bytes reg0.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551096,
},
"STAT_TX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x077C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 8192-9215 bytes reg1.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551100,
},
"STAT_TX_PACKET_LARGE_LSB": {"description": "STAT_TX_PACKET_LARGE_LSB",
"address_offset": "0x0780",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551104,
},
"STAT_TX_PACKET_LARGE_MSB": {"description": "STAT_TX_PACKET_LARGE_MSB",
"address_offset": "0x0784",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551108,
},
"STAT_TX_PACKET_SMALL_LSB": {"description": "STAT_TX_PACKET_SMALL_LSB",
"address_offset": "0x0788",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551112,
},
"STAT_TX_PACKET_SMALL_MSB": {"description": "STAT_TX_PACKET_SMALL_MSB",
"address_offset": "0x078C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551116,
},
"STAT_TX_BAD_FCS_LSB": {"description": "STAT_TX_BAD_FCS_LSB",
"address_offset": "0x07B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx bad fcs reg0.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551160,
},
"STAT_TX_BAD_FCS_MSB": {"description": "STAT_TX_BAD_FCS_MSB",
"address_offset": "0x07BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx bad fcs reg1.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551164,
},
"STAT_TX_UNICAST_LSB": {"description": "STAT_TX_UNICAST_LSB",
"address_offset": "0x07D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551184,
},
"STAT_TX_UNICAST_MSB": {"description": "STAT_TX_UNICAST_MSB",
"address_offset": "0x07D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551188,
},
"STAT_TX_MULTICAST_LSB": {"description": "STAT_TX_MULTICAST_LSB",
"address_offset": "0x07D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551192,
},
"STAT_TX_MULTICAST_MSB": {"description": "STAT_TX_MULTICAST_MSB",
"address_offset": "0x07DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551196,
},
"STAT_TX_BROADCAST_LSB": {"description": "STAT_TX_BROADCAST_LSB",
"address_offset": "0x07E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551200,
},
"STAT_TX_BROADCAST_MSB": {"description": "STAT_TX_BROADCAST_MSB",
"address_offset": "0x07E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551204,
},
"STAT_TX_VLAN_LSB": {"description": "STAT_TX_VLAN_LSB",
"address_offset": "0x07E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551208,
},
"STAT_TX_VLAN_MSB": {"description": "STAT_TX_VLAN_MSB",
"address_offset": "0x07EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551212,
},
"STAT_TX_PAUSE_LSB": {"description": "STAT_TX_PAUSE_LSB",
"address_offset": "0x07F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx pause reg0.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551216,
},
"STAT_TX_PAUSE_MSB": {"description": "STAT_TX_PAUSE_MSB",
"address_offset": "0x07F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx pause reg1.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551220,
},
"STAT_TX_USER_PAUSE_LSB": {"description": "STAT_TX_USER_PAUSE_LSB",
"address_offset": "0x07F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx user pause reg0.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551224,
},
"STAT_TX_USER_PAUSE_MSB": {"description": "STAT_TX_USER_PAUSE_MSB",
"address_offset": "0x07FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx user pause reg1.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551228,
},
"STAT_RX_TOTAL_PACKETS_LSB": {"description": "STAT_RX_TOTAL_PACKETS_LSB",
"address_offset": "0x0808",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total packets reg0.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551240,
},
"STAT_RX_TOTAL_PACKETS_MSB": {"description": "STAT_RX_TOTAL_PACKETS_MSB",
"address_offset": "0x080C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total packets reg1.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551244,
},
"STAT_RX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0810",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good packets reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551248,
},
"STAT_RX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x0814",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good packets reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551252,
},
"STAT_RX_TOTAL_BYTES_LSB": {"description": "STAT_RX_TOTAL_BYTES_LSB",
"address_offset": "0x0818",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total bytes reg0.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551256,
},
"STAT_RX_TOTAL_BYTES_MSB": {"description": "STAT_RX_TOTAL_BYTES_MSB",
"address_offset": "0x081C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total bytes reg1.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551260,
},
"STAT_RX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0820",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good bytes reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551264,
},
"STAT_RX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x0824",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good bytes reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551268,
},
"STAT_RX_PACKET_64_BYTES_LSB": {"description": "STAT_RX_PACKET_64_BYTES_LSB",
"address_offset": "0x0828",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 64 bytes reg0.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551272,
},
"STAT_RX_PACKET_64_BYTES_MSB": {"description": "STAT_RX_PACKET_64_BYTES_MSB",
"address_offset": "0x082C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 64 bytes reg1.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551276,
},
"STAT_RX_PACKET_65_127_BYTES_LSB": {"description": "STAT_RX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0830",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 65-127 bytes reg0.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551280,
},
"STAT_RX_PACKET_65_127_BYTES_MSB": {"description": "STAT_RX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x0834",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 65-127 bytes reg1.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551284,
},
"STAT_RX_PACKET_128_255_BYTES_LSB": {"description": "STAT_RX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0838",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 128-255 bytes reg0.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551288,
},
"STAT_RX_PACKET_128_255_BYTES_MSB": {"description": "STAT_RX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x083C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 128-255 bytes reg1.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551292,
},
"STAT_RX_PACKET_256_511_BYTES_LSB": {"description": "STAT_RX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0840",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 256-511 bytes reg0.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551296,
},
"STAT_RX_PACKET_256_511_BYTES_MSB": {"description": "STAT_RX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x0844",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 256-511 bytes reg1.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551300,
},
"STAT_RX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0848",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 512-1023 bytes reg0.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551304,
},
"STAT_RX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x084C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 512-1023 bytes reg1.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551308,
},
"STAT_RX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0850",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1024-1518 bytes reg0.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551312,
},
"STAT_RX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x0854",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1024-1518 bytes reg1.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551316,
},
"STAT_RX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0858",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1519-1522 bytes reg0.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551320,
},
"STAT_RX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x085C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1519-1522 bytes reg1.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551324,
},
"STAT_RX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0860",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1523-1548 bytes reg0.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551328,
},
"STAT_RX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x0864",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1523-1548 bytes reg1.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551332,
},
"STAT_RX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0868",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1549-2047 bytes reg0.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551336,
},
"STAT_RX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x086C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1549-2047 bytes reg1.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551340,
},
"STAT_RX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0870",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 2048-4095 bytes reg0.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551344,
},
"STAT_RX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x0874",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 2048-4095 bytes reg1.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551348,
},
"STAT_RX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0878",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 4096-8191 bytes reg0.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551352,
},
"STAT_RX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x087C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 4096-8191 bytes reg1.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551356,
},
"STAT_RX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0880",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 8192-9215 bytes reg0.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551360,
},
"STAT_RX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x0884",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 8192-9215 bytes reg1.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551364,
},
"STAT_RX_PACKET_LARGE_LSB": {"description": "STAT_RX_PACKET_LARGE_LSB",
"address_offset": "0x0888",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551368,
},
"STAT_RX_PACKET_LARGE_MSB": {"description": "STAT_RX_PACKET_LARGE_MSB",
"address_offset": "0x088C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551372,
},
"STAT_RX_PACKET_SMALL_LSB": {"description": "STAT_RX_PACKET_SMALL_LSB",
"address_offset": "0x0890",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551376,
},
"STAT_RX_PACKET_SMALL_MSB": {"description": "STAT_RX_PACKET_SMALL_MSB",
"address_offset": "0x0894",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551380,
},
"STAT_RX_UNDERSIZE_LSB": {"description": "STAT_RX_UNDERSIZE_LSB",
"address_offset": "0x0898",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx undersize reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551384,
},
"STAT_RX_UNDERSIZE_MSB": {"description": "STAT_RX_UNDERSIZE_MSB",
"address_offset": "0x089C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx undersize reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551388,
},
"STAT_RX_FRAGMENT_LSB": {"description": "STAT_RX_FRAGMENT_LSB",
"address_offset": "0x8A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx fragment reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551392,
},
"STAT_RX_FRAGMENT_MSB": {"description": "STAT_RX_FRAGMENT_MSB",
"address_offset": "0x8A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx fragment reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551396,
},
"STAT_RX_OVERSIZE_LSB": {"description": "STAT_RX_OVERSIZE_LSB",
"address_offset": "0x08A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx oversize reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551400,
},
"STAT_RX_OVERSIZE_MSB": {"description": "STAT_RX_OVERSIZE_MSB",
"address_offset": "0x08AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx oversize reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551404,
},
"STAT_RX_TOOLONG_LSB": {"description": "STAT_RX_TOOLONG_LSB",
"address_offset": "0x08B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx toolong reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551408,
},
"STAT_RX_TOOLONG_MSB": {"description": "STAT_RX_TOOLONG_MSB",
"address_offset": "0x08B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx toolong reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551412,
},
"STAT_RX_JABBER_LSB": {"description": "STAT_RX_JABBER_LSB",
"address_offset": "0x08B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx jabber reg0.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551416,
},
"STAT_RX_JABBER_MSB": {"description": "STAT_RX_JABBER_MSB",
"address_offset": "0x08BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx jabber reg1.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551420,
},
"STAT_RX_BAD_FCS_LSB": {"description": "STAT_RX_BAD_FCS_LSB",
"address_offset": "0x08C0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad fcs reg0.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551424,
},
"STAT_RX_BAD_FCS_MSB": {"description": "STAT_RX_BAD_FCS_MSB",
"address_offset": "0x08C4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad fcs reg1.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551428,
},
"STAT_RX_PACKET_BAD_FCS_LSB": {"description": "STAT_RX_PACKET_BAD_FCS_LSB",
"address_offset": "0x08C8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet bad fcs reg0.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551432,
},
"STAT_RX_PACKET_BAD_FCS_MSB": {"description": "STAT_RX_PACKET_BAD_FCS_MSB",
"address_offset": "0x08CC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet bad fcs reg1.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551436,
},
"STAT_RX_STOMPED_FCS_LSB": {"description": "STAT_RX_STOMPED_FCS_LSB",
"address_offset": "0x08D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx stomped fcs reg0.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551440,
},
"STAT_RX_STOMPED_FCS_MSB": {"description": "STAT_RX_STOMPED_FCS_MSB",
"address_offset": "0x08D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx stomped fcs reg1.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551444,
},
"STAT_RX_UNICAST_LSB": {"description": "STAT_RX_UNICAST_LSB",
"address_offset": "0x08D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551448,
},
"STAT_RX_UNICAST_MSB": {"description": "STAT_RX_UNICAST_MSB",
"address_offset": "0x08DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551452,
},
"STAT_RX_MULTICAST_LSB": {"description": "STAT_RX_MULTICAST_LSB",
"address_offset": "0x08E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551456,
},
"STAT_RX_MULTICAST_MSB": {"description": "STAT_RX_MULTICAST_MSB",
"address_offset": "0x08E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551460,
},
"STAT_RX_BROADCAST_LSB": {"description": "STAT_RX_BROADCAST_LSB",
"address_offset": "0x08E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551464,
},
"STAT_RX_BROADCAST_MSB": {"description": "STAT_RX_BROADCAST_MSB",
"address_offset": "0x08EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551468,
},
"STAT_RX_VLAN_LSB": {"description": "STAT_RX_VLAN_LSB",
"address_offset": "0x08F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551472,
},
"STAT_RX_VLAN_MSB": {"description": "STAT_RX_VLAN_MSB",
"address_offset": "0x08F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551476,
},
"STAT_RX_PAUSE_LSB": {"description": "STAT_RX_PAUSE_LSB",
"address_offset": "0x08F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx pause reg0.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551480,
},
"STAT_RX_PAUSE_MSB": {"description": "STAT_RX_PAUSE_MSB",
"address_offset": "0x08FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx pause reg1.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551484,
},
"STAT_RX_USER_PAUSE_LSB": {"description": "STAT_RX_USER_PAUSE_LSB",
"address_offset": "0x0900",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx user pause reg0.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551488,
},
"STAT_RX_USER_PAUSE_MSB": {"description": "STAT_RX_USER_PAUSE_MSB",
"address_offset": "0x0904",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx user pause reg1.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551492,
},
"STAT_RX_INRANGEERR_LSB": {"description": "STAT_RX_INRANGEERR_LSB",
"address_offset": "0x0908",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx inrangeerr reg0.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551496,
},
"STAT_RX_INRANGEERR_MSB": {"description": "STAT_RX_INRANGEERR_MSB",
"address_offset": "0x090C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx inrangeerr reg1.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551500,
},
"STAT_RX_TRUNCATED_LSB": {"description": "STAT_RX_TRUNCATED_LSB",
"address_offset": "0x0910",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx truncated reg0.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551504,
},
"STAT_RX_TRUNCATED_MSB": {"description": "STAT_RX_TRUNCATED_MSB",
"address_offset": "0x0914",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx truncated reg1.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551508,
},
"STAT_RX_TEST_PATTERN_MISMATCH_LSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_LSB",
"address_offset": "0x0918",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx test pattern mismatch reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551512,
},
"STAT_RX_TEST_PATTERN_MISMATCH_MSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_MSB",
"address_offset": "0x091C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx test pattern mismatch reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551516,
},
"STAT_FEC_INC_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_LSB",
"address_offset": "0x0920",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551520,
},
"STAT_FEC_INC_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_MSB",
"address_offset": "0x0924",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551524,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_LSB",
"address_offset": "0x0928",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc cant correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551528,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_MSB",
"address_offset": "0x092C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc cant correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551532,
},
"STAT_TX_MM_STATUS_LSB": {"description": "STAT_TX_MM_STATUS_LSB",
"address_offset": "0x0980",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551616,
},
"STAT_TX_MM_STATUS_MSB": {"description": "STAT_TX_MM_STATUS_MSB",
"address_offset": "0x0984",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551620,
},
"STAT_TX_MM_FRAGMENT_LSB": {"description": "STAT_TX_MM_FRAGMENT_LSB",
"address_offset": "0x0988",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551624,
},
"STAT_TX_MM_FRAGMENT_MSB": {"description": "STAT_TX_MM_FRAGMENT_MSB",
"address_offset": "0x098C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551628,
},
"STAT_TX_MM_HOLD_LSB": {"description": "STAT_TX_MM_HOLD_LSB",
"address_offset": "0x0990",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551632,
},
"STAT_TX_MM_HOLD_MSB": {"description": "STAT_TX_MM_HOLD_MSB",
"address_offset": "0x0994",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551636,
},
"STAT_RX_MM_ASSEMBLY_ERROR_LSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_LSB",
"address_offset": "0x0998",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551640,
},
"STAT_RX_MM_ASSEMBLY_ERROR_MSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_MSB",
"address_offset": "0x099C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551644,
},
"STAT_RX_MM_FRAME_SMD_ERROR_LSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_LSB",
"address_offset": "0x09A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551648,
},
"STAT_RX_MM_FRAME_SMD_ERROR_MSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_MSB",
"address_offset": "0x09A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551652,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB",
"address_offset": "0x09A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551656,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB",
"address_offset": "0x09AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551660,
},
"STAT_RX_MM_FRAGMENT_LSB": {"description": "STAT_RX_MM_FRAGMENT_LSB",
"address_offset": "0x09B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551664,
},
"STAT_RX_MM_FRAGMENT_MSB": {"description": "STAT_RX_MM_FRAGMENT_MSB",
"address_offset": "0x09B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551668,
},
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.753
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.780
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0], Result: [null, {"xxv_ethernet_0_s_axi_0": {"name": "xxv_ethernet_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "s_axi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"xxv_ethernet_0_s_axi_1": {"name": "xxv_ethernet_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "s_axi_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.782
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.783
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.783
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.784
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.787
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.788
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.793
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.794
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.794
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_FREQ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.795
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.802
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.803
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 499950043]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.803
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_1], Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-01 16:24:24.959
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/dmarques/tese/Vivado_projects/sdnet_3ports/Sw_sdnet_3ports/sdnet_platform_2/export/sdnet_platform_2/hw/mb_es_design_wrapper.xsa psu_cortexr5_1], Result: [null, {"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"xxv_ethernet_0": {"GT_RESET_REG": {"description": "GT_RESET_REG",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_gt_reset_all": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt reset all.
  0 - Normal operation
  1 - Reset the GT
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_rx_reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt rx reset.
  0 - Normal operation
  1 - Reset the GT receiver
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_gt_tx_reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl gt tx reset.
  0 - Normal operation
  1 - Reset the GT transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"RESET_REG": {"description": "RESET_REG",
"address_offset": "0x0004",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"rx_serdes_reset": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx serdes reset.
  0 - Normal operation
  1 - Reset the Receiver serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_serdes_reset": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "tx serdes reset.
  0 - Normal operation
  1 - Reset the transmitter serdes
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"rx_reset": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "rx reset.
  0 - Normal operation
  1 - Reset the receiver 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"tx_reset": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "tx_reset.
  0 - Normal operation
  1 - Reset the transmitter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MODE_REG": {"description": "MODE_REG",
"address_offset": "0x0008",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg_mode_sel": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg mode sel.
  1 - tick_reg is used to read the statistics counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_local_loopback": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "ctl local loopback.
  0 - Normal operation
  1 - places the transceiver into the PMA loopback state. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"CONFIGURATION_TX_REG1": {"description": "CONFIGURATION_TX_REG1",
"address_offset": "0x000C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx enable.
  0 - only IDLEs are transmitted by the core.
  1 - Enables the transmission of data. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_fcs_ins_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx fcs ins enable.
  0 - the core does not add FCS to packet.
  1 - the core calculates and adds the FCS to the packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ignore fcs.
  0 - A packet with bad FCS is being transmitted, it is not binned as good.
  1 - A packet with bad FCS is binned as good.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send lfi.
  0 - Normal operation
  1 - Transmit Local Fault Indication (LFI) code word. Takes precedence over Remote Fault Indication (RFI).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_rfi": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send rfi.
  0 - Normal operation
  1 - the TX path transmits only RFI code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_send_idle": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx send idle.
  0 - Normal operation
  1 - The TX path only transmits Idle code words.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ipg_value": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "4",
"desc": "ctl tx ipg value.
  This signal can be optionally present.
  The ctl_tx_ipg_value defines the target average minimum Inter Packet Gap (IPG, in bytes) inserted between AXI4-Stream packets.
  Valid values are 8 to 12.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core. A value of 1 enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_enable": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern enable.
  0 - Normal operation
  1 - Test pattern generation enable for the TX core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_test_pattern_select": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx test pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_data_pattern_select": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx data pattern select.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_tx_custom_preamble_enable.
  0 - Normal operation
  1 - When it is set, the use of tx_preamblein as a custom preamble instead of inserting a standard preamble. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"CONFIGURATION_RX_REG1": {"description": "CONFIGURATION_RX_REG1",
"address_offset": "0x0014",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable.
  0 - The RX completes the reception of the current packet (if any), it stops receiving packets by keeping the PCS from decoding incoming data.
  1 - Normal operation 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_delete_fcs": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx delete fcs.
  0 - the core does not remove the FCS of the incoming packet.
  1 - the core deletes the FCS to the received packet. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_ignore_fcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx ignore fcs.
  0 - A packet received with an FCS error is sent with the rx_axis_tuser pin asserted during the last transfer (rx_axis_tlast sampled 1).
  1 - The core does not flag an FCS error at the AXI4-Stream interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_process_lfi": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx process lfi.
  0 - the RX core ignores LF control codes coming in from the transceiver. 
  1 - the RX core expects and processes LF control codes coming in from the transceiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sfd": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sfd.
  0 - Normal operation
  1 - this input causes the MAC to check the Start of Frame Delimiter of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_preamble": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check preamble.
  0 - Normal operation
  1 - this input causes the MAC to check the preamble of the received frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_force_resync": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx force resync.
  0 - Normal operation
  1 - forces the reset operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern checking enable for the RX core.
  0 - Normal operation
  1 - Enables test mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_test_pattern_enable": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Test pattern enable for the RX core.
  0 - Normal operation
  1 - Enables test mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_data_pattern_select": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Data pattern select for RX core.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_custom_preamble_enable": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_rx_custom_preamble_enable.
  0 - Normal operation
  1 - This signal causes the side band of a packet presented on the AXI4-Stream to be the preamble as it appears on the line. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_prbs31_test_pattern_enable": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx prbs31 test pattern enable.
  Corresponds to MDIO register 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"CONFIGURATION_RX_MTU": {"description": "CONFIGURATION_RX_MTU",
"address_offset": "0x0018",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_min_packet_len": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "ctl rx min packet len.
  Any packet shorter than this value is considered to be undersized.
  If a packet has a size less than this value, the rx_axis_tuser signal is asserted during the rx_axis_tlast asserted cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_max_packet_len": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "15",
"desc": "ctl rx max packet len.
  Any packet longer than this value is considered to be oversized.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549208,
},
"CONFIGURATION_VL_LENGTH_REG": {"description": "CONFIGURATION_VL_LENGTH_REG",
"address_offset": "0x001C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_vl_length_minus1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx vl length minus1.
  Normally set to 20479 (decimal). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_vl_length_minus1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx vl length minus1.
  Normally set to 20,479 (4FFF hex). The normal value is equivalent to (16,383 x 5 -4) = 81,916.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549212,
},
"CONFIGURATION_TSN_REG": {"description": "CONFIGURATION_TSN_REG",
"address_offset": "0x019C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_en_preempt": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl en preempt.
  1 - It allows preemption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_hold_request": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl hold request.
  1 - preempt traffic is withheld.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_disable_verify": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl disable verify.
  1 - It inhibits the verification process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_verify": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart verify.
  A 0-to-1 transition will trigger Verification if ctl_disable_verify = 1’b0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_addfrag_size": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl addfrag size.
  Fragment size remaining to enable pre-emption.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_time": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "ctl verify time.
  Verification time-out value in milliseconds.
  Integer range 1-128.
  Default is 1 ms.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_verify_limit": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "4",
"desc": "ctl verify limit.
  Number of times core attempts Verification.
  Integer range 1-15.
  Default is 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549596,
},
"TICK_REG": {"description": "TICK_REG",
"address_offset": "0x0020",
"access": "write-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"tick_reg": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "tick reg.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549216,
},
"CONFIGURATION_REVISION_REG": {"description": "CONFIGURATION_REVISION_REG",
"address_offset": "0x0024",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"major_rev": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "major revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"minor_rev": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "minor revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"patch_rev": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "patch revision.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549220,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_LSB",
"address_offset": "0x0028",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"CONFIGURATION_TX_TEST_PAT_SEED_A_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_A_MSB",
"address_offset": "0x002C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_a_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed a.
  Corresponds to MDIO registers 3.34 through to 3.37 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_LSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_LSB",
"address_offset": "0x0030",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"CONFIGURATION_TX_TEST_PAT_SEED_B_MSB": {"description": "CONFIGURATION_TX_TEST_PAT_SEED_B_MSB",
"address_offset": "0x0034",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_test_pattern_seed_b_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "ctl tx test pattern seed b.
  Corresponds to MDIO registers 3.38 through to 3.41 as defined in Clause 45.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"CONFIGURATION_1588_REG": {"description": "CONFIGURATION_1588_REG",
"address_offset": "0x013C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ptp_1step_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx ptp 1step enable.
  1 - this bit enables 1-step operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_ptp_transpclk_mode": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl ptp transpclk mode
  1 - This input places the timestamping logic into transparent clock mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_ptp_latency_adjust": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "11",
"desc": "ctl tx ptp latency adjust.
  This bus can be used to adjust the 1-step TX timestamp with respect to the 2-step timestamp.
  The units of bits [10:3] are nanoseconds and bits [2:0] are fractional nanoseconds.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_lat_adj_enb": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx lat adj enb.
  1 - The delay computation on the TX path takes into account the value provided by the ctl_tx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_lat_adj_enb": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx lat adj enb
  1 - The delay computation on the RX path takes into account the value provided by the ctl_rx_latency_0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl tx timstamp adj enb.
  1 - The delay computation on the TX path takes into account the value obtained from the GT DRP read for latency of the TX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_timstamp_adj_enb": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx timstamp adj enb.
  1 - The delay computation on the RX path takes into account the value obtained from the GT DRP read for latency of the RX gearbox FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_core_speed": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl core speed.
  This signal indicates the speed with which the core is working.
  0 - 25G
  1 - 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549500,
},
"CONFIGURATION_TX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0040",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "TX pause enable signal.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
  This signal gates transmission of pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549248,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1",
"address_offset": "0x0044",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer0.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer1.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2",
"address_offset": "0x0048",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer2.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refres_timer3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer3.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549256,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3",
"address_offset": "0x004C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer4.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer5.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549260,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4",
"address_offset": "0x0050",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer6.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_refresh_timer7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer7.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5",
"address_offset": "0x0054",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_refresh_timer8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause refresh timer8.
  This bus sets the retransmission time of pause packets for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_refresh_timer[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1",
"address_offset": "0x0058",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta0.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta1.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2",
"address_offset": "0x005C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta2.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta3.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3",
"address_offset": "0x0060",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta4.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta5": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta5.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4",
"address_offset": "0x0064",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta6.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_pause_quanta7": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta7.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5": {"description": "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5",
"address_offset": "0x0068",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_pause_quanta8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx pause quanta8.
  These buses indicate the quanta to be transmitted for each of the eight priorities in priority-based pause operation and the global pause operation.
  The value for ctl_tx_pause_quanta[8] is used for global pause operation. All other values are used for priority pause operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x006C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype ppp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode ppp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x0070",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_ethertype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx ethertype gpp.
  Ethertype for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_tx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx opcode gpp.
  Opcode for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB",
"address_offset": "0x0074",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB",
"address_offset": "0x0078",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da gpp.
  Destination address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB",
"address_offset": "0x007C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB",
"address_offset": "0x0080",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_gpp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa gpp.
  Source address for transmitting global pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB",
"address_offset": "0x0084",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB",
"address_offset": "0x0088",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_da_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx da ppp.
  Destination address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB",
"address_offset": "0x008C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB": {"description": "CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB",
"address_offset": "0x0090",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_sa_ppp_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl tx sa ppp.
  Source address for transmitting priority pause packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG1": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0094",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "Rx pause enable.
  This input is used to enable the processing of the pause quanta for the corresponding priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_forward_control": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx forward control.
  0 - causes core to drop control packets.
  1 - Indicates that the core forwards control packets. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gcp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gcp.
  1 - Enables global control packet processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_pcp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable pcp.
  1 - Enables priority control packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable gpp.
  1 - Enables global pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_enable_ppp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx enable ppp.
  1 - Enables priority pause packet processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ack": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ack.
  0 - ctl_rx_pause_ack[8:0] is not used.
  1 - the core uses the ctl_rx_pause_ack[8:0] bus for pause processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"CONFIGURATION_RX_FLOW_CONTROL_REG2": {"description": "CONFIGURATION_RX_FLOW_CONTROL_REG2",
"address_offset": "0x0098",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_check_mcast_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gcp.
  0 - Normal operation
  1 - Enables global control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gcp": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gcp.
  0 - Normal operation
  1 - Enables global control unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gcp": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gcp.
  0 - Normal operation
  1 - Enables global control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gcp": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gcp.
  0 - Normal operation
  1 - Enables global control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gcp": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gcp.
  0 - Normal operation
  1 - Enables global control opcodeprocessing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_pcp": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast pcp.
  0 - Normal operation
  1 - Enables priority control multicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_pcp": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast pcp.
  0 - Normal operation
  1 - Enables priority control unicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_pcp": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa pcp.
  0 - Normal operation
  1 - Enables priority control source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_pcp": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype pcp.
  0 - Normal operation
  1 - Enables priority control ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_pcp": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode pcp.
  0 - Normal operation
  1 - Enables priority control opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_gpp": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast gpp.
  0 - Normal operation
  1 - Enables global pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_gpp": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast gpp.
  0 - Normal operation
  1 - Enables global pause unicast destination address processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_gpp": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa gpp.
  0 - Normal operation
  1 - Enables global pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_gpp": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype gpp.
  0 - Normal operation
  1 - Enables global pause ethertype processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_gpp": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode gpp.
  0 - Normal operation
  1 - Enables global pause opcode processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_mcast_ppp": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check mcast ppp.
  0 - Normal operation
  1 - Enables priority pause multicast destination address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_ucast_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check ucast ppp.
  0 - Normal operation
  1 - Enables priority pause unicast destination address processing. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_sa_ppp": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check sa ppp.
  0 - Normal operation
  1 - Enables priority pause source address processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_etype_ppp": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check etype ppp.
  0 - Normal operation
  1 - Enables priority pause ethertype processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_check_opcode_ppp": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx check opcode ppp.
  0 - Normal operation
  1 - Enables priority pause opcode processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG",
"address_offset": "0x009C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_ppp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype ppp.
  Ethertype field for priority pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_ppp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode ppp.
  Priority pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549340,
},
"CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG",
"address_offset": "0x00A0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gpp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gpp.
  Ethertype field for global pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_gpp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode gpp.
  Global pause opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG",
"address_offset": "0x00A4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_etype_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype gcp.
  Ethertype field for global control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_etype_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx etype pcp.
  Ethertype field for priority control processing
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG",
"address_offset": "0x00A8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_pcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min pcp.
  Minimum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_pcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max pcp.
  Maximum priority control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG": {"description": "CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG",
"address_offset": "0x00AC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_opcode_min_gcp": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode min gcp.
  Minimum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_opcode_max_gcp": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx opcode max gcp.
  Maximum global control opcode value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB",
"address_offset": "0x00B0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB",
"address_offset": "0x00B4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_ucast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da ucast.
  Unicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB",
"address_offset": "0x00B8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB",
"address_offset": "0x00BC",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_da_mcast_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause da mcast.
  Multicast destination address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB",
"address_offset": "0x00C0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB": {"description": "CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB",
"address_offset": "0x00C4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_pause_sa_reg1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "ctl rx pause sa.
  Source address for pause processing.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"CONFIGURATION_RSFEC_REG": {"description": "CONFIGURATION_RSFEC_REG",
"address_offset": "0x00D0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rsfec_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec enable.
  0 - Normal operation
  1 - Enable RS-FEC function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_consortium_25g": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec consortium 25g.
  This signal switches between IEEE Clause 108 and 25G Ethernet Consortium modes.
  0 - IEEE 802.3by mode.
  1 - 25G Consortium specification mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_indication": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable indication.
  0 - Bypass the error indication function (see IEEE Std 802.3by section 91.5.3.3).
  1 - Decoder indicates errors to the PCS sublayer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rx_rsfec_enable_correction": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rx rsfec enable correction.
  0 - Decoder performs error detection without error correction (see IEEE 802.3by Clause 91.5.3.3).
  1 - Decoder also performs error correction.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_rsfec_ieee_error_indication_mode": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl rsfec ieee error indication mode.
  0 - If ctl_rx_rsfec_enable_correction and ctl_rx_rsfec_enable_indication are set to zero, the RS decoder is bypassed.
  1 - Core conforms to the IEEE RS-FEC specification.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"CONFIGURATION_FEC_REG": {"description": "CONFIGURATION_FEC_REG",
"address_offset": "0x00D4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_fec_rx_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec rx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC decoding of the received data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_tx_enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec tx enable.
  0 - Normal operation
  1 - Enable the clause 74 FEC encoding on the transmitted data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_fec_enable_error_to_pcs": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl fec enable error to pcs.
  0 - Normal operation
  1 - Clause 74 FEC enable error to PCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"CONFIGURATION_AN_CONTROL_REG1": {"description": "CONFIGURATION_AN_CONTROL_REG1",
"address_offset": "0x00E0",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_autoneg_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg enable.
  0 - Normal operation
  1 - Enable signal for auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_autoneg_bypass": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl autoneg bypass.
  0 - Normal operation
  1 - Auto-negotiation is turned off, but the PCS is connected to the output to allow operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_nonce_seed": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "8",
"desc": "ctl an nonce seed.
  8-bit seed to initialize the nonce field Polynomial generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_pseudo_sel": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pseudo sel.
  Selects the polynomial generator  for the bit 49 random bit generator.
  0 - The polynomial is x7+x3+1.
  1 - The polynomial is x7+x6+1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_restart_negotiation": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl restart negotiation.
  This input is used to trigger a restart of the auto-negotiation, regardless of what state the circuit is currently in.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_local_fault": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an local fault.
  This input signal is used to set the local_fault bit of the transmit link codeword.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"CONFIGURATION_AN_CONTROL_REG2": {"description": "CONFIGURATION_AN_CONTROL_REG2",
"address_offset": "0x00E4",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_pause": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an pause.
  This is used to set the PAUSE bit, (C0), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_asmdir": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an asmdir.
  This is used to set the ASMDIR bit, (C1), of the transmit link codeword.
  This signal might not be present if the core does not support pause.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_10g_request": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 10g request.
  This signal is used to signal the link partner that the local station is requesting clause 74 FEC on the 10Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_ability_override": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec ability override.
  1 - Then the FEC ability bit in the transmit link codeword is cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_request": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec request.
  This bit is used to request clause 91 FEC.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_cl91_fec_ability": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an cl91 fec ability.
  This bit is used to indicate clause 91 FEC ability.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_rs_request": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g rs request.
  This signal is used to signal the link partner that the local station is requesting rs FEC (clause 91 or 108) on the 25Gb/s lane protocols.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_fec_25g_baser_request": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an fec 25g baser request.
  Indicates the baser FEC request.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"CONFIGURATION_AN_ABILITY": {"description": "CONFIGURATION_AN_ABILITY",
"address_offset": "0x00F8",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_an_ability_1000base_kx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 1000base kx.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kx4": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kx4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_10gbase_kr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 10gbase kr.  
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_kr4": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_40gbase_cr4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 40gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr10": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "ctl_an_ability_100gbase_cr10. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kp4": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kp4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_kr4": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase kr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_100gbase_cr4": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 100gbase cr4. 
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr_s": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr s.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_krcr": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase krcr.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_kr1": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase kr1.
   0 - Indicates that the interface advertises that it doesn't supports the protocol.
   1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_25gbase_cr1": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 25gbase cr1.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_kr2": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase kr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_an_ability_50gbase_cr2": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "ctl an ability 50gbase cr2.
  0 - Indicates that the interface advertises that it doesn't supports the protocol.
  1 - Indicates that the interface advertises that it supports the protocol.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549432,
},
"CONFIGURATION_LT_CONTROL_REG1": {"description": "CONFIGURATION_LT_CONTROL_REG1",
"address_offset": "0x0100",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_training_enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt training enable.
  0 - When link training is disabled, all PCS lanes function in mission mode.
  1 - Enabled link training 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_restart_training": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt restart training.
  0 - Normal operation
  1 - This signal triggers a restart of link training regardless of the current state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549440,
},
"CONFIGURATION_LT_TRAINED_REG": {"description": "CONFIGURATION_LT_TRAINED_REG",
"address_offset": "0x0104",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_rx_trained": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt rx trained.
  1 - Indicates that the receiver finite impulse response (FIR) filter coefficients have all been set, and that the receiver portion of training is complete. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549444,
},
"CONFIGURATION_LT_PRESET_REG": {"description": "CONFIGURATION_LT_PRESET_REG",
"address_offset": "0x0108",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_preset_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt preset to tx.
  0 - Normal operation. Doesn't set any value the preset bit.
  1 - set the value of the preset bit that is transmitted to the link partner in the control block of the training frame. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549448,
},
"CONFIGURATION_LT_INIT_REG": {"description": "CONFIGURATION_LT_INIT_REG",
"address_offset": "0x010C",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_initialize_to_tx": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "ctl lt initialize to tx.
  To set the value of the initialize bit that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549452,
},
"CONFIGURATION_LT_SEED_REG0": {"description": "CONFIGURATION_LT_SEED_REG0",
"address_offset": "0x0110",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_pseudo_seed0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "11",
"desc": "ctl lt pseudo seed0.
  This 11-bit signal seeds the training pattern generator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549456,
},
"CONFIGURATION_LT_COEFFICIENT_REG0": {"description": "CONFIGURATION_LT_COEFFICIENT_REG0",
"address_offset": "0x0130",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_lt_k_p1_to_tx0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k0_to_tx0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "ctl ltk0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update field that is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_k_m1_to_tx0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt k m1 to tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update field that  is transmitted to the link partner in the control block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_p1_to_tx0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat p1 to tx0.
  This 2-bit field is used to set the value of the k+1 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat0_to_tx0": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "ctl lt stat0 to tx0.
  This 2-bit field is used to set the value of the k0 coefficient update status that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ctl_lt_stat_m1_to_tx0": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "ctl_lt_stat_m1_to_tx0.
  This 2-bit field is used to set the value of the k-1 coefficient update status  that is transmitted to the link partner in the status block of the training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549488,
},
"USER_REG_0": {"description": "USER_REG_0",
"address_offset": "0x0134",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"user_reg0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "user register0.
  User-defined signal from the AXI4-Reg map user_reg0 register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549492,
},
"SWITCH_CORE_SPEED_REG": {"description": "SWITCH_CORE_SPEED_REG",
"address_offset": "0x0138",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"axi_ctl_core_mode_switch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "axi ctl core mode switch.
  0 - Normal operation
  1 - Enables the mode switch line rate from 10G and 25G and vice versa.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549496,
},
"TX_CONFIGURATION_1588_REG": {"description": "TX_CONFIGURATION_1588_REG",
"address_offset": "0x0140",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_tx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl tx latency
  This is the static latency of the TX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549504,
},
"RX_CONFIGURATION_1588_REG": {"description": "RX_CONFIGURATION_1588_REG",
"address_offset": "0x0144",
"access": "read-write",
"size": "1",
"interface": "s_axi_1",
"fields": {"ctl_rx_latency": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "ctl rx latency
  This is the static latency of the RX path of the core including the GT.
  The MSB 16 bits indicate the delay in ns and the LSB 16 bits indicate sub ns values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549508,
},
"STAT_TX_STATUS_REG1": {"description": "STAT_TX_STATUS_REG1",
"address_offset": "0x0400",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_local_fault": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx local fault.
  0 - Normal operation
  1 - Indicates the receive decoder state machine is in the TX_INIT state. This output is level sensitive. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_ovf_1h_r_out": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo ovf 1h r out.
  TX FIFO overflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_gmii_fifo_unf_1h_r_out": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx gmii fifo unf 1h r out.
  TX FIFO underflow.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_bad_parity": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx bad parity.
  Increment on any clock cycle where the  user-generated parity is calculated as  incorrect by the Tx parity checking logic.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550208,
},
"STAT_RX_STATUS_REG1": {"description": "STAT_RX_STATUS_REG1",
"address_offset": "0x0404",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_hi_ber": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx hi ber.
  High Bit Error Rate Indicator.
  1 - the BER is too high as defined by IEEE Std. 802.3. Corresponds to MDIO register bit 3.32.1 as defined in Clause 49.2.14.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_remote_fault": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx remote fault.
   0 - Remote fault condition does not exist.
   1 - It indicates a remote fault condition was detected. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_local_fault": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx local fault.
  1 - indicates the receive decoder state machine is in the RX_INIT state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_internal_local_fault": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx internal local fault.
  1 - when an internal local fault is generated due to test pattern generation or high bit error rate. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_received_local_fault": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx received local fault.
  0 - Normal operation
  1 - when enough local fault words are received from the link partner to trigger a fault condition as specified by the IEEE fault state machine.
      Remains High as long as the fault condition persists.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_preamble": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad preamble.
  0 - Indicates that an invalid preamble was not received.
  1 - Indicates that an invalid preamble was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_bad_sfd": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx bad sfd.
  Increment bad SFD.
  0 - Indicates that an invalid SFD was not received.
  1 - Indicates that an invalid SFD was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_got_signal_os": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx got signal os.
  Signal OS indication.
  1 - It indicates that a signal OS word was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550212,
},
"STAT_STATUS_REG1": {"description": "STAT_STATUS_REG1",
"address_offset": "0x0408",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_fifo_error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx fifo error.
  Transmit clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_read_error": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo read error.
  Transmit PTP FIFO read error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_tx_ptp_fifo_write_error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx ptp fifo write error.
  Transmit PTP FIFO write error.
  0 - Normal operation
  1 - Indicates that an error occurred during the PTP Tag write. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_fifo_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx fifo error.
  Receive clock compensation FIFO error indicator.
  0 - Normal operation
  1 - Indicates the clock compensation FIFO under or overflowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550216,
},
"STAT_RX_BLOCK_LOCK_REG": {"description": "STAT_RX_BLOCK_LOCK_REG",
"address_offset": "0x040C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_block_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx block lock
  Block lock status.
  1 - Indicates that block lock is achieved as defined in Clause 49.2.14 and MDIO register 3.32.0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550220,
},
"STAT_RX_RSFEC_STATUS_REG": {"description": "STAT_RX_RSFEC_STATUS_REG",
"address_offset": "0x043C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec lane alignment status.
  1 - Indicates that the RX RS-FEC block has achieved alignment on the data from the transceiver. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_rsfec_hi_ser": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx rsfec hi ser.
  Indicates high symbol error.
  1 - If the number of RS-FEC symbol errors in a window of 8192 codewords exceeds the threshold of 417.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550268,
},
"STAT_RX_FEC_STATUS_REG": {"description": "STAT_RX_FEC_STATUS_REG",
"address_offset": "0x0448",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_rx_lock": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec rx lock.
  1 - while the ctl_fec_rx_enable is asserted when the FEC decoder detects the frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_fec_lock_error": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat fec lock error.
  1 - If the FEC decoder has been unable to detect the frame boundary after about 5 ms. It is cleared when the frame boundary is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550280,
},
"STAT_TX_RSFEC_STATUS_REG": {"description": "STAT_TX_RSFEC_STATUS_REG",
"address_offset": "0x044C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_rsfec_lane_alignment_status": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat tx rsfec lane alignment status.
  1 - Indicates that the TX RS-FEC block has achieved alignment on the incoming PCS data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550284,
},
"STAT_TSN_REG": {"description": "STAT_TSN_REG",
"address_offset": "0x049C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_verify": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat tx mm verify.
  Indicates verification status.
  0 - Indicates that verification is complete.
  1 - Indicates that verification is successful.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550364,
},
"STAT_TX_FLOW_CONTROL_REG1": {"description": "STAT_TX_FLOW_CONTROL_REG1",
"address_offset": "0x0450",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_valid": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat tx pause valid.
  If a bit of this bus is set to 1, the core has transmitted a pause packet. If bit[8] is set to 1, a global pause packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550288,
},
"STAT_RX_FLOW_CONTROL_REG1": {"description": "STAT_RX_FLOW_CONTROL_REG1",
"address_offset": "0x0454",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_req": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause req.
  Pause request signal.
  When the RX receives a valid pause frame, it sets the corresponding bit of this bus to a 1 and keep it at 1 until the pause packet has been processed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_rx_pause_valid": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "9",
"desc": "stat rx pause valid.
  This bus indicates that a pause packet was received and the associated quanta on the stat_rx_pause_quanta[8:0][15:0] bus is valid and must be used for pause processing. If an 802.3x Ethernet MAC Pause packet is received, bit[8] is set to 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550292,
},
"STAT_AN_STATUS": {"description": "STAT_AN_STATUS",
"address_offset": "0x0458",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_fec_enable": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an fec enable.
  Used to enable the use of clause 74 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rs_fec_enable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rs fec enable.
  Used to enable the use of clause 91 FEC on the link.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_autoneg_complete": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an autoneg complete.
  1 - Indicates the auto-negotiation is complete and rx link status from the PCS has been received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_parallel_detection_fault": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an parallel detection fault.
  1 - Indicated a parallel detection fault during auto-negotiation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_tx_pause_enable": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an tx pause enable.
  1 - Enable station-to-station (global) pause packet generation in the transmit path to control data flow in the receive path.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_rx_pause_enable": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an rx pause enable.
  1 - Enable station-to-station (global) pause packet interpretation in the receive path, in order to control data flow from the transmitter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_valid": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability valid.
  1 - Indicates when all of the link partner advertisements become valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_autoneg_able": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp autoneg able.
  1 - Indicates that the link partner is able to perform auto-negotiation.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_pause": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp pause.
  1 - Indicates the advertised value of the PAUSE bit, (C0), in the receive link codeword from the link partner.
      It becomes valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_asm_dir": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp asm dir.
  1 - Indicates the advertised value of the ASMDIR bit, (C1), in the receive link codeword from the link partner.
      It becomes valid when the output signal  stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_rf": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp rf.
  1 - Indicates link partner remote fault.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_ability": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g ability.
  1 - Indicates the clause 74 FEC ability associated with 10Gb/s lane protocols that is being advertised by the link partner.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_10g_request": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 10g request.
  1 - Indicates that the link partner is requesting that the clause 74 FEC be used on the 10Gb/s lane protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_extended_ability_valid": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp extended ability valid.
  1 - It indicates that the detected extended abilities are valid.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_extended_fec": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "4",
"desc": "stat an lp ability extended fec.
  Indicates the extended FEC abilities as defined in Schedule 3.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_rs_request": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g rs request.
  1 - Indicates that the link partner is requesting the clause 91 (or 108) rs FEC be used for the 25gb/s lane protocols. 
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_fec_25g_baser_request": {"access": "read-only",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp fec 25g baser request.
  1 - Indicates that the link partner is requesting the clause 74 FEC be used for the 25Gb/s lane base-r protocols.
      It becomes valid when the output signal stat_an_lp_ability_valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550296,
},
"STAT_AN_ABILITY": {"description": "STAT_AN_ABILITY",
"address_offset": "0x045C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_lp_ability_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 1000base kx.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kx4": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kx4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_10gbase_kr": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 10gbase kr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_kr4": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_40gbase_cr4": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 40gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr10": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr10.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kp4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kp4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_kr4": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase kr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_100gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 100gbase cr4.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr_s.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_krcr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase krcr.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_kr1": {"access": "read-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase kr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_25gbase_cr1": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 25gbase cr1.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_kr2": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase kr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_lp_ability_50gbase_cr2": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "stat an lp ability 50gbase cr2.
  1 - Indicates that the protocol is advertised as supported by the link partner.
      They all become valid when the output signal stat_AN_lp_Ability_Valid is asserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550300,
},
"STAT_AN_LINK_CTL": {"description": "STAT_AN_LINK_CTL",
"address_offset": "0x0460",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_an_link_cntl_1000base_kx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 1000base kx.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kx4": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kx4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_10gbase_kr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 10gbase kr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_kr4": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_40gbase_cr4": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 40gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr10": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr10.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kp4": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kp4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_kr4": {"access": "read-only",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase kr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_100gbase_cr4": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 100gbase cr4.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr_s": {"access": "read-only",
"bit_offset": "18",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr_s.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_krcr": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase krcr.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_kr1": {"access": "read-only",
"bit_offset": "22",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase kr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_25gbase_cr1": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 25gbase cr1.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_kr2": {"access": "read-only",
"bit_offset": "26",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase kr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_an_link_cntl_50gbase_cr2": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "2",
"desc": "stat an link cntl 50gbase cr2.
  Link Control outputs from the auto-negotiation controller for the various Ethernet protocols. 
  Settings are as follows:
    00 - DISABLE; PCS is disconnected
    01 - SCAN_FOR_CARRIER; RX is connected to PCS
    11 - ENABLE; PCS is connected for mission mode operation
    10 - not used
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550304,
},
"STAT_LT_STATUS_REG1": {"description": "STAT_LT_STATUS_REG1",
"address_offset": "0x0464",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_initialize_from_rx": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt initialize from rx.
  This signal reflects the value of the initialize control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_preset_from_rx": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt preset from rx.
  This signal reflects the value of the preset control bit received in the control block from the link partner.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550308,
},
"STAT_LT_STATUS_REG2": {"description": "STAT_LT_STATUS_REG2",
"address_offset": "0x0468",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_training": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training.
  1 - Indicates when the respective link training state machine is performing link training.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_frame_lock": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt frame lock.
  1 - Asserted when link training has begun.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550312,
},
"STAT_LT_STATUS_REG3": {"description": "STAT_LT_STATUS_REG3",
"address_offset": "0x046C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_signal_detect": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt signal detect.
  1 - Indicates when the respective link training state machine has entered the SEND_DATA state, in which normal PCS operation can resume.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_training_fail": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt training fail.
  1 - Asserted during link training if the corresponding link training state machine detects a time-out during the training period.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550316,
},
"STAT_LT_STATUS_REG4": {"description": "STAT_LT_STATUS_REG4",
"address_offset": "0x0470",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_rx_sof": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat lt rx sof.
  1 - For 1 RX SerDes clock cycle to indicate the start of the link training frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550320,
},
"STAT_LT_COEFFICIENT0_REG": {"description": "STAT_LT_COEFFICIENT0_REG",
"address_offset": "0x0474",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_lt_k_p1_from_rx0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k p1 from rx0.
  This 2-bit field indicates the update control bits for the k+1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k0_from_rx0": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k0 from rx0.
  This 2-bit field indicates the update control bits for the k0 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_k_m1_from_rx0": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt k m1 from rx0.
  This 2-bit field indicates the update control bits for the k-1 coefficient, as received from the link partner in the control block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_p1_from_rx0": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat p1 from rx0.
  This 2-bit field indicates the update status bits for the k+1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat0_from_rx0": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat0 from rx0.
  This 2-bit field indicates the update status bits for the k0 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"stat_lt_stat_m1_from_rx0": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "stat lt stat m1 from rx0.
  This 2-bit field indicates the update status bits for the k-1 coefficient, as received from the link partner in the status block.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550324,
},
"STAT_RX_VALID_CTRL_CODE": {"description": "STAT_RX_VALID_CTRL_CODE",
"address_offset": "0x0494",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_valid_ctrl_code": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat rx valid ctrl code.
  1 - Indicates that a PCS block with a valid control code was received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550356,
},
"STAT_CORE_SPEED_REG": {"description": "STAT_CORE_SPEED_REG",
"address_offset": "0x0498",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_core_speed": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "stat core speed.
  0 - Standalone 25G
  1 - Standalone 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"runtime_switchable": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "runtime switchable.
  0 - Runtime Switchable 25G
  1 - Runtime Switchable 10G
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550360,
},
"STATUS_CYCLE_COUNT_LSB": {"description": "STATUS_CYCLE_COUNT_LSB",
"address_offset": "0x0500",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat cycle reg0.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550464,
},
"STATUS_CYCLE_COUNT_MSB": {"description": "STATUS_CYCLE_COUNT_MSB",
"address_offset": "0x0504",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_cycle_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat cycle reg1.
  Contains a count of the number of RX core clock cycles between TICK_REG writes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550468,
},
"STAT_RX_FRAMING_ERR_LSB": {"description": "STAT_RX_FRAMING_ERR_LSB",
"address_offset": "0x0648",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx framing err reg0.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550792,
},
"STAT_RX_FRAMING_ERR_MSB": {"description": "STAT_RX_FRAMING_ERR_MSB",
"address_offset": "0x064C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_framing_err_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx framing err reg1.
  RX sync header bits framing error.
  Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane.
  The value of the bus is only valid when the corresponding stat_rx_framing_err_valid is a 1.
  The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550796,
},
"STAT_RX_BAD_CODE_LSB": {"description": "STAT_RX_BAD_CODE_LSB",
"address_offset": "0x0660",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad code reg0.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550816,
},
"STAT_RX_BAD_CODE_MSB": {"description": "STAT_RX_BAD_CODE_MSB",
"address_offset": "0x0664",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_code_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad code reg1.
  Increment for 64B/66B code violations.
  This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the IEEE Std 802.3-2015.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550820,
},
"STAT_RX_ERROR_LSB": {"description": "STAT_RX_ERROR_LSB",
"address_offset": "0x0668",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx error reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550824,
},
"STAT_RX_ERROR_MSB": {"description": "STAT_RX_ERROR_MSB",
"address_offset": "0x066C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx error reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates a mismatch occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550828,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_LSB",
"address_offset": "0x0670",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec corrected cw inc reg0.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550832,
},
"STAT_RX_RSFEC_CORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_CORRECTED_CW_INC_MSB",
"address_offset": "0x0674",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_corrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec corrected cw inc reg1.
  Increment for corrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550836,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB",
"address_offset": "0x0678",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec uncorrected cw inc reg0.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550840,
},
"STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB": {"description": "STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB",
"address_offset": "0x067C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_uncorrected_cw_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec uncorrected cw inc reg1.
  Increment for uncorrected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550844,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_LSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_LSB",
"address_offset": "0x0680",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx rsfec err count inc reg0.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550848,
},
"STAT_RX_RSFEC_ERR_COUNT0_INC_MSB": {"description": "STAT_RX_RSFEC_ERR_COUNT0_INC_MSB",
"address_offset": "0x0684",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_rsfec_err_count0_inc_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx rsfec err count inc reg1.
  Increment for detected errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550852,
},
"STAT_TX_FRAME_ERROR_LSB": {"description": "STAT_TX_FRAME_ERROR_LSB",
"address_offset": "0x06A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx frame error reg0.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550880,
},
"STAT_TX_FRAME_ERROR_MSB": {"description": "STAT_TX_FRAME_ERROR_MSB",
"address_offset": "0x06A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_frame_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx frame error reg1.
  Increment for packets with tx_axis_tuser set to indicate an End of Packet(EOP) abort.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550884,
},
"STAT_TX_TOTAL_PACKETS_LSB": {"description": "STAT_TX_TOTAL_PACKETS_LSB",
"address_offset": "0x0700",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total packets reg0.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550976,
},
"STAT_TX_TOTAL_PACKETS_MSB": {"description": "STAT_TX_TOTAL_PACKETS_MSB",
"address_offset": "0x0704",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total packets reg1.
  Increment for the total number of packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550980,
},
"STAT_TX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0708",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good packets reg0.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550984,
},
"STAT_TX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_TX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x070C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good packets reg1.
  Increment for the total number of good packets transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550988,
},
"STAT_TX_TOTAL_BYTES_LSB": {"description": "STAT_TX_TOTAL_BYTES_LSB",
"address_offset": "0x0710",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total bytes reg0.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550992,
},
"STAT_TX_TOTAL_BYTES_MSB": {"description": "STAT_TX_TOTAL_BYTES_MSB",
"address_offset": "0x0714",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total bytes reg1.
  Increment for the total number of bytes transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147550996,
},
"STAT_TX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0718",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx total good bytes reg0.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551000,
},
"STAT_TX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_TX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x071C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx total good bytes reg1.
  Increment for the total number of good bytes transmitted.
  This value is only non-zero when a packet is transmitted completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551004,
},
"STAT_TX_PACKET_64_BYTES_LSB": {"description": "STAT_TX_PACKET_64_BYTES_LSB",
"address_offset": "0x0720",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 64 bytes reg0.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551008,
},
"STAT_TX_PACKET_64_BYTES_MSB": {"description": "STAT_TX_PACKET_64_BYTES_MSB",
"address_offset": "0x0724",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 64 bytes reg1.
  Increment for good and bad packets transmitted that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551012,
},
"STAT_TX_PACKET_65_127_BYTES_LSB": {"description": "STAT_TX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0728",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 65 - 127 bytes reg0.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551016,
},
"STAT_TX_PACKET_65_127_BYTES_MSB": {"description": "STAT_TX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x072C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 65-127 bytes reg1.
  Increment for good and bad packets transmitted that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551020,
},
"STAT_TX_PACKET_128_255_BYTES_LSB": {"description": "STAT_TX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0730",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 128-255 bytes reg0.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551024,
},
"STAT_TX_PACKET_128_255_BYTES_MSB": {"description": "STAT_TX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x0734",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 128-255 bytes reg1.
  Increment for good and bad packets transmitted that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551028,
},
"STAT_TX_PACKET_256_511_BYTES_LSB": {"description": "STAT_TX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0738",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 256-511 bytes reg0.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551032,
},
"STAT_TX_PACKET_256_511_BYTES_MSB": {"description": "STAT_TX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x073C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 256-511 bytes reg1.
  Increment for good and bad packets transmitted that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551036,
},
"STAT_TX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0740",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 512-1023 bytes reg0.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551040,
},
"STAT_TX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_TX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x0744",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 512-1023 bytes reg1.
  Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551044,
},
"STAT_TX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0748",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1024-1518 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551048,
},
"STAT_TX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_TX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x074C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1024-1518 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551052,
},
"STAT_TX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0750",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1519-1522 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551056,
},
"STAT_TX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_TX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x0754",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1519_1522_bytes__reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1519-1522 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551060,
},
"STAT_TX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0758",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1523-1548 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551064,
},
"STAT_TX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_TX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x075C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1523-1548 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551068,
},
"STAT_TX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0760",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 1549-2047 bytes reg0.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551072,
},
"STAT_TX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_TX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x0764",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 1549-2047 bytes reg1.
  Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551076,
},
"STAT_TX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0768",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 2048-4095 bytes reg0.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551080,
},
"STAT_TX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_TX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x076C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 2048-4095 bytes reg1.
  Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551084,
},
"STAT_TX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0770",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 4096-8191 bytes reg0.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551088,
},
"STAT_TX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_TX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x0774",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 4096-8191 bytes reg1.
  Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551092,
},
"STAT_TX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0778",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet 8192-9215 bytes reg0.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551096,
},
"STAT_TX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_TX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x077C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet 8192-9215 bytes reg1.
  Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551100,
},
"STAT_TX_PACKET_LARGE_LSB": {"description": "STAT_TX_PACKET_LARGE_LSB",
"address_offset": "0x0780",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551104,
},
"STAT_TX_PACKET_LARGE_MSB": {"description": "STAT_TX_PACKET_LARGE_MSB",
"address_offset": "0x0784",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551108,
},
"STAT_TX_PACKET_SMALL_LSB": {"description": "STAT_TX_PACKET_SMALL_LSB",
"address_offset": "0x0788",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551112,
},
"STAT_TX_PACKET_SMALL_MSB": {"description": "STAT_TX_PACKET_SMALL_MSB",
"address_offset": "0x078C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551116,
},
"STAT_TX_BAD_FCS_LSB": {"description": "STAT_TX_BAD_FCS_LSB",
"address_offset": "0x07B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx bad fcs reg0.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551160,
},
"STAT_TX_BAD_FCS_MSB": {"description": "STAT_TX_BAD_FCS_MSB",
"address_offset": "0x07BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx bad fcs reg1.
  Increment for packets greater than 64 bytes that have FCS errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551164,
},
"STAT_TX_UNICAST_LSB": {"description": "STAT_TX_UNICAST_LSB",
"address_offset": "0x07D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551184,
},
"STAT_TX_UNICAST_MSB": {"description": "STAT_TX_UNICAST_MSB",
"address_offset": "0x07D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551188,
},
"STAT_TX_MULTICAST_LSB": {"description": "STAT_TX_MULTICAST_LSB",
"address_offset": "0x07D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551192,
},
"STAT_TX_MULTICAST_MSB": {"description": "STAT_TX_MULTICAST_MSB",
"address_offset": "0x07DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551196,
},
"STAT_TX_BROADCAST_LSB": {"description": "STAT_TX_BROADCAST_LSB",
"address_offset": "0x07E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551200,
},
"STAT_TX_BROADCAST_MSB": {"description": "STAT_TX_BROADCAST_MSB",
"address_offset": "0x07E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551204,
},
"STAT_TX_VLAN_LSB": {"description": "STAT_TX_VLAN_LSB",
"address_offset": "0x07E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551208,
},
"STAT_TX_VLAN_MSB": {"description": "STAT_TX_VLAN_MSB",
"address_offset": "0x07EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551212,
},
"STAT_TX_PAUSE_LSB": {"description": "STAT_TX_PAUSE_LSB",
"address_offset": "0x07F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx pause reg0.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551216,
},
"STAT_TX_PAUSE_MSB": {"description": "STAT_TX_PAUSE_MSB",
"address_offset": "0x07F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx pause reg1.
  Increment for 802.3x MAC Pause Packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551220,
},
"STAT_TX_USER_PAUSE_LSB": {"description": "STAT_TX_USER_PAUSE_LSB",
"address_offset": "0x07F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx user pause reg0.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551224,
},
"STAT_TX_USER_PAUSE_MSB": {"description": "STAT_TX_USER_PAUSE_MSB",
"address_offset": "0x07FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx user pause reg1.
  Increment for Priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551228,
},
"STAT_RX_TOTAL_PACKETS_LSB": {"description": "STAT_RX_TOTAL_PACKETS_LSB",
"address_offset": "0x0808",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total packets reg0.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551240,
},
"STAT_RX_TOTAL_PACKETS_MSB": {"description": "STAT_RX_TOTAL_PACKETS_MSB",
"address_offset": "0x080C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total packets reg1.
  Increment for the total number of packets received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551244,
},
"STAT_RX_TOTAL_GOOD_PACKETS_LSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_LSB",
"address_offset": "0x0810",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good packets reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551248,
},
"STAT_RX_TOTAL_GOOD_PACKETS_MSB": {"description": "STAT_RX_TOTAL_GOOD_PACKETS_MSB",
"address_offset": "0x0814",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_packets_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good packets reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551252,
},
"STAT_RX_TOTAL_BYTES_LSB": {"description": "STAT_RX_TOTAL_BYTES_LSB",
"address_offset": "0x0818",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total bytes reg0.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551256,
},
"STAT_RX_TOTAL_BYTES_MSB": {"description": "STAT_RX_TOTAL_BYTES_MSB",
"address_offset": "0x081C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total bytes reg1.
  Increment for the total number of bytes received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551260,
},
"STAT_RX_TOTAL_GOOD_BYTES_LSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_LSB",
"address_offset": "0x0820",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx total good bytes reg0.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551264,
},
"STAT_RX_TOTAL_GOOD_BYTES_MSB": {"description": "STAT_RX_TOTAL_GOOD_BYTES_MSB",
"address_offset": "0x0824",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_total_good_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx total good bytes reg1.
  Increment for the total number of good bytes received.
  This value is only non-zero when a packet is received completely and contains no errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551268,
},
"STAT_RX_PACKET_64_BYTES_LSB": {"description": "STAT_RX_PACKET_64_BYTES_LSB",
"address_offset": "0x0828",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 64 bytes reg0.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551272,
},
"STAT_RX_PACKET_64_BYTES_MSB": {"description": "STAT_RX_PACKET_64_BYTES_MSB",
"address_offset": "0x082C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_64_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 64 bytes reg1.
  Increment for good and bad packets received that contain 64 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551276,
},
"STAT_RX_PACKET_65_127_BYTES_LSB": {"description": "STAT_RX_PACKET_65_127_BYTES_LSB",
"address_offset": "0x0830",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 65-127 bytes reg0.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551280,
},
"STAT_RX_PACKET_65_127_BYTES_MSB": {"description": "STAT_RX_PACKET_65_127_BYTES_MSB",
"address_offset": "0x0834",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_65_127_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 65-127 bytes reg1.
  Increment for good and bad packets received that contain 65 to 127 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551284,
},
"STAT_RX_PACKET_128_255_BYTES_LSB": {"description": "STAT_RX_PACKET_128_255_BYTES_LSB",
"address_offset": "0x0838",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 128-255 bytes reg0.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551288,
},
"STAT_RX_PACKET_128_255_BYTES_MSB": {"description": "STAT_RX_PACKET_128_255_BYTES_MSB",
"address_offset": "0x083C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_128_255_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 128-255 bytes reg1.
  Increment for good and bad packets received that contain 128 to 255 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551292,
},
"STAT_RX_PACKET_256_511_BYTES_LSB": {"description": "STAT_RX_PACKET_256_511_BYTES_LSB",
"address_offset": "0x0840",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 256-511 bytes reg0.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551296,
},
"STAT_RX_PACKET_256_511_BYTES_MSB": {"description": "STAT_RX_PACKET_256_511_BYTES_MSB",
"address_offset": "0x0844",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_256_511_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 256-511 bytes reg1.
  Increment for good and bad packets received that contain 256 to 511 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551300,
},
"STAT_RX_PACKET_512_1023_BYTES_LSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_LSB",
"address_offset": "0x0848",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 512-1023 bytes reg0.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551304,
},
"STAT_RX_PACKET_512_1023_BYTES_MSB": {"description": "STAT_RX_PACKET_512_1023_BYTES_MSB",
"address_offset": "0x084C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_512_1023_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 512-1023 bytes reg1.
  Increment for good and bad packets received that contain 512 to 1,023 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551308,
},
"STAT_RX_PACKET_1024_1518_BYTES_LSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_LSB",
"address_offset": "0x0850",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1024-1518 bytes reg0.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551312,
},
"STAT_RX_PACKET_1024_1518_BYTES_MSB": {"description": "STAT_RX_PACKET_1024_1518_BYTES_MSB",
"address_offset": "0x0854",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1024_1518_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1024-1518 bytes reg1.
  Increment for good and bad packets received that contain 1,024 to 1,518 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551316,
},
"STAT_RX_PACKET_1519_1522_BYTES_LSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_LSB",
"address_offset": "0x0858",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1519-1522 bytes reg0.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551320,
},
"STAT_RX_PACKET_1519_1522_BYTES_MSB": {"description": "STAT_RX_PACKET_1519_1522_BYTES_MSB",
"address_offset": "0x085C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1519_1522_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1519-1522 bytes reg1.
  Increment for good and bad packets received that contain 1519 to 1522 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551324,
},
"STAT_RX_PACKET_1523_1548_BYTES_LSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_LSB",
"address_offset": "0x0860",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1523-1548 bytes reg0.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551328,
},
"STAT_RX_PACKET_1523_1548_BYTES_MSB": {"description": "STAT_RX_PACKET_1523_1548_BYTES_MSB",
"address_offset": "0x0864",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1523_1548_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1523-1548 bytes reg1.
  Increment for good and bad packets received that contain 1,523 to 1,548 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551332,
},
"STAT_RX_PACKET_1549_2047_BYTES_LSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_LSB",
"address_offset": "0x0868",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 1549-2047 bytes reg0.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551336,
},
"STAT_RX_PACKET_1549_2047_BYTES_MSB": {"description": "STAT_RX_PACKET_1549_2047_BYTES_MSB",
"address_offset": "0x086C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_1549_2047_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 1549-2047 bytes reg1.
  Increment for good and bad packets received that contain 1,549 to 2,047 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551340,
},
"STAT_RX_PACKET_2048_4095_BYTES_LSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_LSB",
"address_offset": "0x0870",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 2048-4095 bytes reg0.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551344,
},
"STAT_RX_PACKET_2048_4095_BYTES_MSB": {"description": "STAT_RX_PACKET_2048_4095_BYTES_MSB",
"address_offset": "0x0874",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_2048_4095_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 2048-4095 bytes reg1.
  Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551348,
},
"STAT_RX_PACKET_4096_8191_BYTES_LSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_LSB",
"address_offset": "0x0878",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 4096-8191 bytes reg0.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551352,
},
"STAT_RX_PACKET_4096_8191_BYTES_MSB": {"description": "STAT_RX_PACKET_4096_8191_BYTES_MSB",
"address_offset": "0x087C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_4096_8191_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 4096-8191 bytes reg1.
  Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551356,
},
"STAT_RX_PACKET_8192_9215_BYTES_LSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_LSB",
"address_offset": "0x0880",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet 8192-9215 bytes reg0.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551360,
},
"STAT_RX_PACKET_8192_9215_BYTES_MSB": {"description": "STAT_RX_PACKET_8192_9215_BYTES_MSB",
"address_offset": "0x0884",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_8192_9215_bytes_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet 8192-9215 bytes reg1.
  Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551364,
},
"STAT_RX_PACKET_LARGE_LSB": {"description": "STAT_RX_PACKET_LARGE_LSB",
"address_offset": "0x0888",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet large reg0.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551368,
},
"STAT_RX_PACKET_LARGE_MSB": {"description": "STAT_RX_PACKET_LARGE_MSB",
"address_offset": "0x088C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_large_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet large reg1.
  Increment for all packets that are more than 9,215 bytes long.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551372,
},
"STAT_RX_PACKET_SMALL_LSB": {"description": "STAT_RX_PACKET_SMALL_LSB",
"address_offset": "0x0890",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet small reg0.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551376,
},
"STAT_RX_PACKET_SMALL_MSB": {"description": "STAT_RX_PACKET_SMALL_MSB",
"address_offset": "0x0894",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_small_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet small reg1.
  Increment for all packets that are less than 64 bytes long.
  Packets that are less than four bytes are dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551380,
},
"STAT_RX_UNDERSIZE_LSB": {"description": "STAT_RX_UNDERSIZE_LSB",
"address_offset": "0x0898",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx undersize reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551384,
},
"STAT_RX_UNDERSIZE_MSB": {"description": "STAT_RX_UNDERSIZE_MSB",
"address_offset": "0x089C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_undersize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx undersize reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551388,
},
"STAT_RX_FRAGMENT_LSB": {"description": "STAT_RX_FRAGMENT_LSB",
"address_offset": "0x8A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx fragment reg0.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551392,
},
"STAT_RX_FRAGMENT_MSB": {"description": "STAT_RX_FRAGMENT_MSB",
"address_offset": "0x8A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx fragment reg1.
  Increment for packets shorter than ctl_rx_min_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551396,
},
"STAT_RX_OVERSIZE_LSB": {"description": "STAT_RX_OVERSIZE_LSB",
"address_offset": "0x08A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx oversize reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551400,
},
"STAT_RX_OVERSIZE_MSB": {"description": "STAT_RX_OVERSIZE_MSB",
"address_offset": "0x08AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_oversize_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx oversize reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551404,
},
"STAT_RX_TOOLONG_LSB": {"description": "STAT_RX_TOOLONG_LSB",
"address_offset": "0x08B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx toolong reg0.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551408,
},
"STAT_RX_TOOLONG_MSB": {"description": "STAT_RX_TOOLONG_MSB",
"address_offset": "0x08B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_toolong_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx toolong reg1.
  Increment for packets longer than ctl_rx_max_packet_len with good and bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551412,
},
"STAT_RX_JABBER_LSB": {"description": "STAT_RX_JABBER_LSB",
"address_offset": "0x08B8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx jabber reg0.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551416,
},
"STAT_RX_JABBER_MSB": {"description": "STAT_RX_JABBER_MSB",
"address_offset": "0x08BC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_jabber_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx jabber reg1.
  Increment for packets longer than ctl_rx_max_packet_len with bad FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551420,
},
"STAT_RX_BAD_FCS_LSB": {"description": "STAT_RX_BAD_FCS_LSB",
"address_offset": "0x08C0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx bad fcs reg0.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551424,
},
"STAT_RX_BAD_FCS_MSB": {"description": "STAT_RX_BAD_FCS_MSB",
"address_offset": "0x08C4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx bad fcs reg1.
  Bad FCS indicator.
  The value on this bus indicates packets received with a bad FCS, but not a stomped FCS during a cycle.
  This output is pulsed for one clock cycle to indicate an error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551428,
},
"STAT_RX_PACKET_BAD_FCS_LSB": {"description": "STAT_RX_PACKET_BAD_FCS_LSB",
"address_offset": "0x08C8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx packet bad fcs reg0.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551432,
},
"STAT_RX_PACKET_BAD_FCS_MSB": {"description": "STAT_RX_PACKET_BAD_FCS_MSB",
"address_offset": "0x08CC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_packet_bad_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx packet bad fcs reg1.
  Increment for packets between 64 and ctl_rx_max_packet_len bytes that have Frame Check Sequence (FCS) errors.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551436,
},
"STAT_RX_STOMPED_FCS_LSB": {"description": "STAT_RX_STOMPED_FCS_LSB",
"address_offset": "0x08D0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx stomped fcs reg0.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551440,
},
"STAT_RX_STOMPED_FCS_MSB": {"description": "STAT_RX_STOMPED_FCS_MSB",
"address_offset": "0x08D4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_stomped_fcs_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx stomped fcs reg1.
  Stomped FCS indicator.
  The value on this bus indicates the packets were received with a stomped FCS.
  A stomped FCS is defined as the bitwise inverse of the expected good FCS.
  This output is pulsed for one clock cycle to indicate the stomped condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551444,
},
"STAT_RX_UNICAST_LSB": {"description": "STAT_RX_UNICAST_LSB",
"address_offset": "0x08D8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx unicast reg0.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551448,
},
"STAT_RX_UNICAST_MSB": {"description": "STAT_RX_UNICAST_MSB",
"address_offset": "0x08DC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_unicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx unicast reg1.
  Increment for good unicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551452,
},
"STAT_RX_MULTICAST_LSB": {"description": "STAT_RX_MULTICAST_LSB",
"address_offset": "0x08E0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx multicast reg0.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551456,
},
"STAT_RX_MULTICAST_MSB": {"description": "STAT_RX_MULTICAST_MSB",
"address_offset": "0x08E4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_multicast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx multicast reg1.
  Increment for good multicast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551460,
},
"STAT_RX_BROADCAST_LSB": {"description": "STAT_RX_BROADCAST_LSB",
"address_offset": "0x08E8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx broadcast reg0.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551464,
},
"STAT_RX_BROADCAST_MSB": {"description": "STAT_RX_BROADCAST_MSB",
"address_offset": "0x08EC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_broadcast_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx broadcast reg1.
  Increment for good broadcast packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551468,
},
"STAT_RX_VLAN_LSB": {"description": "STAT_RX_VLAN_LSB",
"address_offset": "0x08F0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx vlan reg0.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551472,
},
"STAT_RX_VLAN_MSB": {"description": "STAT_RX_VLAN_MSB",
"address_offset": "0x08F4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_vlan_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx vlan reg1.
  Increment for good 802.1Q tagged VLAN packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551476,
},
"STAT_RX_PAUSE_LSB": {"description": "STAT_RX_PAUSE_LSB",
"address_offset": "0x08F8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx pause reg0.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551480,
},
"STAT_RX_PAUSE_MSB": {"description": "STAT_RX_PAUSE_MSB",
"address_offset": "0x08FC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx pause reg1.
  Increment for 802.3x MAC Pause packet with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551484,
},
"STAT_RX_USER_PAUSE_LSB": {"description": "STAT_RX_USER_PAUSE_LSB",
"address_offset": "0x0900",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx user pause reg0.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551488,
},
"STAT_RX_USER_PAUSE_MSB": {"description": "STAT_RX_USER_PAUSE_MSB",
"address_offset": "0x0904",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_user_pause_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx user pause reg1.
  Increment for priority based pause packets with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551492,
},
"STAT_RX_INRANGEERR_LSB": {"description": "STAT_RX_INRANGEERR_LSB",
"address_offset": "0x0908",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx inrangeerr reg0.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551496,
},
"STAT_RX_INRANGEERR_MSB": {"description": "STAT_RX_INRANGEERR_MSB",
"address_offset": "0x090C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_inrangeerr_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx inrangeerr reg1.
  Increment for packets with Length field error but with good FCS.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551500,
},
"STAT_RX_TRUNCATED_LSB": {"description": "STAT_RX_TRUNCATED_LSB",
"address_offset": "0x0910",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx truncated reg0.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551504,
},
"STAT_RX_TRUNCATED_MSB": {"description": "STAT_RX_TRUNCATED_MSB",
"address_offset": "0x0914",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_truncated_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx truncated reg1.
  Packet truncation indicator.
  1 - Indicates that the current packet in flight is truncated due to its length exceeding ctl_rx_max_packet_len[14:0].
      This output is pulsed for one clock cycle to indicate the truncated condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551508,
},
"STAT_RX_TEST_PATTERN_MISMATCH_LSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_LSB",
"address_offset": "0x0918",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx test pattern mismatch reg0.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551512,
},
"STAT_RX_TEST_PATTERN_MISMATCH_MSB": {"description": "STAT_RX_TEST_PATTERN_MISMATCH_MSB",
"address_offset": "0x091C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_test_pattern_mismatch_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx test pattern mismatch reg1.
  Test pattern mismatch increment.
  A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core.
  This output is only active when ctl_rx_test_pattern is set to a 1.
  This output can be used to generate MDIO register as defined in Clause 45.
  This output is pulsed for one clock cycle.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551516,
},
"STAT_FEC_INC_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_LSB",
"address_offset": "0x0920",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551520,
},
"STAT_FEC_INC_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CORRECT_COUNT_MSB",
"address_offset": "0x0924",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected and corrected a bit errors in the corresponding frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551524,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_LSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_LSB",
"address_offset": "0x0928",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat fec inc cant correct count reg0.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551528,
},
"STAT_FEC_INC_CANT_CORRECT_COUNT_MSB": {"description": "STAT_FEC_INC_CANT_CORRECT_COUNT_MSB",
"address_offset": "0x092C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_fec_inc_cant_correct_count_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat fec inc cant correct count reg1.
  This signal will be asserted roughly every 32 words, while the ctl_rx_fec_enable is asserted, if the FEC decoder detected bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551532,
},
"STAT_TX_MM_STATUS_LSB": {"description": "STAT_TX_MM_STATUS_LSB",
"address_offset": "0x0980",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551616,
},
"STAT_TX_MM_STATUS_MSB": {"description": "STAT_TX_MM_STATUS_MSB",
"address_offset": "0x0984",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_status_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm status.
  1 - when a preemptable packet (initial fragment or complete packet) is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551620,
},
"STAT_TX_MM_FRAGMENT_LSB": {"description": "STAT_TX_MM_FRAGMENT_LSB",
"address_offset": "0x0988",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551624,
},
"STAT_TX_MM_FRAGMENT_MSB": {"description": "STAT_TX_MM_FRAGMENT_MSB",
"address_offset": "0x098C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm fragment.
  1 - when a continuation fragment of an preemptable packet is transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551628,
},
"STAT_TX_MM_HOLD_LSB": {"description": "STAT_TX_MM_HOLD_LSB",
"address_offset": "0x0990",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551632,
},
"STAT_TX_MM_HOLD_MSB": {"description": "STAT_TX_MM_HOLD_MSB",
"address_offset": "0x0994",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_tx_mm_hold_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat tx mm hold.
  Asserted when ctl_hold_request transitions from 1’b0 to 1’b1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551636,
},
"STAT_RX_MM_ASSEMBLY_ERROR_LSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_LSB",
"address_offset": "0x0998",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551640,
},
"STAT_RX_MM_ASSEMBLY_ERROR_MSB": {"description": "STAT_RX_MM_ASSEMBLY_ERROR_MSB",
"address_offset": "0x099C",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_assembly_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm assembly error.
  Asserted when errors are detected during fragment assembly.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551644,
},
"STAT_RX_MM_FRAME_SMD_ERROR_LSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_LSB",
"address_offset": "0x09A0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551648,
},
"STAT_RX_MM_FRAME_SMD_ERROR_MSB": {"description": "STAT_RX_MM_FRAME_SMD_ERROR_MSB",
"address_offset": "0x09A4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_smd_error_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame smd error.
  Asserted when the frame fragment is rejected due to an incorrect SMD value or arriving with SMD-C when no frame is in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551652,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_LSB",
"address_offset": "0x09A8",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551656,
},
"STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB": {"description": "STAT_RX_MM_FRAME_ASSEMBLY_OK_MSB",
"address_offset": "0x09AC",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_frame_assembly_ok_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm frame assembly ok.
  Asserted when all the preemptable frame fragments have been assembled and presented.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551660,
},
"STAT_RX_MM_FRAGMENT_LSB": {"description": "STAT_RX_MM_FRAGMENT_LSB",
"address_offset": "0x09B0",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551664,
},
"STAT_RX_MM_FRAGMENT_MSB": {"description": "STAT_RX_MM_FRAGMENT_MSB",
"address_offset": "0x09B4",
"access": "read-only",
"size": "1",
"interface": "s_axi_1",
"fields": {"stat_rx_mm_fragment_reg1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "stat rx mm fragment.
  Asserted when a fragment frame is received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147551668,
},
},
}]. Thread: Worker-32: Launching SystemDebugger_xemacps_example_intr_dma_1_system
