/*
 *******************************************************************************
 * Copyright (c) 2017, STMicroelectronics
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. Neither the name of STMicroelectronics nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *******************************************************************************
 Modified 1 may 2023 by TempersLee
 */

#ifndef _PINAF_CH32V20X_H
#define _PINAF_CH32V20X_H

#ifdef __cplusplus
extern "C" {
#endif

enum {
  AFIO_NONE,
    // ENABLE:
    /* GPIO_Remap_define */
    /* PCFR1 */
  AFIO_Remap_SPI1_ENABLE,
  AFIO_Remap_SPI1_DISABLE,
  
  AFIO_Remap_I2C1_ENABLE,
  AFIO_Remap_I2C1_DISABLE,
  
  AFIO_Remap_USART1_ENABLE,
  AFIO_Remap_USART1_DISABLE,
  
  AFIO_Remap_USART2_ENABLE,
  AFIO_Remap_USART2_DISABLE,
  
  AFIO_FullRemap_USART3_ENABLE,
  AFIO_PartialRemap_USART3_ENABLE,  
  AFIO_Remap_USART3_DISABLE,
  
  AFIO_FullRemap_TIM1_ENABLE,
  AFIO_PartialRemap_TIM1_ENABLE,
  AFIO_Remap_TIM1_DISABLE,
  
  AFIO_FullRemap_TIM2_ENABLE,
  AFIO_Partial2Remap_TIM2_ENABLE,
  AFIO_Partial1Remap_TIM2_ENABLE,
  AFIO_Remap_TIM2_DISABLE,

  AFIO_Remap_TIM3_ENABLE,
  AFIO_PartialRemap_TIM3_ENABLE,
  AFIO_Remap_TIM3_DISABLE,

  AFIO_Remap_TIM4_ENABLE,
  AFIO_Remap_TIM4_DISABLE,

  AFIO_Remap1_CAN1_ENABLE,
  AFIO_Remap2_CAN1_ENABLE,
  AFIO_Remap_CAN1_DISABLE,

  AFIO_Remap_PD01_ENABLE,
  AFIO_Remap_PD01_DISABLE,

  AFIO_Remap_TIM5CH4_LSI_ENABLE,
  AFIO_Remap_TIM5CH4_LSI_DISABLE,

  AFIO_Remap_ETH_ENABLE,
  AFIO_Remap_ETH_DISABLE,

  AFIO_Remap_CAN2_ENABLE,
  AFIO_Remap_CAN2_DISABLE,
  
  AFIO_Remap_ETH_RMII,
  AFIO_Remap_ETH_MII,

  AFIO_Remap_ADC1_ETRGINJ_ENABLE,
  AFIO_Remap_ADC1_ETRGINJ_DISABLE,
  AFIO_Remap_ADC1_ETRGREG_ENABLE,
  AFIO_Remap_ADC1_ETRGREG_DISABLE,

  AFIO_Remap_ADC2_ETRGINJ_ENABLE,
  AFIO_Remap_ADC2_ETRGINJ_DISABLE,
  AFIO_Remap_ADC2_ETRGREG_ENABLE,
  AFIO_Remap_ADC2_ETRGREG_DISABLE,

  AFIO_Remap_SWJ_DISABLE,

  AFIO_Remap_SPI3_ENABLE,
  AFIO_Remap_SPI3_DISABLE,

  AFIO_Remap_TIM2ITR1_TO_ETH,
  AFIO_Remap_TIM2ITR1_TO_USB,

  AFIO_Remap_PTP_PPS_ENABLE,
  AFIO_Remap_PTP_PPS_DISABLE,

  AFIO_Remap_TIM8_ENABLE,
  AFIO_Remap_TIM8_DISABLE,

  AFIO_FullRemap_TIM9_ENABLE,
  AFIO_PartialRemap_TIM9_ENABLE,
  AFIO_Remap_TIM9_DISABLE,

  AFIO_FullRemap_TIM10_ENABLE,
  AFIO_PartialRemap_TIM10_ENABLE,
  AFIO_Remap_TIM10_DISABLE,

  AFIO_Remap_FSMCNADV_ENABLE,
  AFIO_Remap_FSMCNADV_DISABLE,

  AFIO_FullRemap_USART4_ENABLE,
  AFIO_PartialRemap_USART4_ENABLE,
  AFIO_Remap_USART4_DISABLE,

  AFIO_FullRemap_USART5_ENABLE,
  AFIO_PritialRemap_USART5_ENABLE,
  AFIO_Remap_USART5_DISABLE,

  AFIO_FullRemap_USART6_ENABLE,
  AFIO_PartialRemap_USART6_ENABLE,
  AFIO_Remap_USART6_DISABLE,

  AFIO_FullRemap_USART7_ENABLE,
  AFIO_PartialRemap_USART7_ENABLE,
  AFIO_Remap_USART7_DISABLE,

  AFIO_FullRemap_USART8_ENABLE,
  AFIO_PartialRemap_USART8_ENABLE,
  AFIO_Remap_USART8_DISABLE,

  AFIO_Remap_USART1_HighBit_ENABLE,
  AFIO_Remap_USART1_HighBit_DISABLE
};

static inline void pinV32_DisconnectDebug(PinName pin)
{
  /** Enable this flag gives the possibility to use debug pins without any risk
    * to lose traces
    */
#ifndef CH32V_LOCK_DEBUG
  // Enable AFIO clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);

  // Disconnect JTAG-DP + SW-DP signals.
  // Warning: Need to reconnect under reset
  if ((pin == PA_13) || (pin == PA_14)) {
     GPIO_PinRemapConfig(GPIO_Remap_SWJ_Disable, ENABLE);  // JTAG-DP Disabled and SW-DP Disabled
  }
#else
  (void)(pin);
#endif 
}

static inline void pin_SetV32AFPin(uint32_t afnum)
{
  // Enable AFIO clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);

  switch (afnum) {
    case AFIO_Remap_SPI1_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_SPI1,ENABLE);
      break;
    case AFIO_Remap_SPI1_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_SPI1,DISABLE);
      break;
    case AFIO_Remap_I2C1_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_I2C1,ENABLE);
      break;      
    case AFIO_Remap_I2C1_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_I2C1,DISABLE);
      break;
    case AFIO_Remap_USART1_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_USART1,ENABLE);
      break;
    case AFIO_Remap_USART1_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_USART1,DISABLE);
      break;
    case AFIO_Remap_USART2_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_USART2,ENABLE);
      break;  
    case AFIO_Remap_USART2_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_USART2,DISABLE);
      break;  
    case AFIO_FullRemap_USART3_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART3,ENABLE);
      break;    
    case AFIO_PartialRemap_USART3_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_USART3,ENABLE);
      break;   
    case AFIO_Remap_USART3_DISABLE: 
      GPIO_PinRemapConfig(GPIO_FullRemap_USART3,DISABLE);
      break;
    case AFIO_FullRemap_TIM1_ENABLE: 
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM1,ENABLE);
      break;  
    case AFIO_PartialRemap_TIM1_ENABLE: 
      GPIO_PinRemapConfig(GPIO_PartialRemap_TIM1,ENABLE);
      break;
    case AFIO_Remap_TIM1_DISABLE: 
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM1,DISABLE);
      break;
    case AFIO_FullRemap_TIM2_ENABLE: 
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM2,ENABLE);
      break;
    case AFIO_Partial2Remap_TIM2_ENABLE: 
      GPIO_PinRemapConfig(GPIO_PartialRemap2_TIM2,ENABLE);
      break;
    case AFIO_Partial1Remap_TIM2_ENABLE: 
      GPIO_PinRemapConfig(GPIO_PartialRemap1_TIM2,ENABLE);
      break;
    case AFIO_Remap_TIM2_DISABLE: 
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM2,DISABLE);
      break;
    case AFIO_Remap_TIM3_ENABLE: 
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM3,ENABLE);
      break;
    case AFIO_PartialRemap_TIM3_ENABLE: 
      GPIO_PinRemapConfig(GPIO_PartialRemap_TIM3,ENABLE);
      break;
    case AFIO_Remap_TIM3_DISABLE: 
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM3,DISABLE);
      break;
    case AFIO_Remap_TIM4_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_TIM4,ENABLE);
      break;
    case AFIO_Remap_TIM4_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_TIM4,DISABLE);
      break;
    case AFIO_Remap1_CAN1_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap1_CAN1,ENABLE);
      break;
    case AFIO_Remap2_CAN1_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap2_CAN1,ENABLE);
      break;
    case AFIO_Remap_CAN1_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap2_CAN1,DISABLE); //will clear all bit of can
      break;      
    case AFIO_Remap_PD01_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_PD01,ENABLE);
      break;
    case AFIO_Remap_PD01_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_PD01,DISABLE);
      break;
    case AFIO_Remap_TIM5CH4_LSI_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_TIM5CH4_LSI,ENABLE);
      break;
    case AFIO_Remap_TIM5CH4_LSI_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_TIM5CH4_LSI,DISABLE);
      break;
    case AFIO_Remap_ETH_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ETH,ENABLE);
      break;
    case AFIO_Remap_ETH_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ETH,DISABLE);
      break;      
    case AFIO_Remap_CAN2_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_CAN2,ENABLE);
      break;
    case AFIO_Remap_CAN2_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_CAN2,DISABLE);
      break;

    case AFIO_Remap_ETH_RMII:     
      GPIO_PinRemapConfig(GPIO_Remap_MII_RMII_SEL,ENABLE);  //0 is MII,1 is RMII
      break;
    case AFIO_Remap_ETH_MII: 
      GPIO_PinRemapConfig(GPIO_Remap_MII_RMII_SEL,DISABLE);
      break;      

    case AFIO_Remap_ADC1_ETRGINJ_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC1_ETRGINJ,ENABLE);
      break;
    case AFIO_Remap_ADC1_ETRGINJ_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC1_ETRGINJ,DISABLE);
      break;
    case AFIO_Remap_ADC1_ETRGREG_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC1_ETRGREG,ENABLE);
      break;
    case AFIO_Remap_ADC1_ETRGREG_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC1_ETRGREG,DISABLE);
      break;
      
    case AFIO_Remap_ADC2_ETRGINJ_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC2_ETRGINJ,ENABLE);
      break;
    case AFIO_Remap_ADC2_ETRGINJ_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC2_ETRGINJ,DISABLE);
      break;
    case AFIO_Remap_ADC2_ETRGREG_ENABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC2_ETRGREG,ENABLE);
      break;
    case AFIO_Remap_ADC2_ETRGREG_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_ADC2_ETRGREG,DISABLE);
      break;

    case AFIO_Remap_SWJ_DISABLE: 
      GPIO_PinRemapConfig(GPIO_Remap_SWJ_Disable,ENABLE);
      break;

    case AFIO_Remap_SPI3_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_SPI3,ENABLE);
      break;
    case AFIO_Remap_SPI3_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_SPI3,DISABLE);
      break;

    case AFIO_Remap_TIM2ITR1_TO_ETH:
      GPIO_PinRemapConfig(GPIO_Remap_TIM2ITR1_PTP_SOF,DISABLE);   //0 is to pps of eth, 1 is to sof of USB, (only for Connectivity line devices)
      break;
    case AFIO_Remap_TIM2ITR1_TO_USB:
      GPIO_PinRemapConfig(GPIO_Remap_TIM2ITR1_PTP_SOF,ENABLE);   //0 is to pps of eth, 1 is to sof of USB, (only for Connectivity line devices)
      break;
    case AFIO_Remap_PTP_PPS_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_PTP_PPS,ENABLE);           //(only for Connectivity line devices)
      break;
    case AFIO_Remap_PTP_PPS_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_PTP_PPS,DISABLE);          //(only for Connectivity line devices)
      break;

    case AFIO_Remap_TIM8_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_TIM8,ENABLE);
      break;
    case AFIO_Remap_TIM8_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_TIM8,DISABLE);  
      break;

    case AFIO_FullRemap_TIM9_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM9,ENABLE);  
      break;
    case AFIO_PartialRemap_TIM9_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_TIM9,DISABLE);  
      break;
    case AFIO_Remap_TIM9_DISABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM9,DISABLE);      
      break;

    case AFIO_FullRemap_TIM10_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM10,ENABLE);
      break;
    case AFIO_PartialRemap_TIM10_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_TIM10,ENABLE);       
      break;
    case AFIO_Remap_TIM10_DISABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_TIM10,DISABLE);
      break;

    case AFIO_Remap_FSMCNADV_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_FSMC_NADV,ENABLE); 
      break;
    case AFIO_Remap_FSMCNADV_DISABLE:
      GPIO_PinRemapConfig(GPIO_Remap_FSMC_NADV,DISABLE); 
      break;

    case AFIO_FullRemap_USART4_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART4,ENABLE);
      break;
    case AFIO_PartialRemap_USART4_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_USART4,ENABLE);
      break;
    case AFIO_Remap_USART4_DISABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART4,DISABLE);
      break;  

    case AFIO_FullRemap_USART5_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART5,ENABLE);
      break;
    case AFIO_PritialRemap_USART5_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_USART5,ENABLE);
      break;
    case AFIO_Remap_USART5_DISABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART5,DISABLE);
      break;

    case AFIO_FullRemap_USART6_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART6,ENABLE);
      break;
    case AFIO_PartialRemap_USART6_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_USART6,ENABLE);
      break;
    case AFIO_Remap_USART6_DISABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART6,DISABLE);
      break;

    case AFIO_FullRemap_USART7_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART7,ENABLE);
      break;
    case AFIO_PartialRemap_USART7_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_USART7,ENABLE);
      break;
    case AFIO_Remap_USART7_DISABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART7,DISABLE);
      break;

    case AFIO_FullRemap_USART8_ENABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART8,ENABLE);
      break;
    case AFIO_PartialRemap_USART8_ENABLE:
      GPIO_PinRemapConfig(GPIO_PartialRemap_USART8,ENABLE);
      break;
    case AFIO_Remap_USART8_DISABLE:
      GPIO_PinRemapConfig(GPIO_FullRemap_USART8,DISABLE);
      break;

    case AFIO_Remap_USART1_HighBit_ENABLE:
      GPIO_PinRemapConfig(GPIO_Remap_USART1_HighBit,ENABLE);
      break;
    case AFIO_Remap_USART1_HighBit_DISABLE:  
      GPIO_PinRemapConfig(GPIO_Remap_USART1_HighBit,DISABLE);
      break;
    default:
    case AFIO_NONE:
      break;
  }
}

#ifdef __cplusplus
}
#endif

#endif /* _PINAF_CH32V20X_H */
