$date
	Sat Nov 11 21:58:40 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Register_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clock $end
$var reg 32 # data_in [31:0] $end
$var reg 1 $ en_write $end
$var reg 1 % reset $end
$scope module regs $end
$var wire 1 " clk $end
$var wire 32 & data_in [31:0] $end
$var wire 1 $ en_write $end
$var wire 1 % reset $end
$var reg 32 ' data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
x$
bx #
0"
bx !
$end
#1000
1%
1"
#2000
0"
#3000
0%
b0 !
b0 '
1"
#4000
0"
#5000
0$
b0 #
b0 &
1"
#6000
0"
#7000
1$
1"
#8000
0"
#9000
b1001 #
b1001 &
1"
#10000
0"
#11000
b1001 !
b1001 '
1"
#12000
0"
#13000
1"
#14000
0"
#15000
b111 #
b111 &
1"
#16000
0"
#17000
b111 !
b111 '
1"
#18000
0"
#19000
b1000 #
b1000 &
1"
#20000
0"
#21000
b1000 !
b1000 '
1"
#22000
0"
#23000
1"
