# 1 "arch/arm64/boot/dts/marvell/ac5-98dx35xx-rd.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/marvell/ac5-98dx35xx-rd.dts"
# 13 "arch/arm64/boot/dts/marvell/ac5-98dx35xx-rd.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/marvell/ac5-98dx35xx.dtsi" 1







# 1 "arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi" 1
# 9 "arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi" 2

/ {
 model = "Marvell AC5 SoC";
 compatible = "marvell,ac5";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
   };
  };

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&l2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&l2>;
  };

  l2: l2-cache {
   compatible = "cache";
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 9 4>,
        <1 8 4>,
        <1 10 4>,
        <1 7 4>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 12 4>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  dma-ranges;

  internal-regs@7f000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "simple-bus";

   ranges = <0x0 0x0 0x7f000000 0x1000000>;
   dma-coherent;

   uart0: serial@12000 {
    compatible = "snps,dw-apb-uart";
    reg = <0x12000 0x100>;
    reg-shift = <2>;
    interrupts = <0 83 4>;
    reg-io-width = <1>;
    clocks = <&cnm_clock>;
    status = "okay";
   };

   uart1: serial@12100 {
    compatible = "snps,dw-apb-uart";
    reg = <0x11000 0x100>;
    reg-shift = <2>;
    interrupts = <0 84 4>;
    reg-io-width = <1>;
    clocks = <&cnm_clock>;
    status = "disabled";
   };

   uart2: serial@12200 {
    compatible = "snps,dw-apb-uart";
    reg = <0x12200 0x100>;
    reg-shift = <2>;
    interrupts = <0 85 4>;
    reg-io-width = <1>;
    clocks = <&cnm_clock>;
    status = "disabled";
   };

   uart3: serial@12300 {
    compatible = "snps,dw-apb-uart";
    reg = <0x12300 0x100>;
    reg-shift = <2>;
    interrupts = <0 86 4>;
    reg-io-width = <1>;
    clocks = <&cnm_clock>;
    status = "disabled";
   };

   mdio: mdio@22004 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "marvell,orion-mdio";
    reg = <0x22004 0x4>;
    clocks = <&cnm_clock>;
   };

   i2c0: i2c@11000{
    compatible = "marvell,mv78230-i2c";
    reg = <0x11000 0x20>;
    #address-cells = <1>;
    #size-cells = <0>;

    clocks = <&cnm_clock>;
    clock-names = "core";
    interrupts = <0 87 4>;
    clock-frequency=<100000>;

    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&i2c0_pins>;
    pinctrl-1 = <&i2c0_gpio>;
    scl-gpios = <&gpio0 26 (0 | (2 | 4))>;
    sda-gpios = <&gpio0 27 (0 | (2 | 4))>;
    status = "disabled";
   };

   i2c1: i2c@11100{
    compatible = "marvell,mv78230-i2c";
    reg = <0x11100 0x20>;
    #address-cells = <1>;
    #size-cells = <0>;

    clocks = <&cnm_clock>;
    clock-names = "core";
    interrupts = <0 88 4>;
    clock-frequency=<100000>;

    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&i2c1_pins>;
    pinctrl-1 = <&i2c1_gpio>;
    scl-gpios = <&gpio0 20 (0 | (2 | 4))>;
    sda-gpios = <&gpio0 21 (0 | (2 | 4))>;
    status = "disabled";
   };

   gpio0: gpio@18100 {
    compatible = "marvell,orion-gpio";
    reg = <0x18100 0x40>;
    ngpios = <32>;
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl0 0 0 32>;
    marvell,pwm-offset = <0x1f0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 75 4>,
          <0 76 4>,
          <0 77 4>,
          <0 78 4>;
   };

   gpio1: gpio@18140 {
    reg = <0x18140 0x40>;
    compatible = "marvell,orion-gpio";
    ngpios = <14>;
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl0 0 32 14>;
    marvell,pwm-offset = <0x1f0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 79 4>,
          <0 80 4>;
   };
  };





  behind-32bit-controller@7f000000 {
   compatible = "simple-bus";
   #address-cells = <0x2>;
   #size-cells = <0x2>;
   ranges = <0x0 0x0 0x0 0x7f000000 0x0 0x1000000>;

   dma-ranges = <0x0 0x0 0x2 0x0 0x1 0x0>;
   dma-coherent;

   eth0: ethernet@20000 {
    compatible = "marvell,armada-ac5-neta";
    reg = <0x0 0x20000 0x0 0x4000>;
    interrupts = <0 45 4>;
    clocks = <&cnm_clock>;
    phy-mode = "sgmii";
    status = "disabled";
   };

   eth1: ethernet@24000 {
    compatible = "marvell,armada-ac5-neta";
    reg = <0x0 0x24000 0x0 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&cnm_clock>;
    phy-mode = "sgmii";
    status = "disabled";
   };

   usb0: usb@80000 {
    compatible = "marvell,orion-ehci";
    reg = <0x0 0x80000 0x0 0x500>;
    interrupts = <0 67 4>;
    status = "disabled";
   };

   usb1: usb@a0000 {
    compatible = "marvell,orion-ehci";
    reg = <0x0 0xa0000 0x0 0x500>;
    interrupts = <0 69 4>;
    status = "disabled";
   };
  };

  pinctrl0: pinctrl@80020100 {
   compatible = "marvell,ac5-pinctrl";
   reg = <0 0x80020100 0 0x20>;

   i2c0_pins: i2c0-pins {
    marvell,pins = "mpp26", "mpp27";
    marvell,function = "i2c0";
   };

   i2c0_gpio: i2c0-gpio-pins {
    marvell,pins = "mpp26", "mpp27";
    marvell,function = "gpio";
   };

   i2c1_pins: i2c1-pins {
    marvell,pins = "mpp20", "mpp21";
    marvell,function = "i2c1";
   };

   i2c1_gpio: i2c1-gpio-pins {
    marvell,pins = "mpp20", "mpp21";
    marvell,function = "i2c1";
   };
  };

  spi0: spi@805a0000 {
   compatible = "marvell,armada-3700-spi";
   reg = <0x0 0x805a0000 0x0 0x50>;
   #address-cells = <0x1>;
   #size-cells = <0x0>;
   clocks = <&spi_clock>;
   interrupts = <0 90 4>;
   num-cs = <1>;
   status = "disabled";
  };

  spi1: spi@805a8000 {
   compatible = "marvell,armada-3700-spi";
   reg = <0x0 0x805a8000 0x0 0x50>;
   #address-cells = <0x1>;
   #size-cells = <0x0>;
   clocks = <&spi_clock>;
   interrupts = <0 91 4>;
   num-cs = <1>;
   status = "disabled";
  };

  gic: interrupt-controller@80600000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x0 0x80600000 0x0 0x10000>,
         <0x0 0x80660000 0x0 0x40000>;
   interrupts = <1 6 4>;
  };
 };

 clocks {
  cnm_clock: cnm-clock {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <328000000>;
  };

  spi_clock: spi-clock {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <200000000>;
  };
 };
};
# 9 "arch/arm64/boot/dts/marvell/ac5-98dx35xx.dtsi" 2

/ {
 model = "Marvell AC5X SoC";
 compatible = "marvell,ac5x", "marvell,ac5";
};

&cnm_clock {
 clock-frequency = <325000000>;
};
# 16 "arch/arm64/boot/dts/marvell/ac5-98dx35xx-rd.dts" 2

/ {
 model = "Marvell RD-AC5X Board";
 compatible = "marvell,rd-ac5x", "marvell,ac5x", "marvell,ac5";

 aliases {
  serial0 = &uart0;
  spiflash0 = &spiflash0;
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  ethernet0 = &eth0;
  ethernet1 = &eth1;
 };

 memory@0 {
  device_type = "memory";
  reg = <0x2 0x00000000 0x0 0x40000000>;
 };

 usb1phy: usb-phy {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };
};

&mdio {
 phy0: ethernet-phy@0 {
  reg = <0>;
 };
};

&i2c0 {
 status = "okay";
};

&i2c1 {
 status = "okay";
};

&eth0 {
 status = "okay";
 phy-handle = <&phy0>;
};


&usb0 {
 status = "okay";
};


&usb1 {
 status = "okay";
 phys = <&usb1phy>;
 phy-names = "usb-phy";
 dr_mode = "peripheral";
};

&spi0 {
 status = "okay";

 spiflash0: flash@0 {
  compatible = "jedec,spi-nor";
  spi-max-frequency = <50000000>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <1>;
  reg = <0>;

  #address-cells = <1>;
  #size-cells = <1>;

  partition@0 {
   label = "spi_flash_part0";
   reg = <0x0 0x800000>;
  };

  parition@1 {
   label = "spi_flash_part1";
   reg = <0x800000 0x700000>;
  };

  parition@2 {
   label = "spi_flash_part2";
   reg = <0xF00000 0x100000>;
  };
 };
};
