	component ddr2_sys is
		port (
			clk_clk                    : in    std_logic                     := 'X';             -- clk
			reset_reset_n              : in    std_logic                     := 'X';             -- reset_n
			memory_mem_a               : out   std_logic_vector(13 downto 0);                    -- mem_a
			memory_mem_ba              : out   std_logic_vector(1 downto 0);                     -- mem_ba
			memory_mem_ck              : out   std_logic_vector(1 downto 0);                     -- mem_ck
			memory_mem_ck_n            : out   std_logic_vector(1 downto 0);                     -- mem_ck_n
			memory_mem_cke             : out   std_logic_vector(1 downto 0);                     -- mem_cke
			memory_mem_cs_n            : out   std_logic_vector(1 downto 0);                     -- mem_cs_n
			memory_mem_dm              : out   std_logic_vector(7 downto 0);                     -- mem_dm
			memory_mem_ras_n           : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			memory_mem_cas_n           : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			memory_mem_we_n            : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			memory_mem_dq              : inout std_logic_vector(63 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs             : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n           : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt             : out   std_logic_vector(1 downto 0);                     -- mem_odt
			oct_rdn                    : in    std_logic                     := 'X';             -- rdn
			oct_rup                    : in    std_logic                     := 'X';             -- rup
			read_control_read_base     : in    std_logic_vector(29 downto 0) := (others => 'X'); -- control_read_base
			read_control_read_length   : in    std_logic_vector(29 downto 0) := (others => 'X'); -- control_read_length
			read_control_go            : in    std_logic                     := 'X';             -- control_go
			read_control_done          : out   std_logic;                                        -- control_done
			read_control_early_done    : out   std_logic;                                        -- control_early_done
			read_user_read_buffer      : in    std_logic                     := 'X';             -- user_read_buffer
			read_user_buffer_data      : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_buffer_data
			read_user_data_available   : out   std_logic;                                        -- user_data_available
			write_control_write_base   : in    std_logic_vector(29 downto 0) := (others => 'X'); -- control_write_base
			write_control_write_length : in    std_logic_vector(29 downto 0) := (others => 'X'); -- control_write_length
			write_control_go           : in    std_logic                     := 'X';             -- control_go
			write_control_done         : out   std_logic;                                        -- control_done
			write_user_write_buffer    : in    std_logic                     := 'X';             -- user_write_buffer
			write_user_buffer_data     : in    std_logic_vector(31 downto 0) := (others => 'X'); -- user_buffer_data
			write_user_buffer_full     : out   std_logic                                         -- user_buffer_full
		);
	end component ddr2_sys;

