// Seed: 581443126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_19;
  logic [1 : 1] id_20;
  ;
  assign id_6 = id_2;
  localparam id_21 = 1;
  logic id_22;
  wire [-1 'h0 : 1] id_23;
  wire id_24;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
);
  parameter id_1 = -1'h0;
  supply1 [id_1  #  (  .  id_1  (  1  )  ) : id_1] id_2;
  assign id_2 = -1'b0 == id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  integer id_3;
  initial begin : LABEL_0
    $unsigned(id_1);
    ;
  end
endmodule
