

================================================================
== Vivado HLS Report for 'fill_fm_buf_bn_16u_s'
================================================================
* Date:           Sun Sep  6 14:16:42 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.831 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69| 0.345 us | 0.345 us |   69|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       67|       67|         5|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %col)" [ResNet/net_hls.cc:45]   --->   Operation 8 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %row)" [ResNet/net_hls.cc:45]   --->   Operation 9 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %col_read to i6" [ResNet/net_hls.cc:55]   --->   Operation 10 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_121 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_read, i2 0)" [ResNet/net_hls.cc:55]   --->   Operation 11 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1265_14 = zext i5 %tmp_121 to i6" [ResNet/net_hls.cc:55]   --->   Operation 12 'zext' 'zext_ln1265_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.87ns)   --->   "%add_ln1265 = add i6 %zext_ln1265, %zext_ln1265_14" [ResNet/net_hls.cc:55]   --->   Operation 13 'add' 'add_ln1265' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_443 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln1265, i3 0)" [ResNet/net_hls.cc:55]   --->   Operation 14 'bitconcatenate' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1265_15 = zext i9 %tmp_443 to i64" [ResNet/net_hls.cc:55]   --->   Operation 15 'zext' 'zext_ln1265_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_444 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1265, i1 false)" [ResNet/net_hls.cc:55]   --->   Operation 16 'bitconcatenate' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1265_16 = zext i7 %tmp_444 to i64" [ResNet/net_hls.cc:55]   --->   Operation 17 'zext' 'zext_ln1265_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.92ns)   --->   "%add_ln1265_7 = add i64 %zext_ln1265_15, %zext_ln1265_16" [ResNet/net_hls.cc:55]   --->   Operation 18 'add' 'add_ln1265_7' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "br label %.preheader" [ResNet/net_hls.cc:48]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln48, %hls_label_9 ]" [ResNet/net_hls.cc:48]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%brow_0 = phi i4 [ 1, %0 ], [ %select_ln55_3, %hls_label_9 ]" [ResNet/net_hls.cc:55]   --->   Operation 21 'phi' 'brow_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bcol_0 = phi i4 [ 1, %0 ], [ %bcol, %hls_label_9 ]"   --->   Operation 22 'phi' 'bcol_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.86ns)   --->   "%icmp_ln48 = icmp eq i7 %indvar_flatten, -64" [ResNet/net_hls.cc:48]   --->   Operation 23 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.89ns)   --->   "%add_ln48 = add i7 %indvar_flatten, 1" [ResNet/net_hls.cc:48]   --->   Operation 24 'add' 'add_ln48' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %1, label %hls_label_9" [ResNet/net_hls.cc:48]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%brow = add i4 1, %brow_0" [ResNet/net_hls.cc:48]   --->   Operation 26 'add' 'brow' <Predicate = (!icmp_ln48)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%icmp_ln49 = icmp eq i4 %bcol_0, -7" [ResNet/net_hls.cc:49]   --->   Operation 27 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.45ns)   --->   "%select_ln55 = select i1 %icmp_ln49, i4 1, i4 %bcol_0" [ResNet/net_hls.cc:55]   --->   Operation 28 'select' 'select_ln55' <Predicate = (!icmp_ln48)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.45ns)   --->   "%select_ln55_3 = select i1 %icmp_ln49, i4 %brow, i4 %brow_0" [ResNet/net_hls.cc:55]   --->   Operation 29 'select' 'select_ln55_3' <Predicate = (!icmp_ln48)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%bcol = add i4 1, %select_ln55" [ResNet/net_hls.cc:49]   --->   Operation 30 'add' 'bcol' <Predicate = (!icmp_ln48)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %select_ln55_3 to i64" [ResNet/net_hls.cc:55]   --->   Operation 31 'zext' 'zext_ln55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.93ns)   --->   "%add_ln1265_8 = add i64 %zext_ln55, %add_ln1265_7" [ResNet/net_hls.cc:55]   --->   Operation 32 'add' 'add_ln1265_8' <Predicate = (!icmp_ln48)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i64 %add_ln1265_8 to i9" [ResNet/net_hls.cc:55]   --->   Operation 33 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln1265, i3 0)" [ResNet/net_hls.cc:55]   --->   Operation 34 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1265_2 = trunc i64 %add_ln1265_8 to i11" [ResNet/net_hls.cc:55]   --->   Operation 35 'trunc' 'trunc_ln1265_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl19_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %trunc_ln1265_2, i1 false)" [ResNet/net_hls.cc:55]   --->   Operation 36 'bitconcatenate' 'p_shl19_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265_9 = add i12 %p_shl18_cast, %p_shl19_cast" [ResNet/net_hls.cc:55]   --->   Operation 37 'add' 'add_ln1265_9' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_122 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln55_3, i3 0)" [ResNet/net_hls.cc:55]   --->   Operation 38 'bitconcatenate' 'tmp_122' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1265_17 = zext i7 %tmp_122 to i8" [ResNet/net_hls.cc:55]   --->   Operation 39 'zext' 'zext_ln1265_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln55_3, i1 false)" [ResNet/net_hls.cc:55]   --->   Operation 40 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1265_18 = zext i5 %tmp_123 to i8" [ResNet/net_hls.cc:55]   --->   Operation 41 'zext' 'zext_ln1265_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265_10 = add i8 %zext_ln1265_17, %zext_ln1265_18" [ResNet/net_hls.cc:55]   --->   Operation 42 'add' 'add_ln1265_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1265_19 = zext i4 %select_ln55 to i8" [ResNet/net_hls.cc:55]   --->   Operation 43 'zext' 'zext_ln1265_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1265_20 = zext i4 %select_ln55 to i12" [ResNet/net_hls.cc:55]   --->   Operation 44 'zext' 'zext_ln1265_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1265_11 = add i12 %zext_ln1265_20, %add_ln1265_9" [ResNet/net_hls.cc:55]   --->   Operation 45 'add' 'add_ln1265_11' <Predicate = (!icmp_ln48)> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1265_21 = zext i12 %add_ln1265_11 to i64" [ResNet/net_hls.cc:55]   --->   Operation 46 'zext' 'zext_ln1265_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%fm_buf_V_0_addr = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 47 'getelementptr' 'fm_buf_V_0_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%fm_buf_V_1_addr = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 48 'getelementptr' 'fm_buf_V_1_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%fm_buf_V_10_addr = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 49 'getelementptr' 'fm_buf_V_10_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%fm_buf_V_11_addr = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 50 'getelementptr' 'fm_buf_V_11_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%fm_buf_V_12_addr = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 51 'getelementptr' 'fm_buf_V_12_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%fm_buf_V_13_addr = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 52 'getelementptr' 'fm_buf_V_13_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%fm_buf_V_14_addr = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 53 'getelementptr' 'fm_buf_V_14_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%fm_buf_V_15_addr = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 54 'getelementptr' 'fm_buf_V_15_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%fm_buf_V_2_addr = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 55 'getelementptr' 'fm_buf_V_2_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%fm_buf_V_3_addr = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 56 'getelementptr' 'fm_buf_V_3_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%fm_buf_V_4_addr = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 57 'getelementptr' 'fm_buf_V_4_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%fm_buf_V_5_addr = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 58 'getelementptr' 'fm_buf_V_5_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%fm_buf_V_6_addr = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 59 'getelementptr' 'fm_buf_V_6_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%fm_buf_V_7_addr = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 60 'getelementptr' 'fm_buf_V_7_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%fm_buf_V_8_addr = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 61 'getelementptr' 'fm_buf_V_8_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%fm_buf_V_9_addr = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln1265_21" [ResNet/net_hls.cc:55]   --->   Operation 62 'getelementptr' 'fm_buf_V_9_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1265_12 = add i8 %zext_ln1265_19, %add_ln1265_10" [ResNet/net_hls.cc:55]   --->   Operation 63 'add' 'add_ln1265_12' <Predicate = (!icmp_ln48)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1265_22 = zext i8 %add_ln1265_12 to i64" [ResNet/net_hls.cc:55]   --->   Operation 64 'zext' 'zext_ln1265_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%out_buf0_V_0_addr = getelementptr [100 x i12]* @out_buf0_V_0, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 65 'getelementptr' 'out_buf0_V_0_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%out_buf0_V_1_addr = getelementptr [100 x i12]* @out_buf0_V_1, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 66 'getelementptr' 'out_buf0_V_1_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%out_buf0_V_10_addr = getelementptr [100 x i12]* @out_buf0_V_10, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 67 'getelementptr' 'out_buf0_V_10_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%out_buf0_V_11_addr = getelementptr [100 x i12]* @out_buf0_V_11, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 68 'getelementptr' 'out_buf0_V_11_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%out_buf0_V_12_addr = getelementptr [100 x i12]* @out_buf0_V_12, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 69 'getelementptr' 'out_buf0_V_12_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%out_buf0_V_13_addr = getelementptr [100 x i12]* @out_buf0_V_13, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 70 'getelementptr' 'out_buf0_V_13_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%out_buf0_V_14_addr = getelementptr [100 x i12]* @out_buf0_V_14, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 71 'getelementptr' 'out_buf0_V_14_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%out_buf0_V_15_addr = getelementptr [100 x i12]* @out_buf0_V_15, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 72 'getelementptr' 'out_buf0_V_15_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%out_buf0_V_2_addr = getelementptr [100 x i12]* @out_buf0_V_2, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 73 'getelementptr' 'out_buf0_V_2_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%out_buf0_V_3_addr = getelementptr [100 x i12]* @out_buf0_V_3, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 74 'getelementptr' 'out_buf0_V_3_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%out_buf0_V_4_addr = getelementptr [100 x i12]* @out_buf0_V_4, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 75 'getelementptr' 'out_buf0_V_4_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%out_buf0_V_5_addr = getelementptr [100 x i12]* @out_buf0_V_5, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 76 'getelementptr' 'out_buf0_V_5_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%out_buf0_V_6_addr = getelementptr [100 x i12]* @out_buf0_V_6, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 77 'getelementptr' 'out_buf0_V_6_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%out_buf0_V_7_addr = getelementptr [100 x i12]* @out_buf0_V_7, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 78 'getelementptr' 'out_buf0_V_7_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%out_buf0_V_8_addr = getelementptr [100 x i12]* @out_buf0_V_8, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 79 'getelementptr' 'out_buf0_V_8_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%out_buf0_V_9_addr = getelementptr [100 x i12]* @out_buf0_V_9, i64 0, i64 %zext_ln1265_22" [ResNet/net_hls.cc:55]   --->   Operation 80 'getelementptr' 'out_buf0_V_9_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.35ns)   --->   "%out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 81 'load' 'out_buf0_V_0_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 82 [2/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 82 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 83 [2/2] (1.35ns)   --->   "%out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 83 'load' 'out_buf0_V_1_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 84 [2/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 84 'load' 'fm_buf_V_1_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 85 [2/2] (1.35ns)   --->   "%out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 85 'load' 'out_buf0_V_2_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 86 [2/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 86 'load' 'fm_buf_V_2_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 87 [2/2] (1.35ns)   --->   "%out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 87 'load' 'out_buf0_V_3_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 88 [2/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 88 'load' 'fm_buf_V_3_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 89 [2/2] (1.35ns)   --->   "%out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 89 'load' 'out_buf0_V_4_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 90 [2/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 90 'load' 'fm_buf_V_4_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 91 [2/2] (1.35ns)   --->   "%out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 91 'load' 'out_buf0_V_5_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 92 [2/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 92 'load' 'fm_buf_V_5_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 93 [2/2] (1.35ns)   --->   "%out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 93 'load' 'out_buf0_V_6_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 94 [2/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 94 'load' 'fm_buf_V_6_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 95 [2/2] (1.35ns)   --->   "%out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 95 'load' 'out_buf0_V_7_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 96 [2/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 96 'load' 'fm_buf_V_7_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 97 [2/2] (1.35ns)   --->   "%out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 97 'load' 'out_buf0_V_8_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 98 [2/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 98 'load' 'fm_buf_V_8_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 99 [2/2] (1.35ns)   --->   "%out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 99 'load' 'out_buf0_V_9_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 100 [2/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 100 'load' 'fm_buf_V_9_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 101 [2/2] (1.35ns)   --->   "%out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 101 'load' 'out_buf0_V_10_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 102 [2/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 102 'load' 'fm_buf_V_10_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 103 [2/2] (1.35ns)   --->   "%out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 103 'load' 'out_buf0_V_11_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 104 [2/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 104 'load' 'fm_buf_V_11_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 105 [2/2] (1.35ns)   --->   "%out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 105 'load' 'out_buf0_V_12_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 106 [2/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 106 'load' 'fm_buf_V_12_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 107 [2/2] (1.35ns)   --->   "%out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 107 'load' 'out_buf0_V_13_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 108 [2/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 108 'load' 'fm_buf_V_13_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 109 [2/2] (1.35ns)   --->   "%out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 109 'load' 'out_buf0_V_14_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 110 [2/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 110 'load' 'fm_buf_V_14_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 111 [2/2] (1.35ns)   --->   "%out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 111 'load' 'out_buf0_V_15_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 112 [2/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 112 'load' 'fm_buf_V_15_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 113 [1/2] (1.35ns)   --->   "%out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 113 'load' 'out_buf0_V_0_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %out_buf0_V_0_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 114 'sext' 'sext_ln703' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 115 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln703_111 = sext i12 %fm_buf_V_0_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 116 'sext' 'sext_ln703_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.96ns)   --->   "%add_ln1192 = add nsw i13 %sext_ln703_111, %sext_ln703" [ResNet/net_hls.cc:55]   --->   Operation 117 'add' 'add_ln1192' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 118 'bitselect' 'tmp_445' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %out_buf0_V_0_load, %fm_buf_V_0_load" [ResNet/net_hls.cc:55]   --->   Operation 119 'add' 'add_ln703' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 120 'bitselect' 'tmp_446' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_446, true" [ResNet/net_hls.cc:55]   --->   Operation 121 'xor' 'xor_ln786' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_445, %xor_ln786" [ResNet/net_hls.cc:55]   --->   Operation 122 'and' 'and_ln786' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%xor_ln340_82 = xor i1 %tmp_445, %tmp_446" [ResNet/net_hls.cc:55]   --->   Operation 123 'xor' 'xor_ln340_82' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%xor_ln340 = xor i1 %tmp_445, true" [ResNet/net_hls.cc:55]   --->   Operation 124 'xor' 'xor_ln340' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%or_ln340 = or i1 %tmp_446, %xor_ln340" [ResNet/net_hls.cc:55]   --->   Operation 125 'or' 'or_ln340' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%select_ln340 = select i1 %xor_ln340_82, i12 2047, i12 %add_ln703" [ResNet/net_hls.cc:55]   --->   Operation 126 'select' 'select_ln340' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703" [ResNet/net_hls.cc:55]   --->   Operation 127 'select' 'select_ln388' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_126 = select i1 %or_ln340, i12 %select_ln340, i12 %select_ln388" [ResNet/net_hls.cc:55]   --->   Operation 128 'select' 'select_ln340_126' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/2] (1.35ns)   --->   "%out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 129 'load' 'out_buf0_V_1_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln703_112 = sext i12 %out_buf0_V_1_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 130 'sext' 'sext_ln703_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 131 [1/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 131 'load' 'fm_buf_V_1_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln703_113 = sext i12 %fm_buf_V_1_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 132 'sext' 'sext_ln703_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.96ns)   --->   "%add_ln1192_103 = add nsw i13 %sext_ln703_113, %sext_ln703_112" [ResNet/net_hls.cc:55]   --->   Operation 133 'add' 'add_ln1192_103' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_103, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 134 'bitselect' 'tmp_453' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.96ns)   --->   "%add_ln703_61 = add i12 %out_buf0_V_1_load, %fm_buf_V_1_load" [ResNet/net_hls.cc:55]   --->   Operation 135 'add' 'add_ln703_61' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_61, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 136 'bitselect' 'tmp_454' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_454, true" [ResNet/net_hls.cc:55]   --->   Operation 137 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_110 = and i1 %tmp_453, %xor_ln786_1" [ResNet/net_hls.cc:55]   --->   Operation 138 'and' 'and_ln786_110' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%xor_ln340_83 = xor i1 %tmp_453, %tmp_454" [ResNet/net_hls.cc:55]   --->   Operation 139 'xor' 'xor_ln340_83' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%xor_ln340_1 = xor i1 %tmp_453, true" [ResNet/net_hls.cc:55]   --->   Operation 140 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%or_ln340_188 = or i1 %tmp_454, %xor_ln340_1" [ResNet/net_hls.cc:55]   --->   Operation 141 'or' 'or_ln340_188' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%select_ln340_1 = select i1 %xor_ln340_83, i12 2047, i12 %add_ln703_61" [ResNet/net_hls.cc:55]   --->   Operation 142 'select' 'select_ln340_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_110, i12 -2048, i12 %add_ln703_61" [ResNet/net_hls.cc:55]   --->   Operation 143 'select' 'select_ln388_1' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_128 = select i1 %or_ln340_188, i12 %select_ln340_1, i12 %select_ln388_1" [ResNet/net_hls.cc:55]   --->   Operation 144 'select' 'select_ln340_128' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/2] (1.35ns)   --->   "%out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 145 'load' 'out_buf0_V_2_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln703_114 = sext i12 %out_buf0_V_2_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 146 'sext' 'sext_ln703_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 147 [1/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 147 'load' 'fm_buf_V_2_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln703_115 = sext i12 %fm_buf_V_2_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 148 'sext' 'sext_ln703_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.96ns)   --->   "%add_ln1192_105 = add nsw i13 %sext_ln703_115, %sext_ln703_114" [ResNet/net_hls.cc:55]   --->   Operation 149 'add' 'add_ln1192_105' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_105, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 150 'bitselect' 'tmp_461' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.96ns)   --->   "%add_ln703_62 = add i12 %out_buf0_V_2_load, %fm_buf_V_2_load" [ResNet/net_hls.cc:55]   --->   Operation 151 'add' 'add_ln703_62' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_62, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 152 'bitselect' 'tmp_462' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_462, true" [ResNet/net_hls.cc:55]   --->   Operation 153 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_112 = and i1 %tmp_461, %xor_ln786_2" [ResNet/net_hls.cc:55]   --->   Operation 154 'and' 'and_ln786_112' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%xor_ln340_84 = xor i1 %tmp_461, %tmp_462" [ResNet/net_hls.cc:55]   --->   Operation 155 'xor' 'xor_ln340_84' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%xor_ln340_2 = xor i1 %tmp_461, true" [ResNet/net_hls.cc:55]   --->   Operation 156 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln340_192 = or i1 %tmp_462, %xor_ln340_2" [ResNet/net_hls.cc:55]   --->   Operation 157 'or' 'or_ln340_192' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%select_ln340_2 = select i1 %xor_ln340_84, i12 2047, i12 %add_ln703_62" [ResNet/net_hls.cc:55]   --->   Operation 158 'select' 'select_ln340_2' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_112, i12 -2048, i12 %add_ln703_62" [ResNet/net_hls.cc:55]   --->   Operation 159 'select' 'select_ln388_2' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_130 = select i1 %or_ln340_192, i12 %select_ln340_2, i12 %select_ln388_2" [ResNet/net_hls.cc:55]   --->   Operation 160 'select' 'select_ln340_130' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/2] (1.35ns)   --->   "%out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 161 'load' 'out_buf0_V_3_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln703_116 = sext i12 %out_buf0_V_3_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 162 'sext' 'sext_ln703_116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 163 [1/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 163 'load' 'fm_buf_V_3_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln703_117 = sext i12 %fm_buf_V_3_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 164 'sext' 'sext_ln703_117' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.96ns)   --->   "%add_ln1192_107 = add nsw i13 %sext_ln703_117, %sext_ln703_116" [ResNet/net_hls.cc:55]   --->   Operation 165 'add' 'add_ln1192_107' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_107, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 166 'bitselect' 'tmp_469' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.96ns)   --->   "%add_ln703_63 = add i12 %out_buf0_V_3_load, %fm_buf_V_3_load" [ResNet/net_hls.cc:55]   --->   Operation 167 'add' 'add_ln703_63' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_63, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 168 'bitselect' 'tmp_470' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_53)   --->   "%xor_ln786_3 = xor i1 %tmp_470, true" [ResNet/net_hls.cc:55]   --->   Operation 169 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_53)   --->   "%and_ln786_114 = and i1 %tmp_469, %xor_ln786_3" [ResNet/net_hls.cc:55]   --->   Operation 170 'and' 'and_ln786_114' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%xor_ln340_85 = xor i1 %tmp_469, %tmp_470" [ResNet/net_hls.cc:55]   --->   Operation 171 'xor' 'xor_ln340_85' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%xor_ln340_37 = xor i1 %tmp_469, true" [ResNet/net_hls.cc:55]   --->   Operation 172 'xor' 'xor_ln340_37' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%or_ln340_196 = or i1 %tmp_470, %xor_ln340_37" [ResNet/net_hls.cc:55]   --->   Operation 173 'or' 'or_ln340_196' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%select_ln340_38 = select i1 %xor_ln340_85, i12 2047, i12 %add_ln703_63" [ResNet/net_hls.cc:55]   --->   Operation 174 'select' 'select_ln340_38' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_53 = select i1 %and_ln786_114, i12 -2048, i12 %add_ln703_63" [ResNet/net_hls.cc:55]   --->   Operation 175 'select' 'select_ln388_53' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_132 = select i1 %or_ln340_196, i12 %select_ln340_38, i12 %select_ln388_53" [ResNet/net_hls.cc:55]   --->   Operation 176 'select' 'select_ln340_132' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/2] (1.35ns)   --->   "%out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 177 'load' 'out_buf0_V_4_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln703_118 = sext i12 %out_buf0_V_4_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 178 'sext' 'sext_ln703_118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 179 [1/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 179 'load' 'fm_buf_V_4_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln703_119 = sext i12 %fm_buf_V_4_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 180 'sext' 'sext_ln703_119' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.96ns)   --->   "%add_ln1192_109 = add nsw i13 %sext_ln703_119, %sext_ln703_118" [ResNet/net_hls.cc:55]   --->   Operation 181 'add' 'add_ln1192_109' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_109, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 182 'bitselect' 'tmp_477' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.96ns)   --->   "%add_ln703_64 = add i12 %out_buf0_V_4_load, %fm_buf_V_4_load" [ResNet/net_hls.cc:55]   --->   Operation 183 'add' 'add_ln703_64' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_64, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 184 'bitselect' 'tmp_478' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_478, true" [ResNet/net_hls.cc:55]   --->   Operation 185 'xor' 'xor_ln786_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_116 = and i1 %tmp_477, %xor_ln786_4" [ResNet/net_hls.cc:55]   --->   Operation 186 'and' 'and_ln786_116' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%xor_ln340_86 = xor i1 %tmp_477, %tmp_478" [ResNet/net_hls.cc:55]   --->   Operation 187 'xor' 'xor_ln340_86' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%xor_ln340_4 = xor i1 %tmp_477, true" [ResNet/net_hls.cc:55]   --->   Operation 188 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%or_ln340_200 = or i1 %tmp_478, %xor_ln340_4" [ResNet/net_hls.cc:55]   --->   Operation 189 'or' 'or_ln340_200' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%select_ln340_4 = select i1 %xor_ln340_86, i12 2047, i12 %add_ln703_64" [ResNet/net_hls.cc:55]   --->   Operation 190 'select' 'select_ln340_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_116, i12 -2048, i12 %add_ln703_64" [ResNet/net_hls.cc:55]   --->   Operation 191 'select' 'select_ln388_4' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_134 = select i1 %or_ln340_200, i12 %select_ln340_4, i12 %select_ln388_4" [ResNet/net_hls.cc:55]   --->   Operation 192 'select' 'select_ln340_134' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 193 [1/2] (1.35ns)   --->   "%out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 193 'load' 'out_buf0_V_5_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln703_120 = sext i12 %out_buf0_V_5_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 194 'sext' 'sext_ln703_120' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 195 [1/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 195 'load' 'fm_buf_V_5_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln703_121 = sext i12 %fm_buf_V_5_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 196 'sext' 'sext_ln703_121' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.96ns)   --->   "%add_ln1192_111 = add nsw i13 %sext_ln703_121, %sext_ln703_120" [ResNet/net_hls.cc:55]   --->   Operation 197 'add' 'add_ln1192_111' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_111, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 198 'bitselect' 'tmp_485' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.96ns)   --->   "%add_ln703_65 = add i12 %out_buf0_V_5_load, %fm_buf_V_5_load" [ResNet/net_hls.cc:55]   --->   Operation 199 'add' 'add_ln703_65' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_65, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 200 'bitselect' 'tmp_486' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_55 = xor i1 %tmp_486, true" [ResNet/net_hls.cc:55]   --->   Operation 201 'xor' 'xor_ln786_55' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_118 = and i1 %tmp_485, %xor_ln786_55" [ResNet/net_hls.cc:55]   --->   Operation 202 'and' 'and_ln786_118' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%xor_ln340_87 = xor i1 %tmp_485, %tmp_486" [ResNet/net_hls.cc:55]   --->   Operation 203 'xor' 'xor_ln340_87' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%xor_ln340_5 = xor i1 %tmp_485, true" [ResNet/net_hls.cc:55]   --->   Operation 204 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln340_204 = or i1 %tmp_486, %xor_ln340_5" [ResNet/net_hls.cc:55]   --->   Operation 205 'or' 'or_ln340_204' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%select_ln340_5 = select i1 %xor_ln340_87, i12 2047, i12 %add_ln703_65" [ResNet/net_hls.cc:55]   --->   Operation 206 'select' 'select_ln340_5' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_118, i12 -2048, i12 %add_ln703_65" [ResNet/net_hls.cc:55]   --->   Operation 207 'select' 'select_ln388_5' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_136 = select i1 %or_ln340_204, i12 %select_ln340_5, i12 %select_ln388_5" [ResNet/net_hls.cc:55]   --->   Operation 208 'select' 'select_ln340_136' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (1.35ns)   --->   "%out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 209 'load' 'out_buf0_V_6_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln703_122 = sext i12 %out_buf0_V_6_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 210 'sext' 'sext_ln703_122' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 211 [1/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 211 'load' 'fm_buf_V_6_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln703_123 = sext i12 %fm_buf_V_6_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 212 'sext' 'sext_ln703_123' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.96ns)   --->   "%add_ln1192_113 = add nsw i13 %sext_ln703_123, %sext_ln703_122" [ResNet/net_hls.cc:55]   --->   Operation 213 'add' 'add_ln1192_113' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_113, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 214 'bitselect' 'tmp_493' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.96ns)   --->   "%add_ln703_66 = add i12 %out_buf0_V_6_load, %fm_buf_V_6_load" [ResNet/net_hls.cc:55]   --->   Operation 215 'add' 'add_ln703_66' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_66, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 216 'bitselect' 'tmp_494' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_494, true" [ResNet/net_hls.cc:55]   --->   Operation 217 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_120 = and i1 %tmp_493, %xor_ln786_6" [ResNet/net_hls.cc:55]   --->   Operation 218 'and' 'and_ln786_120' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%xor_ln340_88 = xor i1 %tmp_493, %tmp_494" [ResNet/net_hls.cc:55]   --->   Operation 219 'xor' 'xor_ln340_88' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%xor_ln340_6 = xor i1 %tmp_493, true" [ResNet/net_hls.cc:55]   --->   Operation 220 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%or_ln340_208 = or i1 %tmp_494, %xor_ln340_6" [ResNet/net_hls.cc:55]   --->   Operation 221 'or' 'or_ln340_208' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%select_ln340_6 = select i1 %xor_ln340_88, i12 2047, i12 %add_ln703_66" [ResNet/net_hls.cc:55]   --->   Operation 222 'select' 'select_ln340_6' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_120, i12 -2048, i12 %add_ln703_66" [ResNet/net_hls.cc:55]   --->   Operation 223 'select' 'select_ln388_6' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_138 = select i1 %or_ln340_208, i12 %select_ln340_6, i12 %select_ln388_6" [ResNet/net_hls.cc:55]   --->   Operation 224 'select' 'select_ln340_138' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 225 [1/2] (1.35ns)   --->   "%out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 225 'load' 'out_buf0_V_7_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln703_124 = sext i12 %out_buf0_V_7_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 226 'sext' 'sext_ln703_124' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 227 [1/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 227 'load' 'fm_buf_V_7_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln703_125 = sext i12 %fm_buf_V_7_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 228 'sext' 'sext_ln703_125' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.96ns)   --->   "%add_ln1192_115 = add nsw i13 %sext_ln703_125, %sext_ln703_124" [ResNet/net_hls.cc:55]   --->   Operation 229 'add' 'add_ln1192_115' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_115, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 230 'bitselect' 'tmp_501' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.96ns)   --->   "%add_ln703_67 = add i12 %out_buf0_V_7_load, %fm_buf_V_7_load" [ResNet/net_hls.cc:55]   --->   Operation 231 'add' 'add_ln703_67' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_67, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 232 'bitselect' 'tmp_502' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_502, true" [ResNet/net_hls.cc:55]   --->   Operation 233 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_122 = and i1 %tmp_501, %xor_ln786_7" [ResNet/net_hls.cc:55]   --->   Operation 234 'and' 'and_ln786_122' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%xor_ln340_89 = xor i1 %tmp_501, %tmp_502" [ResNet/net_hls.cc:55]   --->   Operation 235 'xor' 'xor_ln340_89' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%xor_ln340_7 = xor i1 %tmp_501, true" [ResNet/net_hls.cc:55]   --->   Operation 236 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%or_ln340_212 = or i1 %tmp_502, %xor_ln340_7" [ResNet/net_hls.cc:55]   --->   Operation 237 'or' 'or_ln340_212' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%select_ln340_7 = select i1 %xor_ln340_89, i12 2047, i12 %add_ln703_67" [ResNet/net_hls.cc:55]   --->   Operation 238 'select' 'select_ln340_7' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_122, i12 -2048, i12 %add_ln703_67" [ResNet/net_hls.cc:55]   --->   Operation 239 'select' 'select_ln388_7' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_140 = select i1 %or_ln340_212, i12 %select_ln340_7, i12 %select_ln388_7" [ResNet/net_hls.cc:55]   --->   Operation 240 'select' 'select_ln340_140' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 241 [1/2] (1.35ns)   --->   "%out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 241 'load' 'out_buf0_V_8_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln703_126 = sext i12 %out_buf0_V_8_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 242 'sext' 'sext_ln703_126' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 243 [1/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 243 'load' 'fm_buf_V_8_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln703_127 = sext i12 %fm_buf_V_8_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 244 'sext' 'sext_ln703_127' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.96ns)   --->   "%add_ln1192_117 = add nsw i13 %sext_ln703_127, %sext_ln703_126" [ResNet/net_hls.cc:55]   --->   Operation 245 'add' 'add_ln1192_117' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_117, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 246 'bitselect' 'tmp_509' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.96ns)   --->   "%add_ln703_68 = add i12 %out_buf0_V_8_load, %fm_buf_V_8_load" [ResNet/net_hls.cc:55]   --->   Operation 247 'add' 'add_ln703_68' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_68, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 248 'bitselect' 'tmp_510' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_510, true" [ResNet/net_hls.cc:55]   --->   Operation 249 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_124 = and i1 %tmp_509, %xor_ln786_8" [ResNet/net_hls.cc:55]   --->   Operation 250 'and' 'and_ln786_124' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%xor_ln340_90 = xor i1 %tmp_509, %tmp_510" [ResNet/net_hls.cc:55]   --->   Operation 251 'xor' 'xor_ln340_90' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%xor_ln340_8 = xor i1 %tmp_509, true" [ResNet/net_hls.cc:55]   --->   Operation 252 'xor' 'xor_ln340_8' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%or_ln340_216 = or i1 %tmp_510, %xor_ln340_8" [ResNet/net_hls.cc:55]   --->   Operation 253 'or' 'or_ln340_216' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%select_ln340_8 = select i1 %xor_ln340_90, i12 2047, i12 %add_ln703_68" [ResNet/net_hls.cc:55]   --->   Operation 254 'select' 'select_ln340_8' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_124, i12 -2048, i12 %add_ln703_68" [ResNet/net_hls.cc:55]   --->   Operation 255 'select' 'select_ln388_8' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_142 = select i1 %or_ln340_216, i12 %select_ln340_8, i12 %select_ln388_8" [ResNet/net_hls.cc:55]   --->   Operation 256 'select' 'select_ln340_142' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 257 [1/2] (1.35ns)   --->   "%out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 257 'load' 'out_buf0_V_9_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln703_128 = sext i12 %out_buf0_V_9_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 258 'sext' 'sext_ln703_128' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 259 [1/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 259 'load' 'fm_buf_V_9_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln703_129 = sext i12 %fm_buf_V_9_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 260 'sext' 'sext_ln703_129' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.96ns)   --->   "%add_ln1192_119 = add nsw i13 %sext_ln703_129, %sext_ln703_128" [ResNet/net_hls.cc:55]   --->   Operation 261 'add' 'add_ln1192_119' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_119, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 262 'bitselect' 'tmp_517' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.96ns)   --->   "%add_ln703_69 = add i12 %out_buf0_V_9_load, %fm_buf_V_9_load" [ResNet/net_hls.cc:55]   --->   Operation 263 'add' 'add_ln703_69' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_69, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 264 'bitselect' 'tmp_518' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_518, true" [ResNet/net_hls.cc:55]   --->   Operation 265 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_126 = and i1 %tmp_517, %xor_ln786_9" [ResNet/net_hls.cc:55]   --->   Operation 266 'and' 'and_ln786_126' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%xor_ln340_91 = xor i1 %tmp_517, %tmp_518" [ResNet/net_hls.cc:55]   --->   Operation 267 'xor' 'xor_ln340_91' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%xor_ln340_9 = xor i1 %tmp_517, true" [ResNet/net_hls.cc:55]   --->   Operation 268 'xor' 'xor_ln340_9' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%or_ln340_220 = or i1 %tmp_518, %xor_ln340_9" [ResNet/net_hls.cc:55]   --->   Operation 269 'or' 'or_ln340_220' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%select_ln340_9 = select i1 %xor_ln340_91, i12 2047, i12 %add_ln703_69" [ResNet/net_hls.cc:55]   --->   Operation 270 'select' 'select_ln340_9' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_126, i12 -2048, i12 %add_ln703_69" [ResNet/net_hls.cc:55]   --->   Operation 271 'select' 'select_ln388_9' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_144 = select i1 %or_ln340_220, i12 %select_ln340_9, i12 %select_ln388_9" [ResNet/net_hls.cc:55]   --->   Operation 272 'select' 'select_ln340_144' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 273 [1/2] (1.35ns)   --->   "%out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 273 'load' 'out_buf0_V_10_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln703_130 = sext i12 %out_buf0_V_10_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 274 'sext' 'sext_ln703_130' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 275 [1/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 275 'load' 'fm_buf_V_10_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln703_131 = sext i12 %fm_buf_V_10_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 276 'sext' 'sext_ln703_131' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.96ns)   --->   "%add_ln1192_121 = add nsw i13 %sext_ln703_131, %sext_ln703_130" [ResNet/net_hls.cc:55]   --->   Operation 277 'add' 'add_ln1192_121' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_121, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 278 'bitselect' 'tmp_525' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.96ns)   --->   "%add_ln703_70 = add i12 %out_buf0_V_10_load, %fm_buf_V_10_load" [ResNet/net_hls.cc:55]   --->   Operation 279 'add' 'add_ln703_70' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_70, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 280 'bitselect' 'tmp_526' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %tmp_526, true" [ResNet/net_hls.cc:55]   --->   Operation 281 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_128 = and i1 %tmp_525, %xor_ln786_10" [ResNet/net_hls.cc:55]   --->   Operation 282 'and' 'and_ln786_128' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%xor_ln340_92 = xor i1 %tmp_525, %tmp_526" [ResNet/net_hls.cc:55]   --->   Operation 283 'xor' 'xor_ln340_92' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%xor_ln340_10 = xor i1 %tmp_525, true" [ResNet/net_hls.cc:55]   --->   Operation 284 'xor' 'xor_ln340_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%or_ln340_224 = or i1 %tmp_526, %xor_ln340_10" [ResNet/net_hls.cc:55]   --->   Operation 285 'or' 'or_ln340_224' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%select_ln340_10 = select i1 %xor_ln340_92, i12 2047, i12 %add_ln703_70" [ResNet/net_hls.cc:55]   --->   Operation 286 'select' 'select_ln340_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_128, i12 -2048, i12 %add_ln703_70" [ResNet/net_hls.cc:55]   --->   Operation 287 'select' 'select_ln388_10' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_146 = select i1 %or_ln340_224, i12 %select_ln340_10, i12 %select_ln388_10" [ResNet/net_hls.cc:55]   --->   Operation 288 'select' 'select_ln340_146' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 289 [1/2] (1.35ns)   --->   "%out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 289 'load' 'out_buf0_V_11_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln703_132 = sext i12 %out_buf0_V_11_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 290 'sext' 'sext_ln703_132' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 291 [1/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 291 'load' 'fm_buf_V_11_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln703_133 = sext i12 %fm_buf_V_11_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 292 'sext' 'sext_ln703_133' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.96ns)   --->   "%add_ln1192_123 = add nsw i13 %sext_ln703_133, %sext_ln703_132" [ResNet/net_hls.cc:55]   --->   Operation 293 'add' 'add_ln1192_123' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_123, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 294 'bitselect' 'tmp_533' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.96ns)   --->   "%add_ln703_71 = add i12 %out_buf0_V_11_load, %fm_buf_V_11_load" [ResNet/net_hls.cc:55]   --->   Operation 295 'add' 'add_ln703_71' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_71, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 296 'bitselect' 'tmp_534' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %tmp_534, true" [ResNet/net_hls.cc:55]   --->   Operation 297 'xor' 'xor_ln786_11' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_130 = and i1 %tmp_533, %xor_ln786_11" [ResNet/net_hls.cc:55]   --->   Operation 298 'and' 'and_ln786_130' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%xor_ln340_93 = xor i1 %tmp_533, %tmp_534" [ResNet/net_hls.cc:55]   --->   Operation 299 'xor' 'xor_ln340_93' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%xor_ln340_11 = xor i1 %tmp_533, true" [ResNet/net_hls.cc:55]   --->   Operation 300 'xor' 'xor_ln340_11' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%or_ln340_228 = or i1 %tmp_534, %xor_ln340_11" [ResNet/net_hls.cc:55]   --->   Operation 301 'or' 'or_ln340_228' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%select_ln340_11 = select i1 %xor_ln340_93, i12 2047, i12 %add_ln703_71" [ResNet/net_hls.cc:55]   --->   Operation 302 'select' 'select_ln340_11' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_130, i12 -2048, i12 %add_ln703_71" [ResNet/net_hls.cc:55]   --->   Operation 303 'select' 'select_ln388_11' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_148 = select i1 %or_ln340_228, i12 %select_ln340_11, i12 %select_ln388_11" [ResNet/net_hls.cc:55]   --->   Operation 304 'select' 'select_ln340_148' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 305 [1/2] (1.35ns)   --->   "%out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 305 'load' 'out_buf0_V_12_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln703_134 = sext i12 %out_buf0_V_12_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 306 'sext' 'sext_ln703_134' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 307 [1/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 307 'load' 'fm_buf_V_12_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln703_135 = sext i12 %fm_buf_V_12_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 308 'sext' 'sext_ln703_135' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.96ns)   --->   "%add_ln1192_125 = add nsw i13 %sext_ln703_135, %sext_ln703_134" [ResNet/net_hls.cc:55]   --->   Operation 309 'add' 'add_ln1192_125' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_125, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 310 'bitselect' 'tmp_541' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.96ns)   --->   "%add_ln703_72 = add i12 %out_buf0_V_12_load, %fm_buf_V_12_load" [ResNet/net_hls.cc:55]   --->   Operation 311 'add' 'add_ln703_72' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_72, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 312 'bitselect' 'tmp_542' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %tmp_542, true" [ResNet/net_hls.cc:55]   --->   Operation 313 'xor' 'xor_ln786_12' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%and_ln786_132 = and i1 %tmp_541, %xor_ln786_12" [ResNet/net_hls.cc:55]   --->   Operation 314 'and' 'and_ln786_132' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%xor_ln340_94 = xor i1 %tmp_541, %tmp_542" [ResNet/net_hls.cc:55]   --->   Operation 315 'xor' 'xor_ln340_94' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%xor_ln340_12 = xor i1 %tmp_541, true" [ResNet/net_hls.cc:55]   --->   Operation 316 'xor' 'xor_ln340_12' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%or_ln340_232 = or i1 %tmp_542, %xor_ln340_12" [ResNet/net_hls.cc:55]   --->   Operation 317 'or' 'or_ln340_232' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%select_ln340_12 = select i1 %xor_ln340_94, i12 2047, i12 %add_ln703_72" [ResNet/net_hls.cc:55]   --->   Operation 318 'select' 'select_ln340_12' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %and_ln786_132, i12 -2048, i12 %add_ln703_72" [ResNet/net_hls.cc:55]   --->   Operation 319 'select' 'select_ln388_12' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_150 = select i1 %or_ln340_232, i12 %select_ln340_12, i12 %select_ln388_12" [ResNet/net_hls.cc:55]   --->   Operation 320 'select' 'select_ln340_150' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 321 [1/2] (1.35ns)   --->   "%out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 321 'load' 'out_buf0_V_13_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln703_136 = sext i12 %out_buf0_V_13_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 322 'sext' 'sext_ln703_136' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 323 [1/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 323 'load' 'fm_buf_V_13_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln703_137 = sext i12 %fm_buf_V_13_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 324 'sext' 'sext_ln703_137' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.96ns)   --->   "%add_ln1192_127 = add nsw i13 %sext_ln703_137, %sext_ln703_136" [ResNet/net_hls.cc:55]   --->   Operation 325 'add' 'add_ln1192_127' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_127, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 326 'bitselect' 'tmp_549' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.96ns)   --->   "%add_ln703_73 = add i12 %out_buf0_V_13_load, %fm_buf_V_13_load" [ResNet/net_hls.cc:55]   --->   Operation 327 'add' 'add_ln703_73' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_73, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 328 'bitselect' 'tmp_550' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_550, true" [ResNet/net_hls.cc:55]   --->   Operation 329 'xor' 'xor_ln786_13' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_134 = and i1 %tmp_549, %xor_ln786_13" [ResNet/net_hls.cc:55]   --->   Operation 330 'and' 'and_ln786_134' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%xor_ln340_95 = xor i1 %tmp_549, %tmp_550" [ResNet/net_hls.cc:55]   --->   Operation 331 'xor' 'xor_ln340_95' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%xor_ln340_13 = xor i1 %tmp_549, true" [ResNet/net_hls.cc:55]   --->   Operation 332 'xor' 'xor_ln340_13' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%or_ln340_236 = or i1 %tmp_550, %xor_ln340_13" [ResNet/net_hls.cc:55]   --->   Operation 333 'or' 'or_ln340_236' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%select_ln340_13 = select i1 %xor_ln340_95, i12 2047, i12 %add_ln703_73" [ResNet/net_hls.cc:55]   --->   Operation 334 'select' 'select_ln340_13' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_134, i12 -2048, i12 %add_ln703_73" [ResNet/net_hls.cc:55]   --->   Operation 335 'select' 'select_ln388_13' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_152 = select i1 %or_ln340_236, i12 %select_ln340_13, i12 %select_ln388_13" [ResNet/net_hls.cc:55]   --->   Operation 336 'select' 'select_ln340_152' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 337 [1/2] (1.35ns)   --->   "%out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 337 'load' 'out_buf0_V_14_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln703_138 = sext i12 %out_buf0_V_14_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 338 'sext' 'sext_ln703_138' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 339 [1/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 339 'load' 'fm_buf_V_14_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln703_139 = sext i12 %fm_buf_V_14_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 340 'sext' 'sext_ln703_139' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.96ns)   --->   "%add_ln1192_129 = add nsw i13 %sext_ln703_139, %sext_ln703_138" [ResNet/net_hls.cc:55]   --->   Operation 341 'add' 'add_ln1192_129' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_129, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 342 'bitselect' 'tmp_557' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.96ns)   --->   "%add_ln703_74 = add i12 %out_buf0_V_14_load, %fm_buf_V_14_load" [ResNet/net_hls.cc:55]   --->   Operation 343 'add' 'add_ln703_74' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_74, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 344 'bitselect' 'tmp_558' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%xor_ln786_14 = xor i1 %tmp_558, true" [ResNet/net_hls.cc:55]   --->   Operation 345 'xor' 'xor_ln786_14' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%and_ln786_136 = and i1 %tmp_557, %xor_ln786_14" [ResNet/net_hls.cc:55]   --->   Operation 346 'and' 'and_ln786_136' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%xor_ln340_96 = xor i1 %tmp_557, %tmp_558" [ResNet/net_hls.cc:55]   --->   Operation 347 'xor' 'xor_ln340_96' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%xor_ln340_14 = xor i1 %tmp_557, true" [ResNet/net_hls.cc:55]   --->   Operation 348 'xor' 'xor_ln340_14' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%or_ln340_240 = or i1 %tmp_558, %xor_ln340_14" [ResNet/net_hls.cc:55]   --->   Operation 349 'or' 'or_ln340_240' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%select_ln340_14 = select i1 %xor_ln340_96, i12 2047, i12 %add_ln703_74" [ResNet/net_hls.cc:55]   --->   Operation 350 'select' 'select_ln340_14' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_14 = select i1 %and_ln786_136, i12 -2048, i12 %add_ln703_74" [ResNet/net_hls.cc:55]   --->   Operation 351 'select' 'select_ln388_14' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_154 = select i1 %or_ln340_240, i12 %select_ln340_14, i12 %select_ln388_14" [ResNet/net_hls.cc:55]   --->   Operation 352 'select' 'select_ln340_154' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 353 [1/2] (1.35ns)   --->   "%out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 353 'load' 'out_buf0_V_15_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln703_140 = sext i12 %out_buf0_V_15_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 354 'sext' 'sext_ln703_140' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 355 [1/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:55]   --->   Operation 355 'load' 'fm_buf_V_15_load' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln703_141 = sext i12 %fm_buf_V_15_load to i13" [ResNet/net_hls.cc:55]   --->   Operation 356 'sext' 'sext_ln703_141' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.96ns)   --->   "%add_ln1192_131 = add nsw i13 %sext_ln703_141, %sext_ln703_140" [ResNet/net_hls.cc:55]   --->   Operation 357 'add' 'add_ln1192_131' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_131, i32 12)" [ResNet/net_hls.cc:55]   --->   Operation 358 'bitselect' 'tmp_565' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.96ns)   --->   "%add_ln703_75 = add i12 %out_buf0_V_15_load, %fm_buf_V_15_load" [ResNet/net_hls.cc:55]   --->   Operation 359 'add' 'add_ln703_75' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_75, i32 11)" [ResNet/net_hls.cc:55]   --->   Operation 360 'bitselect' 'tmp_566' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_566, true" [ResNet/net_hls.cc:55]   --->   Operation 361 'xor' 'xor_ln786_15' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_138 = and i1 %tmp_565, %xor_ln786_15" [ResNet/net_hls.cc:55]   --->   Operation 362 'and' 'and_ln786_138' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%xor_ln340_97 = xor i1 %tmp_565, %tmp_566" [ResNet/net_hls.cc:55]   --->   Operation 363 'xor' 'xor_ln340_97' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%xor_ln340_15 = xor i1 %tmp_565, true" [ResNet/net_hls.cc:55]   --->   Operation 364 'xor' 'xor_ln340_15' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%or_ln340_244 = or i1 %tmp_566, %xor_ln340_15" [ResNet/net_hls.cc:55]   --->   Operation 365 'or' 'or_ln340_244' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%select_ln340_15 = select i1 %xor_ln340_97, i12 2047, i12 %add_ln703_75" [ResNet/net_hls.cc:55]   --->   Operation 366 'select' 'select_ln340_15' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_138, i12 -2048, i12 %add_ln703_75" [ResNet/net_hls.cc:55]   --->   Operation 367 'select' 'select_ln388_15' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_156 = select i1 %or_ln340_244, i12 %select_ln340_15, i12 %select_ln388_15" [ResNet/net_hls.cc:55]   --->   Operation 368 'select' 'select_ln340_156' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.83>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_124 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_126, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 369 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i23 %tmp_124 to i24" [ResNet/net_hls.cc:56]   --->   Operation 370 'sext' 'sext_ln1118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_125 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_126, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 371 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i13 %tmp_125 to i24" [ResNet/net_hls.cc:56]   --->   Operation 372 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (1.09ns)   --->   "%sub_ln1118 = sub i24 %sext_ln1118, %sext_ln1118_48" [ResNet/net_hls.cc:56]   --->   Operation 373 'sub' 'sub_ln1118' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i24 %sub_ln1118 to i21" [ResNet/net_hls.cc:56]   --->   Operation 374 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (1.10ns)   --->   "%add_ln1192_102 = add i24 523776, %sub_ln1118" [ResNet/net_hls.cc:56]   --->   Operation 375 'add' 'add_ln1192_102' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (1.07ns)   --->   "%add_ln1192_133 = add i21 523776, %trunc_ln1192" [ResNet/net_hls.cc:56]   --->   Operation 376 'add' 'add_ln1192_133' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_102, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 377 'bitselect' 'tmp_447' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_102, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 378 'partselect' 'trunc_ln' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_102, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 379 'bitselect' 'tmp_448' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_102, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 380 'bitselect' 'tmp_449' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_449 to i12" [ResNet/net_hls.cc:56]   --->   Operation 381 'zext' 'zext_ln415' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.96ns)   --->   "%add_ln415 = add i12 %trunc_ln, %zext_ln415" [ResNet/net_hls.cc:56]   --->   Operation 382 'add' 'add_ln415' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 383 'bitselect' 'tmp_450' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_450, true" [ResNet/net_hls.cc:56]   --->   Operation 384 'xor' 'xor_ln416' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_448, %xor_ln416" [ResNet/net_hls.cc:56]   --->   Operation 385 'and' 'and_ln416' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 386 'bitselect' 'tmp_451' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_102, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 387 'partselect' 'tmp_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.69ns)   --->   "%icmp_ln879 = icmp eq i3 %tmp_s, -1" [ResNet/net_hls.cc:56]   --->   Operation 388 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_85 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_102, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 389 'partselect' 'tmp_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.88ns)   --->   "%icmp_ln879_82 = icmp eq i4 %tmp_85, -1" [ResNet/net_hls.cc:56]   --->   Operation 390 'icmp' 'icmp_ln879_82' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.88ns)   --->   "%icmp_ln768 = icmp eq i4 %tmp_85, 0" [ResNet/net_hls.cc:56]   --->   Operation 391 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_133, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 392 'bitselect' 'tmp_452' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%xor_ln779 = xor i1 %tmp_452, true" [ResNet/net_hls.cc:56]   --->   Operation 393 'xor' 'xor_ln779' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [ResNet/net_hls.cc:56]   --->   Operation 394 'and' 'and_ln779' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_82" [ResNet/net_hls.cc:56]   --->   Operation 395 'select' 'select_ln416' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_108 = and i1 %tmp_451, %select_ln416" [ResNet/net_hls.cc:56]   --->   Operation 396 'and' 'and_ln786_108' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_126 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_128, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 397 'bitconcatenate' 'tmp_126' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i23 %tmp_126 to i24" [ResNet/net_hls.cc:56]   --->   Operation 398 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_127 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_128, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 399 'bitconcatenate' 'tmp_127' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i13 %tmp_127 to i24" [ResNet/net_hls.cc:56]   --->   Operation 400 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (1.09ns)   --->   "%sub_ln1118_16 = sub i24 %sext_ln1118_49, %sext_ln1118_50" [ResNet/net_hls.cc:56]   --->   Operation 401 'sub' 'sub_ln1118_16' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln1192_25 = trunc i24 %sub_ln1118_16 to i21" [ResNet/net_hls.cc:56]   --->   Operation 402 'trunc' 'trunc_ln1192_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (1.10ns)   --->   "%add_ln1192_104 = add i24 523776, %sub_ln1118_16" [ResNet/net_hls.cc:56]   --->   Operation 403 'add' 'add_ln1192_104' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (1.07ns)   --->   "%add_ln1192_134 = add i21 523776, %trunc_ln1192_25" [ResNet/net_hls.cc:56]   --->   Operation 404 'add' 'add_ln1192_134' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_104, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 405 'bitselect' 'tmp_455' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_104, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 406 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_104, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 407 'bitselect' 'tmp_456' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_104, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 408 'bitselect' 'tmp_457' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln415_40 = zext i1 %tmp_457 to i12" [ResNet/net_hls.cc:56]   --->   Operation 409 'zext' 'zext_ln415_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.96ns)   --->   "%add_ln415_40 = add i12 %trunc_ln708_s, %zext_ln415_40" [ResNet/net_hls.cc:56]   --->   Operation 410 'add' 'add_ln415_40' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_40, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 411 'bitselect' 'tmp_458' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%xor_ln416_40 = xor i1 %tmp_458, true" [ResNet/net_hls.cc:56]   --->   Operation 412 'xor' 'xor_ln416_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_40 = and i1 %tmp_456, %xor_ln416_40" [ResNet/net_hls.cc:56]   --->   Operation 413 'and' 'and_ln416_40' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_40, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 414 'bitselect' 'tmp_459' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_86 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_104, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 415 'partselect' 'tmp_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.69ns)   --->   "%icmp_ln879_83 = icmp eq i3 %tmp_86, -1" [ResNet/net_hls.cc:56]   --->   Operation 416 'icmp' 'icmp_ln879_83' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_87 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_104, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 417 'partselect' 'tmp_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.88ns)   --->   "%icmp_ln879_84 = icmp eq i4 %tmp_87, -1" [ResNet/net_hls.cc:56]   --->   Operation 418 'icmp' 'icmp_ln879_84' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.88ns)   --->   "%icmp_ln768_40 = icmp eq i4 %tmp_87, 0" [ResNet/net_hls.cc:56]   --->   Operation 419 'icmp' 'icmp_ln768_40' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_134, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 420 'bitselect' 'tmp_460' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_40 = xor i1 %tmp_460, true" [ResNet/net_hls.cc:56]   --->   Operation 421 'xor' 'xor_ln779_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_83, %xor_ln779_40" [ResNet/net_hls.cc:56]   --->   Operation 422 'and' 'and_ln779_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_40 = select i1 %and_ln416_40, i1 %and_ln779_1, i1 %icmp_ln879_84" [ResNet/net_hls.cc:56]   --->   Operation 423 'select' 'select_ln416_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_459, %select_ln416_40" [ResNet/net_hls.cc:56]   --->   Operation 424 'and' 'and_ln786_1' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_128 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_130, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 425 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i23 %tmp_128 to i24" [ResNet/net_hls.cc:56]   --->   Operation 426 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_129 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_130, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 427 'bitconcatenate' 'tmp_129' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i13 %tmp_129 to i24" [ResNet/net_hls.cc:56]   --->   Operation 428 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (1.09ns)   --->   "%sub_ln1118_17 = sub i24 %sext_ln1118_51, %sext_ln1118_52" [ResNet/net_hls.cc:56]   --->   Operation 429 'sub' 'sub_ln1118_17' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln1192_26 = trunc i24 %sub_ln1118_17 to i21" [ResNet/net_hls.cc:56]   --->   Operation 430 'trunc' 'trunc_ln1192_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (1.10ns)   --->   "%add_ln1192_106 = add i24 523776, %sub_ln1118_17" [ResNet/net_hls.cc:56]   --->   Operation 431 'add' 'add_ln1192_106' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (1.07ns)   --->   "%add_ln1192_135 = add i21 523776, %trunc_ln1192_26" [ResNet/net_hls.cc:56]   --->   Operation 432 'add' 'add_ln1192_135' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_106, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 433 'bitselect' 'tmp_463' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_106, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 434 'partselect' 'trunc_ln708_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_106, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 435 'bitselect' 'tmp_464' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_106, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 436 'bitselect' 'tmp_465' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln415_41 = zext i1 %tmp_465 to i12" [ResNet/net_hls.cc:56]   --->   Operation 437 'zext' 'zext_ln415_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.96ns)   --->   "%add_ln415_41 = add i12 %trunc_ln708_29, %zext_ln415_41" [ResNet/net_hls.cc:56]   --->   Operation 438 'add' 'add_ln415_41' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_41, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 439 'bitselect' 'tmp_466' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%xor_ln416_41 = xor i1 %tmp_466, true" [ResNet/net_hls.cc:56]   --->   Operation 440 'xor' 'xor_ln416_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_41 = and i1 %tmp_464, %xor_ln416_41" [ResNet/net_hls.cc:56]   --->   Operation 441 'and' 'and_ln416_41' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_41, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 442 'bitselect' 'tmp_467' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_88 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_106, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 443 'partselect' 'tmp_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.69ns)   --->   "%icmp_ln879_85 = icmp eq i3 %tmp_88, -1" [ResNet/net_hls.cc:56]   --->   Operation 444 'icmp' 'icmp_ln879_85' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_89 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_106, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 445 'partselect' 'tmp_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.88ns)   --->   "%icmp_ln879_86 = icmp eq i4 %tmp_89, -1" [ResNet/net_hls.cc:56]   --->   Operation 446 'icmp' 'icmp_ln879_86' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.88ns)   --->   "%icmp_ln768_41 = icmp eq i4 %tmp_89, 0" [ResNet/net_hls.cc:56]   --->   Operation 447 'icmp' 'icmp_ln768_41' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_135, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 448 'bitselect' 'tmp_468' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_41 = xor i1 %tmp_468, true" [ResNet/net_hls.cc:56]   --->   Operation 449 'xor' 'xor_ln779_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_85, %xor_ln779_41" [ResNet/net_hls.cc:56]   --->   Operation 450 'and' 'and_ln779_2' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_41 = select i1 %and_ln416_41, i1 %and_ln779_2, i1 %icmp_ln879_86" [ResNet/net_hls.cc:56]   --->   Operation 451 'select' 'select_ln416_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_467, %select_ln416_41" [ResNet/net_hls.cc:56]   --->   Operation 452 'and' 'and_ln786_2' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_130 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_132, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 453 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i23 %tmp_130 to i24" [ResNet/net_hls.cc:56]   --->   Operation 454 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_131 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_132, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 455 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i13 %tmp_131 to i24" [ResNet/net_hls.cc:56]   --->   Operation 456 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (1.09ns)   --->   "%sub_ln1118_18 = sub i24 %sext_ln1118_53, %sext_ln1118_54" [ResNet/net_hls.cc:56]   --->   Operation 457 'sub' 'sub_ln1118_18' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln1192_27 = trunc i24 %sub_ln1118_18 to i21" [ResNet/net_hls.cc:56]   --->   Operation 458 'trunc' 'trunc_ln1192_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (1.10ns)   --->   "%add_ln1192_108 = add i24 523776, %sub_ln1118_18" [ResNet/net_hls.cc:56]   --->   Operation 459 'add' 'add_ln1192_108' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (1.07ns)   --->   "%add_ln1192_136 = add i21 523776, %trunc_ln1192_27" [ResNet/net_hls.cc:56]   --->   Operation 460 'add' 'add_ln1192_136' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_108, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 461 'bitselect' 'tmp_471' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_108, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 462 'partselect' 'trunc_ln708_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_108, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 463 'bitselect' 'tmp_472' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_108, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 464 'bitselect' 'tmp_473' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln415_42 = zext i1 %tmp_473 to i12" [ResNet/net_hls.cc:56]   --->   Operation 465 'zext' 'zext_ln415_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.96ns)   --->   "%add_ln415_42 = add i12 %trunc_ln708_30, %zext_ln415_42" [ResNet/net_hls.cc:56]   --->   Operation 466 'add' 'add_ln415_42' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_42, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 467 'bitselect' 'tmp_474' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%xor_ln416_42 = xor i1 %tmp_474, true" [ResNet/net_hls.cc:56]   --->   Operation 468 'xor' 'xor_ln416_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_42 = and i1 %tmp_472, %xor_ln416_42" [ResNet/net_hls.cc:56]   --->   Operation 469 'and' 'and_ln416_42' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_42, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 470 'bitselect' 'tmp_475' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_90 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_108, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 471 'partselect' 'tmp_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.69ns)   --->   "%icmp_ln879_87 = icmp eq i3 %tmp_90, -1" [ResNet/net_hls.cc:56]   --->   Operation 472 'icmp' 'icmp_ln879_87' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_91 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_108, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 473 'partselect' 'tmp_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.88ns)   --->   "%icmp_ln879_88 = icmp eq i4 %tmp_91, -1" [ResNet/net_hls.cc:56]   --->   Operation 474 'icmp' 'icmp_ln879_88' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.88ns)   --->   "%icmp_ln768_42 = icmp eq i4 %tmp_91, 0" [ResNet/net_hls.cc:56]   --->   Operation 475 'icmp' 'icmp_ln768_42' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_136, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 476 'bitselect' 'tmp_476' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_42 = xor i1 %tmp_476, true" [ResNet/net_hls.cc:56]   --->   Operation 477 'xor' 'xor_ln779_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_87, %xor_ln779_42" [ResNet/net_hls.cc:56]   --->   Operation 478 'and' 'and_ln779_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_42 = select i1 %and_ln416_42, i1 %and_ln779_3, i1 %icmp_ln879_88" [ResNet/net_hls.cc:56]   --->   Operation 479 'select' 'select_ln416_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_475, %select_ln416_42" [ResNet/net_hls.cc:56]   --->   Operation 480 'and' 'and_ln786_3' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_132 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_134, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 481 'bitconcatenate' 'tmp_132' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i23 %tmp_132 to i24" [ResNet/net_hls.cc:56]   --->   Operation 482 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_133 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_134, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 483 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i13 %tmp_133 to i24" [ResNet/net_hls.cc:56]   --->   Operation 484 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (1.09ns)   --->   "%sub_ln1118_19 = sub i24 %sext_ln1118_55, %sext_ln1118_56" [ResNet/net_hls.cc:56]   --->   Operation 485 'sub' 'sub_ln1118_19' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln1192_28 = trunc i24 %sub_ln1118_19 to i21" [ResNet/net_hls.cc:56]   --->   Operation 486 'trunc' 'trunc_ln1192_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (1.10ns)   --->   "%add_ln1192_110 = add i24 523776, %sub_ln1118_19" [ResNet/net_hls.cc:56]   --->   Operation 487 'add' 'add_ln1192_110' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (1.07ns)   --->   "%add_ln1192_137 = add i21 523776, %trunc_ln1192_28" [ResNet/net_hls.cc:56]   --->   Operation 488 'add' 'add_ln1192_137' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_110, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 489 'bitselect' 'tmp_479' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_110, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 490 'partselect' 'trunc_ln708_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_110, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 491 'bitselect' 'tmp_480' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_110, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 492 'bitselect' 'tmp_481' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln415_43 = zext i1 %tmp_481 to i12" [ResNet/net_hls.cc:56]   --->   Operation 493 'zext' 'zext_ln415_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.96ns)   --->   "%add_ln415_43 = add i12 %trunc_ln708_31, %zext_ln415_43" [ResNet/net_hls.cc:56]   --->   Operation 494 'add' 'add_ln415_43' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_43, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 495 'bitselect' 'tmp_482' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%xor_ln416_43 = xor i1 %tmp_482, true" [ResNet/net_hls.cc:56]   --->   Operation 496 'xor' 'xor_ln416_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_43 = and i1 %tmp_480, %xor_ln416_43" [ResNet/net_hls.cc:56]   --->   Operation 497 'and' 'and_ln416_43' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_43, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 498 'bitselect' 'tmp_483' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_92 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_110, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 499 'partselect' 'tmp_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.69ns)   --->   "%icmp_ln879_89 = icmp eq i3 %tmp_92, -1" [ResNet/net_hls.cc:56]   --->   Operation 500 'icmp' 'icmp_ln879_89' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_93 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_110, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 501 'partselect' 'tmp_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.88ns)   --->   "%icmp_ln879_90 = icmp eq i4 %tmp_93, -1" [ResNet/net_hls.cc:56]   --->   Operation 502 'icmp' 'icmp_ln879_90' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.88ns)   --->   "%icmp_ln768_43 = icmp eq i4 %tmp_93, 0" [ResNet/net_hls.cc:56]   --->   Operation 503 'icmp' 'icmp_ln768_43' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_137, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 504 'bitselect' 'tmp_484' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_43 = xor i1 %tmp_484, true" [ResNet/net_hls.cc:56]   --->   Operation 505 'xor' 'xor_ln779_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_89, %xor_ln779_43" [ResNet/net_hls.cc:56]   --->   Operation 506 'and' 'and_ln779_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_43 = select i1 %and_ln416_43, i1 %and_ln779_4, i1 %icmp_ln879_90" [ResNet/net_hls.cc:56]   --->   Operation 507 'select' 'select_ln416_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_483, %select_ln416_43" [ResNet/net_hls.cc:56]   --->   Operation 508 'and' 'and_ln786_4' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_134 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_136, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 509 'bitconcatenate' 'tmp_134' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i23 %tmp_134 to i24" [ResNet/net_hls.cc:56]   --->   Operation 510 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_135 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_136, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 511 'bitconcatenate' 'tmp_135' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i13 %tmp_135 to i24" [ResNet/net_hls.cc:56]   --->   Operation 512 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (1.09ns)   --->   "%sub_ln1118_20 = sub i24 %sext_ln1118_57, %sext_ln1118_58" [ResNet/net_hls.cc:56]   --->   Operation 513 'sub' 'sub_ln1118_20' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln1192_29 = trunc i24 %sub_ln1118_20 to i21" [ResNet/net_hls.cc:56]   --->   Operation 514 'trunc' 'trunc_ln1192_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (1.10ns)   --->   "%add_ln1192_112 = add i24 523776, %sub_ln1118_20" [ResNet/net_hls.cc:56]   --->   Operation 515 'add' 'add_ln1192_112' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 516 [1/1] (1.07ns)   --->   "%add_ln1192_138 = add i21 523776, %trunc_ln1192_29" [ResNet/net_hls.cc:56]   --->   Operation 516 'add' 'add_ln1192_138' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_112, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 517 'bitselect' 'tmp_487' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_112, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 518 'partselect' 'trunc_ln708_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_112, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 519 'bitselect' 'tmp_488' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_112, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 520 'bitselect' 'tmp_489' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln415_44 = zext i1 %tmp_489 to i12" [ResNet/net_hls.cc:56]   --->   Operation 521 'zext' 'zext_ln415_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.96ns)   --->   "%add_ln415_44 = add i12 %trunc_ln708_32, %zext_ln415_44" [ResNet/net_hls.cc:56]   --->   Operation 522 'add' 'add_ln415_44' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_44, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 523 'bitselect' 'tmp_490' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%xor_ln416_44 = xor i1 %tmp_490, true" [ResNet/net_hls.cc:56]   --->   Operation 524 'xor' 'xor_ln416_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_44 = and i1 %tmp_488, %xor_ln416_44" [ResNet/net_hls.cc:56]   --->   Operation 525 'and' 'and_ln416_44' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_44, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 526 'bitselect' 'tmp_491' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_94 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_112, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 527 'partselect' 'tmp_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.69ns)   --->   "%icmp_ln879_91 = icmp eq i3 %tmp_94, -1" [ResNet/net_hls.cc:56]   --->   Operation 528 'icmp' 'icmp_ln879_91' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_95 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_112, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 529 'partselect' 'tmp_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (0.88ns)   --->   "%icmp_ln879_92 = icmp eq i4 %tmp_95, -1" [ResNet/net_hls.cc:56]   --->   Operation 530 'icmp' 'icmp_ln879_92' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.88ns)   --->   "%icmp_ln768_44 = icmp eq i4 %tmp_95, 0" [ResNet/net_hls.cc:56]   --->   Operation 531 'icmp' 'icmp_ln768_44' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_138, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 532 'bitselect' 'tmp_492' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_44 = xor i1 %tmp_492, true" [ResNet/net_hls.cc:56]   --->   Operation 533 'xor' 'xor_ln779_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %icmp_ln879_91, %xor_ln779_44" [ResNet/net_hls.cc:56]   --->   Operation 534 'and' 'and_ln779_5' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_44 = select i1 %and_ln416_44, i1 %and_ln779_5, i1 %icmp_ln879_92" [ResNet/net_hls.cc:56]   --->   Operation 535 'select' 'select_ln416_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 536 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_491, %select_ln416_44" [ResNet/net_hls.cc:56]   --->   Operation 536 'and' 'and_ln786_5' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_136 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_138, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 537 'bitconcatenate' 'tmp_136' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i23 %tmp_136 to i24" [ResNet/net_hls.cc:56]   --->   Operation 538 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_137 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_138, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 539 'bitconcatenate' 'tmp_137' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i13 %tmp_137 to i24" [ResNet/net_hls.cc:56]   --->   Operation 540 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (1.09ns)   --->   "%sub_ln1118_21 = sub i24 %sext_ln1118_59, %sext_ln1118_60" [ResNet/net_hls.cc:56]   --->   Operation 541 'sub' 'sub_ln1118_21' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln1192_30 = trunc i24 %sub_ln1118_21 to i21" [ResNet/net_hls.cc:56]   --->   Operation 542 'trunc' 'trunc_ln1192_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (1.10ns)   --->   "%add_ln1192_114 = add i24 523776, %sub_ln1118_21" [ResNet/net_hls.cc:56]   --->   Operation 543 'add' 'add_ln1192_114' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 544 [1/1] (1.07ns)   --->   "%add_ln1192_139 = add i21 523776, %trunc_ln1192_30" [ResNet/net_hls.cc:56]   --->   Operation 544 'add' 'add_ln1192_139' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_114, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 545 'bitselect' 'tmp_495' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_114, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 546 'partselect' 'trunc_ln708_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_114, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 547 'bitselect' 'tmp_496' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_114, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 548 'bitselect' 'tmp_497' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln415_45 = zext i1 %tmp_497 to i12" [ResNet/net_hls.cc:56]   --->   Operation 549 'zext' 'zext_ln415_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.96ns)   --->   "%add_ln415_45 = add i12 %trunc_ln708_33, %zext_ln415_45" [ResNet/net_hls.cc:56]   --->   Operation 550 'add' 'add_ln415_45' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_45, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 551 'bitselect' 'tmp_498' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%xor_ln416_45 = xor i1 %tmp_498, true" [ResNet/net_hls.cc:56]   --->   Operation 552 'xor' 'xor_ln416_45' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_45 = and i1 %tmp_496, %xor_ln416_45" [ResNet/net_hls.cc:56]   --->   Operation 553 'and' 'and_ln416_45' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_45, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 554 'bitselect' 'tmp_499' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_96 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_114, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 555 'partselect' 'tmp_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.69ns)   --->   "%icmp_ln879_93 = icmp eq i3 %tmp_96, -1" [ResNet/net_hls.cc:56]   --->   Operation 556 'icmp' 'icmp_ln879_93' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_97 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_114, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 557 'partselect' 'tmp_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.88ns)   --->   "%icmp_ln879_94 = icmp eq i4 %tmp_97, -1" [ResNet/net_hls.cc:56]   --->   Operation 558 'icmp' 'icmp_ln879_94' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.88ns)   --->   "%icmp_ln768_45 = icmp eq i4 %tmp_97, 0" [ResNet/net_hls.cc:56]   --->   Operation 559 'icmp' 'icmp_ln768_45' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_139, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 560 'bitselect' 'tmp_500' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_45 = xor i1 %tmp_500, true" [ResNet/net_hls.cc:56]   --->   Operation 561 'xor' 'xor_ln779_45' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %icmp_ln879_93, %xor_ln779_45" [ResNet/net_hls.cc:56]   --->   Operation 562 'and' 'and_ln779_6' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_45 = select i1 %and_ln416_45, i1 %and_ln779_6, i1 %icmp_ln879_94" [ResNet/net_hls.cc:56]   --->   Operation 563 'select' 'select_ln416_45' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_499, %select_ln416_45" [ResNet/net_hls.cc:56]   --->   Operation 564 'and' 'and_ln786_6' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_138 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_140, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 565 'bitconcatenate' 'tmp_138' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i23 %tmp_138 to i24" [ResNet/net_hls.cc:56]   --->   Operation 566 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_139 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_140, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 567 'bitconcatenate' 'tmp_139' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i13 %tmp_139 to i24" [ResNet/net_hls.cc:56]   --->   Operation 568 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (1.09ns)   --->   "%sub_ln1118_22 = sub i24 %sext_ln1118_61, %sext_ln1118_62" [ResNet/net_hls.cc:56]   --->   Operation 569 'sub' 'sub_ln1118_22' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln1192_31 = trunc i24 %sub_ln1118_22 to i21" [ResNet/net_hls.cc:56]   --->   Operation 570 'trunc' 'trunc_ln1192_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (1.10ns)   --->   "%add_ln1192_116 = add i24 523776, %sub_ln1118_22" [ResNet/net_hls.cc:56]   --->   Operation 571 'add' 'add_ln1192_116' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (1.07ns)   --->   "%add_ln1192_140 = add i21 523776, %trunc_ln1192_31" [ResNet/net_hls.cc:56]   --->   Operation 572 'add' 'add_ln1192_140' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_116, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 573 'bitselect' 'tmp_503' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_116, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 574 'partselect' 'trunc_ln708_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_116, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 575 'bitselect' 'tmp_504' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_116, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 576 'bitselect' 'tmp_505' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln415_46 = zext i1 %tmp_505 to i12" [ResNet/net_hls.cc:56]   --->   Operation 577 'zext' 'zext_ln415_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.96ns)   --->   "%add_ln415_46 = add i12 %trunc_ln708_34, %zext_ln415_46" [ResNet/net_hls.cc:56]   --->   Operation 578 'add' 'add_ln415_46' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_46, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 579 'bitselect' 'tmp_506' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%xor_ln416_46 = xor i1 %tmp_506, true" [ResNet/net_hls.cc:56]   --->   Operation 580 'xor' 'xor_ln416_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_46 = and i1 %tmp_504, %xor_ln416_46" [ResNet/net_hls.cc:56]   --->   Operation 581 'and' 'and_ln416_46' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_46, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 582 'bitselect' 'tmp_507' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_98 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_116, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 583 'partselect' 'tmp_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.69ns)   --->   "%icmp_ln879_95 = icmp eq i3 %tmp_98, -1" [ResNet/net_hls.cc:56]   --->   Operation 584 'icmp' 'icmp_ln879_95' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_99 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_116, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 585 'partselect' 'tmp_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (0.88ns)   --->   "%icmp_ln879_96 = icmp eq i4 %tmp_99, -1" [ResNet/net_hls.cc:56]   --->   Operation 586 'icmp' 'icmp_ln879_96' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.88ns)   --->   "%icmp_ln768_46 = icmp eq i4 %tmp_99, 0" [ResNet/net_hls.cc:56]   --->   Operation 587 'icmp' 'icmp_ln768_46' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_140, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 588 'bitselect' 'tmp_508' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_46 = xor i1 %tmp_508, true" [ResNet/net_hls.cc:56]   --->   Operation 589 'xor' 'xor_ln779_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %icmp_ln879_95, %xor_ln779_46" [ResNet/net_hls.cc:56]   --->   Operation 590 'and' 'and_ln779_7' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_46 = select i1 %and_ln416_46, i1 %and_ln779_7, i1 %icmp_ln879_96" [ResNet/net_hls.cc:56]   --->   Operation 591 'select' 'select_ln416_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 592 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_507, %select_ln416_46" [ResNet/net_hls.cc:56]   --->   Operation 592 'and' 'and_ln786_7' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_140 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_142, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 593 'bitconcatenate' 'tmp_140' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i23 %tmp_140 to i24" [ResNet/net_hls.cc:56]   --->   Operation 594 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_141 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_142, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 595 'bitconcatenate' 'tmp_141' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i13 %tmp_141 to i24" [ResNet/net_hls.cc:56]   --->   Operation 596 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (1.09ns)   --->   "%sub_ln1118_23 = sub i24 %sext_ln1118_63, %sext_ln1118_64" [ResNet/net_hls.cc:56]   --->   Operation 597 'sub' 'sub_ln1118_23' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln1192_32 = trunc i24 %sub_ln1118_23 to i21" [ResNet/net_hls.cc:56]   --->   Operation 598 'trunc' 'trunc_ln1192_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (1.10ns)   --->   "%add_ln1192_118 = add i24 523776, %sub_ln1118_23" [ResNet/net_hls.cc:56]   --->   Operation 599 'add' 'add_ln1192_118' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (1.07ns)   --->   "%add_ln1192_141 = add i21 523776, %trunc_ln1192_32" [ResNet/net_hls.cc:56]   --->   Operation 600 'add' 'add_ln1192_141' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_118, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 601 'bitselect' 'tmp_511' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_118, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 602 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_118, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 603 'bitselect' 'tmp_512' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_118, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 604 'bitselect' 'tmp_513' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln415_47 = zext i1 %tmp_513 to i12" [ResNet/net_hls.cc:56]   --->   Operation 605 'zext' 'zext_ln415_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.96ns)   --->   "%add_ln415_47 = add i12 %trunc_ln708_35, %zext_ln415_47" [ResNet/net_hls.cc:56]   --->   Operation 606 'add' 'add_ln415_47' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_47, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 607 'bitselect' 'tmp_514' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%xor_ln416_47 = xor i1 %tmp_514, true" [ResNet/net_hls.cc:56]   --->   Operation 608 'xor' 'xor_ln416_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_47 = and i1 %tmp_512, %xor_ln416_47" [ResNet/net_hls.cc:56]   --->   Operation 609 'and' 'and_ln416_47' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_47, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 610 'bitselect' 'tmp_515' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_100 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_118, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 611 'partselect' 'tmp_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 612 [1/1] (0.69ns)   --->   "%icmp_ln879_97 = icmp eq i3 %tmp_100, -1" [ResNet/net_hls.cc:56]   --->   Operation 612 'icmp' 'icmp_ln879_97' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_101 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_118, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 613 'partselect' 'tmp_101' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 614 [1/1] (0.88ns)   --->   "%icmp_ln879_98 = icmp eq i4 %tmp_101, -1" [ResNet/net_hls.cc:56]   --->   Operation 614 'icmp' 'icmp_ln879_98' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (0.88ns)   --->   "%icmp_ln768_47 = icmp eq i4 %tmp_101, 0" [ResNet/net_hls.cc:56]   --->   Operation 615 'icmp' 'icmp_ln768_47' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_141, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 616 'bitselect' 'tmp_516' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_47 = xor i1 %tmp_516, true" [ResNet/net_hls.cc:56]   --->   Operation 617 'xor' 'xor_ln779_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %icmp_ln879_97, %xor_ln779_47" [ResNet/net_hls.cc:56]   --->   Operation 618 'and' 'and_ln779_8' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_47 = select i1 %and_ln416_47, i1 %and_ln779_8, i1 %icmp_ln879_98" [ResNet/net_hls.cc:56]   --->   Operation 619 'select' 'select_ln416_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_515, %select_ln416_47" [ResNet/net_hls.cc:56]   --->   Operation 620 'and' 'and_ln786_8' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_142 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_144, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 621 'bitconcatenate' 'tmp_142' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i23 %tmp_142 to i24" [ResNet/net_hls.cc:56]   --->   Operation 622 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_143 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_144, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 623 'bitconcatenate' 'tmp_143' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i13 %tmp_143 to i24" [ResNet/net_hls.cc:56]   --->   Operation 624 'sext' 'sext_ln1118_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 625 [1/1] (1.09ns)   --->   "%sub_ln1118_24 = sub i24 %sext_ln1118_65, %sext_ln1118_66" [ResNet/net_hls.cc:56]   --->   Operation 625 'sub' 'sub_ln1118_24' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln1192_33 = trunc i24 %sub_ln1118_24 to i21" [ResNet/net_hls.cc:56]   --->   Operation 626 'trunc' 'trunc_ln1192_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (1.10ns)   --->   "%add_ln1192_120 = add i24 523776, %sub_ln1118_24" [ResNet/net_hls.cc:56]   --->   Operation 627 'add' 'add_ln1192_120' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 628 [1/1] (1.07ns)   --->   "%add_ln1192_142 = add i21 523776, %trunc_ln1192_33" [ResNet/net_hls.cc:56]   --->   Operation 628 'add' 'add_ln1192_142' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_120, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 629 'bitselect' 'tmp_519' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_120, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 630 'partselect' 'trunc_ln708_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_120, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 631 'bitselect' 'tmp_520' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_120, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 632 'bitselect' 'tmp_521' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln415_48 = zext i1 %tmp_521 to i12" [ResNet/net_hls.cc:56]   --->   Operation 633 'zext' 'zext_ln415_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (0.96ns)   --->   "%add_ln415_48 = add i12 %trunc_ln708_36, %zext_ln415_48" [ResNet/net_hls.cc:56]   --->   Operation 634 'add' 'add_ln415_48' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_48, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 635 'bitselect' 'tmp_522' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%xor_ln416_48 = xor i1 %tmp_522, true" [ResNet/net_hls.cc:56]   --->   Operation 636 'xor' 'xor_ln416_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_48 = and i1 %tmp_520, %xor_ln416_48" [ResNet/net_hls.cc:56]   --->   Operation 637 'and' 'and_ln416_48' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_48, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 638 'bitselect' 'tmp_523' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_102 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_120, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 639 'partselect' 'tmp_102' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (0.69ns)   --->   "%icmp_ln879_99 = icmp eq i3 %tmp_102, -1" [ResNet/net_hls.cc:56]   --->   Operation 640 'icmp' 'icmp_ln879_99' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_103 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_120, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 641 'partselect' 'tmp_103' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.88ns)   --->   "%icmp_ln879_100 = icmp eq i4 %tmp_103, -1" [ResNet/net_hls.cc:56]   --->   Operation 642 'icmp' 'icmp_ln879_100' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.88ns)   --->   "%icmp_ln768_48 = icmp eq i4 %tmp_103, 0" [ResNet/net_hls.cc:56]   --->   Operation 643 'icmp' 'icmp_ln768_48' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_142, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 644 'bitselect' 'tmp_524' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_48 = xor i1 %tmp_524, true" [ResNet/net_hls.cc:56]   --->   Operation 645 'xor' 'xor_ln779_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %icmp_ln879_99, %xor_ln779_48" [ResNet/net_hls.cc:56]   --->   Operation 646 'and' 'and_ln779_9' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_48 = select i1 %and_ln416_48, i1 %and_ln779_9, i1 %icmp_ln879_100" [ResNet/net_hls.cc:56]   --->   Operation 647 'select' 'select_ln416_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 648 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_523, %select_ln416_48" [ResNet/net_hls.cc:56]   --->   Operation 648 'and' 'and_ln786_9' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_144 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_146, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 649 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i23 %tmp_144 to i24" [ResNet/net_hls.cc:56]   --->   Operation 650 'sext' 'sext_ln1118_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_145 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_146, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 651 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i13 %tmp_145 to i24" [ResNet/net_hls.cc:56]   --->   Operation 652 'sext' 'sext_ln1118_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (1.09ns)   --->   "%sub_ln1118_25 = sub i24 %sext_ln1118_67, %sext_ln1118_68" [ResNet/net_hls.cc:56]   --->   Operation 653 'sub' 'sub_ln1118_25' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln1192_34 = trunc i24 %sub_ln1118_25 to i21" [ResNet/net_hls.cc:56]   --->   Operation 654 'trunc' 'trunc_ln1192_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (1.10ns)   --->   "%add_ln1192_122 = add i24 523776, %sub_ln1118_25" [ResNet/net_hls.cc:56]   --->   Operation 655 'add' 'add_ln1192_122' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 656 [1/1] (1.07ns)   --->   "%add_ln1192_143 = add i21 523776, %trunc_ln1192_34" [ResNet/net_hls.cc:56]   --->   Operation 656 'add' 'add_ln1192_143' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_122, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 657 'bitselect' 'tmp_527' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_122, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 658 'partselect' 'trunc_ln708_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_122, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 659 'bitselect' 'tmp_528' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_122, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 660 'bitselect' 'tmp_529' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln415_49 = zext i1 %tmp_529 to i12" [ResNet/net_hls.cc:56]   --->   Operation 661 'zext' 'zext_ln415_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.96ns)   --->   "%add_ln415_49 = add i12 %trunc_ln708_37, %zext_ln415_49" [ResNet/net_hls.cc:56]   --->   Operation 662 'add' 'add_ln415_49' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_49, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 663 'bitselect' 'tmp_530' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%xor_ln416_49 = xor i1 %tmp_530, true" [ResNet/net_hls.cc:56]   --->   Operation 664 'xor' 'xor_ln416_49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 665 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_49 = and i1 %tmp_528, %xor_ln416_49" [ResNet/net_hls.cc:56]   --->   Operation 665 'and' 'and_ln416_49' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_49, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 666 'bitselect' 'tmp_531' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_104 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_122, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 667 'partselect' 'tmp_104' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.69ns)   --->   "%icmp_ln879_101 = icmp eq i3 %tmp_104, -1" [ResNet/net_hls.cc:56]   --->   Operation 668 'icmp' 'icmp_ln879_101' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_105 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_122, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 669 'partselect' 'tmp_105' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (0.88ns)   --->   "%icmp_ln879_102 = icmp eq i4 %tmp_105, -1" [ResNet/net_hls.cc:56]   --->   Operation 670 'icmp' 'icmp_ln879_102' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 671 [1/1] (0.88ns)   --->   "%icmp_ln768_49 = icmp eq i4 %tmp_105, 0" [ResNet/net_hls.cc:56]   --->   Operation 671 'icmp' 'icmp_ln768_49' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_143, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 672 'bitselect' 'tmp_532' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_49 = xor i1 %tmp_532, true" [ResNet/net_hls.cc:56]   --->   Operation 673 'xor' 'xor_ln779_49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_10 = and i1 %icmp_ln879_101, %xor_ln779_49" [ResNet/net_hls.cc:56]   --->   Operation 674 'and' 'and_ln779_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln416_49 = select i1 %and_ln416_49, i1 %and_ln779_10, i1 %icmp_ln879_102" [ResNet/net_hls.cc:56]   --->   Operation 675 'select' 'select_ln416_49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 676 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_531, %select_ln416_49" [ResNet/net_hls.cc:56]   --->   Operation 676 'and' 'and_ln786_10' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_146 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_148, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 677 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i23 %tmp_146 to i24" [ResNet/net_hls.cc:56]   --->   Operation 678 'sext' 'sext_ln1118_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_147 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_148, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 679 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i13 %tmp_147 to i24" [ResNet/net_hls.cc:56]   --->   Operation 680 'sext' 'sext_ln1118_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (1.09ns)   --->   "%sub_ln1118_26 = sub i24 %sext_ln1118_69, %sext_ln1118_70" [ResNet/net_hls.cc:56]   --->   Operation 681 'sub' 'sub_ln1118_26' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln1192_35 = trunc i24 %sub_ln1118_26 to i21" [ResNet/net_hls.cc:56]   --->   Operation 682 'trunc' 'trunc_ln1192_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (1.10ns)   --->   "%add_ln1192_124 = add i24 523776, %sub_ln1118_26" [ResNet/net_hls.cc:56]   --->   Operation 683 'add' 'add_ln1192_124' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 684 [1/1] (1.07ns)   --->   "%add_ln1192_144 = add i21 523776, %trunc_ln1192_35" [ResNet/net_hls.cc:56]   --->   Operation 684 'add' 'add_ln1192_144' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_124, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 685 'bitselect' 'tmp_535' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_124, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 686 'partselect' 'trunc_ln708_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_124, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 687 'bitselect' 'tmp_536' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_124, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 688 'bitselect' 'tmp_537' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln415_50 = zext i1 %tmp_537 to i12" [ResNet/net_hls.cc:56]   --->   Operation 689 'zext' 'zext_ln415_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.96ns)   --->   "%add_ln415_50 = add i12 %trunc_ln708_38, %zext_ln415_50" [ResNet/net_hls.cc:56]   --->   Operation 690 'add' 'add_ln415_50' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_50, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 691 'bitselect' 'tmp_538' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%xor_ln416_50 = xor i1 %tmp_538, true" [ResNet/net_hls.cc:56]   --->   Operation 692 'xor' 'xor_ln416_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 693 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_50 = and i1 %tmp_536, %xor_ln416_50" [ResNet/net_hls.cc:56]   --->   Operation 693 'and' 'and_ln416_50' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_50, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 694 'bitselect' 'tmp_539' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_106 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_124, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 695 'partselect' 'tmp_106' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.69ns)   --->   "%icmp_ln879_103 = icmp eq i3 %tmp_106, -1" [ResNet/net_hls.cc:56]   --->   Operation 696 'icmp' 'icmp_ln879_103' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_107 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_124, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 697 'partselect' 'tmp_107' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.88ns)   --->   "%icmp_ln879_104 = icmp eq i4 %tmp_107, -1" [ResNet/net_hls.cc:56]   --->   Operation 698 'icmp' 'icmp_ln879_104' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 699 [1/1] (0.88ns)   --->   "%icmp_ln768_50 = icmp eq i4 %tmp_107, 0" [ResNet/net_hls.cc:56]   --->   Operation 699 'icmp' 'icmp_ln768_50' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_144, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 700 'bitselect' 'tmp_540' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln779_50 = xor i1 %tmp_540, true" [ResNet/net_hls.cc:56]   --->   Operation 701 'xor' 'xor_ln779_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%and_ln779_11 = and i1 %icmp_ln879_103, %xor_ln779_50" [ResNet/net_hls.cc:56]   --->   Operation 702 'and' 'and_ln779_11' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%select_ln416_50 = select i1 %and_ln416_50, i1 %and_ln779_11, i1 %icmp_ln879_104" [ResNet/net_hls.cc:56]   --->   Operation 703 'select' 'select_ln416_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 704 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_539, %select_ln416_50" [ResNet/net_hls.cc:56]   --->   Operation 704 'and' 'and_ln786_11' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_148 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_150, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 705 'bitconcatenate' 'tmp_148' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i23 %tmp_148 to i24" [ResNet/net_hls.cc:56]   --->   Operation 706 'sext' 'sext_ln1118_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_149 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_150, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 707 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i13 %tmp_149 to i24" [ResNet/net_hls.cc:56]   --->   Operation 708 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 709 [1/1] (1.09ns)   --->   "%sub_ln1118_27 = sub i24 %sext_ln1118_71, %sext_ln1118_72" [ResNet/net_hls.cc:56]   --->   Operation 709 'sub' 'sub_ln1118_27' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln1192_36 = trunc i24 %sub_ln1118_27 to i21" [ResNet/net_hls.cc:56]   --->   Operation 710 'trunc' 'trunc_ln1192_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (1.10ns)   --->   "%add_ln1192_126 = add i24 523776, %sub_ln1118_27" [ResNet/net_hls.cc:56]   --->   Operation 711 'add' 'add_ln1192_126' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 712 [1/1] (1.07ns)   --->   "%add_ln1192_145 = add i21 523776, %trunc_ln1192_36" [ResNet/net_hls.cc:56]   --->   Operation 712 'add' 'add_ln1192_145' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_126, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 713 'bitselect' 'tmp_543' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_126, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 714 'partselect' 'trunc_ln708_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_126, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 715 'bitselect' 'tmp_544' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_126, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 716 'bitselect' 'tmp_545' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln415_51 = zext i1 %tmp_545 to i12" [ResNet/net_hls.cc:56]   --->   Operation 717 'zext' 'zext_ln415_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.96ns)   --->   "%add_ln415_51 = add i12 %trunc_ln708_39, %zext_ln415_51" [ResNet/net_hls.cc:56]   --->   Operation 718 'add' 'add_ln415_51' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_51, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 719 'bitselect' 'tmp_546' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%xor_ln416_51 = xor i1 %tmp_546, true" [ResNet/net_hls.cc:56]   --->   Operation 720 'xor' 'xor_ln416_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 721 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_51 = and i1 %tmp_544, %xor_ln416_51" [ResNet/net_hls.cc:56]   --->   Operation 721 'and' 'and_ln416_51' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_51, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 722 'bitselect' 'tmp_547' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_108 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_126, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 723 'partselect' 'tmp_108' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (0.69ns)   --->   "%icmp_ln879_105 = icmp eq i3 %tmp_108, -1" [ResNet/net_hls.cc:56]   --->   Operation 724 'icmp' 'icmp_ln879_105' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_109 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_126, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 725 'partselect' 'tmp_109' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.88ns)   --->   "%icmp_ln879_106 = icmp eq i4 %tmp_109, -1" [ResNet/net_hls.cc:56]   --->   Operation 726 'icmp' 'icmp_ln879_106' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 727 [1/1] (0.88ns)   --->   "%icmp_ln768_51 = icmp eq i4 %tmp_109, 0" [ResNet/net_hls.cc:56]   --->   Operation 727 'icmp' 'icmp_ln768_51' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_145, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 728 'bitselect' 'tmp_548' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_51 = xor i1 %tmp_548, true" [ResNet/net_hls.cc:56]   --->   Operation 729 'xor' 'xor_ln779_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_12 = and i1 %icmp_ln879_105, %xor_ln779_51" [ResNet/net_hls.cc:56]   --->   Operation 730 'and' 'and_ln779_12' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_51 = select i1 %and_ln416_51, i1 %and_ln779_12, i1 %icmp_ln879_106" [ResNet/net_hls.cc:56]   --->   Operation 731 'select' 'select_ln416_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 732 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_547, %select_ln416_51" [ResNet/net_hls.cc:56]   --->   Operation 732 'and' 'and_ln786_12' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_150 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_152, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 733 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i23 %tmp_150 to i24" [ResNet/net_hls.cc:56]   --->   Operation 734 'sext' 'sext_ln1118_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_151 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_152, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 735 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i13 %tmp_151 to i24" [ResNet/net_hls.cc:56]   --->   Operation 736 'sext' 'sext_ln1118_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 737 [1/1] (1.09ns)   --->   "%sub_ln1118_28 = sub i24 %sext_ln1118_73, %sext_ln1118_74" [ResNet/net_hls.cc:56]   --->   Operation 737 'sub' 'sub_ln1118_28' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln1192_37 = trunc i24 %sub_ln1118_28 to i21" [ResNet/net_hls.cc:56]   --->   Operation 738 'trunc' 'trunc_ln1192_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (1.10ns)   --->   "%add_ln1192_128 = add i24 523776, %sub_ln1118_28" [ResNet/net_hls.cc:56]   --->   Operation 739 'add' 'add_ln1192_128' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 740 [1/1] (1.07ns)   --->   "%add_ln1192_146 = add i21 523776, %trunc_ln1192_37" [ResNet/net_hls.cc:56]   --->   Operation 740 'add' 'add_ln1192_146' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_128, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 741 'bitselect' 'tmp_551' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_128, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 742 'partselect' 'trunc_ln708_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_128, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 743 'bitselect' 'tmp_552' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_128, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 744 'bitselect' 'tmp_553' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln415_52 = zext i1 %tmp_553 to i12" [ResNet/net_hls.cc:56]   --->   Operation 745 'zext' 'zext_ln415_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 746 [1/1] (0.96ns)   --->   "%add_ln415_52 = add i12 %trunc_ln708_40, %zext_ln415_52" [ResNet/net_hls.cc:56]   --->   Operation 746 'add' 'add_ln415_52' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_52, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 747 'bitselect' 'tmp_554' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%xor_ln416_52 = xor i1 %tmp_554, true" [ResNet/net_hls.cc:56]   --->   Operation 748 'xor' 'xor_ln416_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_52 = and i1 %tmp_552, %xor_ln416_52" [ResNet/net_hls.cc:56]   --->   Operation 749 'and' 'and_ln416_52' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_52, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 750 'bitselect' 'tmp_555' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_110 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_128, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 751 'partselect' 'tmp_110' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.69ns)   --->   "%icmp_ln879_107 = icmp eq i3 %tmp_110, -1" [ResNet/net_hls.cc:56]   --->   Operation 752 'icmp' 'icmp_ln879_107' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_111 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_128, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 753 'partselect' 'tmp_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.88ns)   --->   "%icmp_ln879_108 = icmp eq i4 %tmp_111, -1" [ResNet/net_hls.cc:56]   --->   Operation 754 'icmp' 'icmp_ln879_108' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [1/1] (0.88ns)   --->   "%icmp_ln768_52 = icmp eq i4 %tmp_111, 0" [ResNet/net_hls.cc:56]   --->   Operation 755 'icmp' 'icmp_ln768_52' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_146, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 756 'bitselect' 'tmp_556' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln779_52 = xor i1 %tmp_556, true" [ResNet/net_hls.cc:56]   --->   Operation 757 'xor' 'xor_ln779_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%and_ln779_13 = and i1 %icmp_ln879_107, %xor_ln779_52" [ResNet/net_hls.cc:56]   --->   Operation 758 'and' 'and_ln779_13' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%select_ln416_52 = select i1 %and_ln416_52, i1 %and_ln779_13, i1 %icmp_ln879_108" [ResNet/net_hls.cc:56]   --->   Operation 759 'select' 'select_ln416_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 760 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_555, %select_ln416_52" [ResNet/net_hls.cc:56]   --->   Operation 760 'and' 'and_ln786_13' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_152 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_154, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 761 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i23 %tmp_152 to i24" [ResNet/net_hls.cc:56]   --->   Operation 762 'sext' 'sext_ln1118_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_153 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_154, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 763 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i13 %tmp_153 to i24" [ResNet/net_hls.cc:56]   --->   Operation 764 'sext' 'sext_ln1118_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 765 [1/1] (1.09ns)   --->   "%sub_ln1118_29 = sub i24 %sext_ln1118_75, %sext_ln1118_76" [ResNet/net_hls.cc:56]   --->   Operation 765 'sub' 'sub_ln1118_29' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln1192_38 = trunc i24 %sub_ln1118_29 to i21" [ResNet/net_hls.cc:56]   --->   Operation 766 'trunc' 'trunc_ln1192_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 767 [1/1] (1.10ns)   --->   "%add_ln1192_130 = add i24 523776, %sub_ln1118_29" [ResNet/net_hls.cc:56]   --->   Operation 767 'add' 'add_ln1192_130' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 768 [1/1] (1.07ns)   --->   "%add_ln1192_147 = add i21 523776, %trunc_ln1192_38" [ResNet/net_hls.cc:56]   --->   Operation 768 'add' 'add_ln1192_147' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_130, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 769 'bitselect' 'tmp_559' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_130, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 770 'partselect' 'trunc_ln708_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_130, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 771 'bitselect' 'tmp_560' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_130, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 772 'bitselect' 'tmp_561' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln415_53 = zext i1 %tmp_561 to i12" [ResNet/net_hls.cc:56]   --->   Operation 773 'zext' 'zext_ln415_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (0.96ns)   --->   "%add_ln415_53 = add i12 %trunc_ln708_41, %zext_ln415_53" [ResNet/net_hls.cc:56]   --->   Operation 774 'add' 'add_ln415_53' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_53, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 775 'bitselect' 'tmp_562' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%xor_ln416_53 = xor i1 %tmp_562, true" [ResNet/net_hls.cc:56]   --->   Operation 776 'xor' 'xor_ln416_53' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_53 = and i1 %tmp_560, %xor_ln416_53" [ResNet/net_hls.cc:56]   --->   Operation 777 'and' 'and_ln416_53' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_53, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 778 'bitselect' 'tmp_563' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_112 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_130, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 779 'partselect' 'tmp_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (0.69ns)   --->   "%icmp_ln879_109 = icmp eq i3 %tmp_112, -1" [ResNet/net_hls.cc:56]   --->   Operation 780 'icmp' 'icmp_ln879_109' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_113 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_130, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 781 'partselect' 'tmp_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (0.88ns)   --->   "%icmp_ln879_110 = icmp eq i4 %tmp_113, -1" [ResNet/net_hls.cc:56]   --->   Operation 782 'icmp' 'icmp_ln879_110' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 783 [1/1] (0.88ns)   --->   "%icmp_ln768_53 = icmp eq i4 %tmp_113, 0" [ResNet/net_hls.cc:56]   --->   Operation 783 'icmp' 'icmp_ln768_53' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_147, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 784 'bitselect' 'tmp_564' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_53 = xor i1 %tmp_564, true" [ResNet/net_hls.cc:56]   --->   Operation 785 'xor' 'xor_ln779_53' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_14 = and i1 %icmp_ln879_109, %xor_ln779_53" [ResNet/net_hls.cc:56]   --->   Operation 786 'and' 'and_ln779_14' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416_53 = select i1 %and_ln416_53, i1 %and_ln779_14, i1 %icmp_ln879_110" [ResNet/net_hls.cc:56]   --->   Operation 787 'select' 'select_ln416_53' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 788 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_563, %select_ln416_53" [ResNet/net_hls.cc:56]   --->   Operation 788 'and' 'and_ln786_14' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_154 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_156, i11 0)" [ResNet/net_hls.cc:56]   --->   Operation 789 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i23 %tmp_154 to i24" [ResNet/net_hls.cc:56]   --->   Operation 790 'sext' 'sext_ln1118_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_155 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_156, i1 false)" [ResNet/net_hls.cc:56]   --->   Operation 791 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i13 %tmp_155 to i24" [ResNet/net_hls.cc:56]   --->   Operation 792 'sext' 'sext_ln1118_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (1.09ns)   --->   "%sub_ln1118_30 = sub i24 %sext_ln1118_77, %sext_ln1118_78" [ResNet/net_hls.cc:56]   --->   Operation 793 'sub' 'sub_ln1118_30' <Predicate = (!icmp_ln48)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln1192_39 = trunc i24 %sub_ln1118_30 to i21" [ResNet/net_hls.cc:56]   --->   Operation 794 'trunc' 'trunc_ln1192_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (1.10ns)   --->   "%add_ln1192_132 = add i24 523776, %sub_ln1118_30" [ResNet/net_hls.cc:56]   --->   Operation 795 'add' 'add_ln1192_132' <Predicate = (!icmp_ln48)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 796 [1/1] (1.07ns)   --->   "%add_ln1192_148 = add i21 523776, %trunc_ln1192_39" [ResNet/net_hls.cc:56]   --->   Operation 796 'add' 'add_ln1192_148' <Predicate = (!icmp_ln48)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_132, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 797 'bitselect' 'tmp_567' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_132, i32 8, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 798 'partselect' 'trunc_ln708_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_132, i32 19)" [ResNet/net_hls.cc:56]   --->   Operation 799 'bitselect' 'tmp_568' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_132, i32 7)" [ResNet/net_hls.cc:56]   --->   Operation 800 'bitselect' 'tmp_569' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln415_54 = zext i1 %tmp_569 to i12" [ResNet/net_hls.cc:56]   --->   Operation 801 'zext' 'zext_ln415_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 802 [1/1] (0.96ns)   --->   "%add_ln415_54 = add i12 %trunc_ln708_42, %zext_ln415_54" [ResNet/net_hls.cc:56]   --->   Operation 802 'add' 'add_ln415_54' <Predicate = (!icmp_ln48)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_54, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 803 'bitselect' 'tmp_570' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%xor_ln416_54 = xor i1 %tmp_570, true" [ResNet/net_hls.cc:56]   --->   Operation 804 'xor' 'xor_ln416_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 805 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_54 = and i1 %tmp_568, %xor_ln416_54" [ResNet/net_hls.cc:56]   --->   Operation 805 'and' 'and_ln416_54' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_54, i32 11)" [ResNet/net_hls.cc:56]   --->   Operation 806 'bitselect' 'tmp_571' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_114 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_132, i32 21, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 807 'partselect' 'tmp_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.69ns)   --->   "%icmp_ln879_111 = icmp eq i3 %tmp_114, -1" [ResNet/net_hls.cc:56]   --->   Operation 808 'icmp' 'icmp_ln879_111' <Predicate = (!icmp_ln48)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_115 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_132, i32 20, i32 23)" [ResNet/net_hls.cc:56]   --->   Operation 809 'partselect' 'tmp_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (0.88ns)   --->   "%icmp_ln879_112 = icmp eq i4 %tmp_115, -1" [ResNet/net_hls.cc:56]   --->   Operation 810 'icmp' 'icmp_ln879_112' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 811 [1/1] (0.88ns)   --->   "%icmp_ln768_54 = icmp eq i4 %tmp_115, 0" [ResNet/net_hls.cc:56]   --->   Operation 811 'icmp' 'icmp_ln768_54' <Predicate = (!icmp_ln48)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_148, i32 20)" [ResNet/net_hls.cc:56]   --->   Operation 812 'bitselect' 'tmp_572' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln779_54 = xor i1 %tmp_572, true" [ResNet/net_hls.cc:56]   --->   Operation 813 'xor' 'xor_ln779_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%and_ln779_15 = and i1 %icmp_ln879_111, %xor_ln779_54" [ResNet/net_hls.cc:56]   --->   Operation 814 'and' 'and_ln779_15' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln416_54 = select i1 %and_ln416_54, i1 %and_ln779_15, i1 %icmp_ln879_112" [ResNet/net_hls.cc:56]   --->   Operation 815 'select' 'select_ln416_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 816 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_571, %select_ln416_54" [ResNet/net_hls.cc:56]   --->   Operation 816 'and' 'and_ln786_15' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 817 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 817 'speclooptripcount' 'empty' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 818 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str273)" [ResNet/net_hls.cc:49]   --->   Operation 818 'specregionbegin' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 819 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:50]   --->   Operation 819 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_82, i1 %icmp_ln768" [ResNet/net_hls.cc:56]   --->   Operation 820 'select' 'select_ln777' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 821 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_82" [ResNet/net_hls.cc:56]   --->   Operation 821 'and' 'and_ln781' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [ResNet/net_hls.cc:56]   --->   Operation 822 'xor' 'xor_ln785' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%or_ln785 = or i1 %tmp_451, %xor_ln785" [ResNet/net_hls.cc:56]   --->   Operation 823 'or' 'or_ln785' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 824 [1/1] (0.33ns)   --->   "%xor_ln785_82 = xor i1 %tmp_447, true" [ResNet/net_hls.cc:56]   --->   Operation 824 'xor' 'xor_ln785_82' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_82" [ResNet/net_hls.cc:56]   --->   Operation 825 'and' 'and_ln785' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786_108" [ResNet/net_hls.cc:56]   --->   Operation 826 'or' 'or_ln786' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_109)   --->   "%xor_ln786_59 = xor i1 %or_ln786, true" [ResNet/net_hls.cc:56]   --->   Operation 827 'xor' 'xor_ln786_59' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 828 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_109 = and i1 %tmp_447, %xor_ln786_59" [ResNet/net_hls.cc:56]   --->   Operation 828 'and' 'and_ln786_109' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 829 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_185 = or i1 %and_ln786_109, %and_ln785" [ResNet/net_hls.cc:56]   --->   Operation 829 'or' 'or_ln340_185' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%or_ln340_186 = or i1 %and_ln786_108, %xor_ln785_82" [ResNet/net_hls.cc:56]   --->   Operation 830 'or' 'or_ln340_186' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%or_ln340_187 = or i1 %or_ln340_186, %and_ln781" [ResNet/net_hls.cc:56]   --->   Operation 831 'or' 'or_ln340_187' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 832 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_49 = select i1 %or_ln340_185, i12 2047, i12 %add_ln415" [ResNet/net_hls.cc:56]   --->   Operation 832 'select' 'select_ln340_49' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%select_ln388_50 = select i1 %and_ln786_109, i12 -2048, i12 %add_ln415" [ResNet/net_hls.cc:56]   --->   Operation 833 'select' 'select_ln388_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 834 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_127 = select i1 %or_ln340_187, i12 %select_ln340_49, i12 %select_ln388_50" [ResNet/net_hls.cc:56]   --->   Operation 834 'select' 'select_ln340_127' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 835 [1/1] (1.35ns)   --->   "store i12 %select_ln340_127, i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 835 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_189)   --->   "%select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_84, i1 %icmp_ln768_40" [ResNet/net_hls.cc:56]   --->   Operation 836 'select' 'select_ln777_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 837 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_40, %icmp_ln879_84" [ResNet/net_hls.cc:56]   --->   Operation 837 'and' 'and_ln781_1' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_189)   --->   "%xor_ln785_83 = xor i1 %select_ln777_40, true" [ResNet/net_hls.cc:56]   --->   Operation 838 'xor' 'xor_ln785_83' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_189)   --->   "%or_ln785_40 = or i1 %tmp_459, %xor_ln785_83" [ResNet/net_hls.cc:56]   --->   Operation 839 'or' 'or_ln785_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 840 [1/1] (0.33ns)   --->   "%xor_ln785_84 = xor i1 %tmp_455, true" [ResNet/net_hls.cc:56]   --->   Operation 840 'xor' 'xor_ln785_84' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_189)   --->   "%and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_84" [ResNet/net_hls.cc:56]   --->   Operation 841 'and' 'and_ln785_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%or_ln786_40 = or i1 %and_ln781_1, %and_ln786_1" [ResNet/net_hls.cc:56]   --->   Operation 842 'or' 'or_ln786_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%xor_ln786_60 = xor i1 %or_ln786_40, true" [ResNet/net_hls.cc:56]   --->   Operation 843 'xor' 'xor_ln786_60' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 844 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_111 = and i1 %tmp_455, %xor_ln786_60" [ResNet/net_hls.cc:56]   --->   Operation 844 'and' 'and_ln786_111' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 845 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_189 = or i1 %and_ln786_111, %and_ln785_40" [ResNet/net_hls.cc:56]   --->   Operation 845 'or' 'or_ln340_189' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%or_ln340_190 = or i1 %and_ln786_1, %xor_ln785_84" [ResNet/net_hls.cc:56]   --->   Operation 846 'or' 'or_ln340_190' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%or_ln340_191 = or i1 %or_ln340_190, %and_ln781_1" [ResNet/net_hls.cc:56]   --->   Operation 847 'or' 'or_ln340_191' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 848 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_50 = select i1 %or_ln340_189, i12 2047, i12 %add_ln415_40" [ResNet/net_hls.cc:56]   --->   Operation 848 'select' 'select_ln340_50' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%select_ln388_51 = select i1 %and_ln786_111, i12 -2048, i12 %add_ln415_40" [ResNet/net_hls.cc:56]   --->   Operation 849 'select' 'select_ln388_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 850 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_129 = select i1 %or_ln340_191, i12 %select_ln340_50, i12 %select_ln388_51" [ResNet/net_hls.cc:56]   --->   Operation 850 'select' 'select_ln340_129' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (1.35ns)   --->   "store i12 %select_ln340_129, i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 851 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_193)   --->   "%select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_86, i1 %icmp_ln768_41" [ResNet/net_hls.cc:56]   --->   Operation 852 'select' 'select_ln777_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 853 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_41, %icmp_ln879_86" [ResNet/net_hls.cc:56]   --->   Operation 853 'and' 'and_ln781_2' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_193)   --->   "%xor_ln785_85 = xor i1 %select_ln777_41, true" [ResNet/net_hls.cc:56]   --->   Operation 854 'xor' 'xor_ln785_85' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_193)   --->   "%or_ln785_41 = or i1 %tmp_467, %xor_ln785_85" [ResNet/net_hls.cc:56]   --->   Operation 855 'or' 'or_ln785_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 856 [1/1] (0.33ns)   --->   "%xor_ln785_86 = xor i1 %tmp_463, true" [ResNet/net_hls.cc:56]   --->   Operation 856 'xor' 'xor_ln785_86' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_193)   --->   "%and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_86" [ResNet/net_hls.cc:56]   --->   Operation 857 'and' 'and_ln785_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%or_ln786_41 = or i1 %and_ln781_2, %and_ln786_2" [ResNet/net_hls.cc:56]   --->   Operation 858 'or' 'or_ln786_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_113)   --->   "%xor_ln786_61 = xor i1 %or_ln786_41, true" [ResNet/net_hls.cc:56]   --->   Operation 859 'xor' 'xor_ln786_61' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 860 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_113 = and i1 %tmp_463, %xor_ln786_61" [ResNet/net_hls.cc:56]   --->   Operation 860 'and' 'and_ln786_113' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 861 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_193 = or i1 %and_ln786_113, %and_ln785_41" [ResNet/net_hls.cc:56]   --->   Operation 861 'or' 'or_ln340_193' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%or_ln340_194 = or i1 %and_ln786_2, %xor_ln785_86" [ResNet/net_hls.cc:56]   --->   Operation 862 'or' 'or_ln340_194' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%or_ln340_195 = or i1 %or_ln340_194, %and_ln781_2" [ResNet/net_hls.cc:56]   --->   Operation 863 'or' 'or_ln340_195' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 864 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_51 = select i1 %or_ln340_193, i12 2047, i12 %add_ln415_41" [ResNet/net_hls.cc:56]   --->   Operation 864 'select' 'select_ln340_51' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%select_ln388_52 = select i1 %and_ln786_113, i12 -2048, i12 %add_ln415_41" [ResNet/net_hls.cc:56]   --->   Operation 865 'select' 'select_ln388_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 866 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_131 = select i1 %or_ln340_195, i12 %select_ln340_51, i12 %select_ln388_52" [ResNet/net_hls.cc:56]   --->   Operation 866 'select' 'select_ln340_131' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 867 [1/1] (1.35ns)   --->   "store i12 %select_ln340_131, i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 867 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_197)   --->   "%select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_88, i1 %icmp_ln768_42" [ResNet/net_hls.cc:56]   --->   Operation 868 'select' 'select_ln777_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 869 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_42, %icmp_ln879_88" [ResNet/net_hls.cc:56]   --->   Operation 869 'and' 'and_ln781_3' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_197)   --->   "%xor_ln785_87 = xor i1 %select_ln777_42, true" [ResNet/net_hls.cc:56]   --->   Operation 870 'xor' 'xor_ln785_87' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_197)   --->   "%or_ln785_42 = or i1 %tmp_475, %xor_ln785_87" [ResNet/net_hls.cc:56]   --->   Operation 871 'or' 'or_ln785_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 872 [1/1] (0.33ns)   --->   "%xor_ln785_88 = xor i1 %tmp_471, true" [ResNet/net_hls.cc:56]   --->   Operation 872 'xor' 'xor_ln785_88' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_197)   --->   "%and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_88" [ResNet/net_hls.cc:56]   --->   Operation 873 'and' 'and_ln785_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%or_ln786_42 = or i1 %and_ln781_3, %and_ln786_3" [ResNet/net_hls.cc:56]   --->   Operation 874 'or' 'or_ln786_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_115)   --->   "%xor_ln786_62 = xor i1 %or_ln786_42, true" [ResNet/net_hls.cc:56]   --->   Operation 875 'xor' 'xor_ln786_62' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 876 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_115 = and i1 %tmp_471, %xor_ln786_62" [ResNet/net_hls.cc:56]   --->   Operation 876 'and' 'and_ln786_115' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 877 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_197 = or i1 %and_ln786_115, %and_ln785_42" [ResNet/net_hls.cc:56]   --->   Operation 877 'or' 'or_ln340_197' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_198 = or i1 %and_ln786_3, %xor_ln785_88" [ResNet/net_hls.cc:56]   --->   Operation 878 'or' 'or_ln340_198' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_199 = or i1 %or_ln340_198, %and_ln781_3" [ResNet/net_hls.cc:56]   --->   Operation 879 'or' 'or_ln340_199' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 880 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_52 = select i1 %or_ln340_197, i12 2047, i12 %add_ln415_42" [ResNet/net_hls.cc:56]   --->   Operation 880 'select' 'select_ln340_52' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%select_ln388_54 = select i1 %and_ln786_115, i12 -2048, i12 %add_ln415_42" [ResNet/net_hls.cc:56]   --->   Operation 881 'select' 'select_ln388_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 882 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_133 = select i1 %or_ln340_199, i12 %select_ln340_52, i12 %select_ln388_54" [ResNet/net_hls.cc:56]   --->   Operation 882 'select' 'select_ln340_133' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 883 [1/1] (1.35ns)   --->   "store i12 %select_ln340_133, i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 883 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_201)   --->   "%select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_90, i1 %icmp_ln768_43" [ResNet/net_hls.cc:56]   --->   Operation 884 'select' 'select_ln777_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 885 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_43, %icmp_ln879_90" [ResNet/net_hls.cc:56]   --->   Operation 885 'and' 'and_ln781_4' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_201)   --->   "%xor_ln785_89 = xor i1 %select_ln777_43, true" [ResNet/net_hls.cc:56]   --->   Operation 886 'xor' 'xor_ln785_89' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_201)   --->   "%or_ln785_43 = or i1 %tmp_483, %xor_ln785_89" [ResNet/net_hls.cc:56]   --->   Operation 887 'or' 'or_ln785_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 888 [1/1] (0.33ns)   --->   "%xor_ln785_90 = xor i1 %tmp_479, true" [ResNet/net_hls.cc:56]   --->   Operation 888 'xor' 'xor_ln785_90' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_201)   --->   "%and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_90" [ResNet/net_hls.cc:56]   --->   Operation 889 'and' 'and_ln785_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%or_ln786_43 = or i1 %and_ln781_4, %and_ln786_4" [ResNet/net_hls.cc:56]   --->   Operation 890 'or' 'or_ln786_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%xor_ln786_63 = xor i1 %or_ln786_43, true" [ResNet/net_hls.cc:56]   --->   Operation 891 'xor' 'xor_ln786_63' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 892 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_117 = and i1 %tmp_479, %xor_ln786_63" [ResNet/net_hls.cc:56]   --->   Operation 892 'and' 'and_ln786_117' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 893 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_201 = or i1 %and_ln786_117, %and_ln785_43" [ResNet/net_hls.cc:56]   --->   Operation 893 'or' 'or_ln340_201' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%or_ln340_202 = or i1 %and_ln786_4, %xor_ln785_90" [ResNet/net_hls.cc:56]   --->   Operation 894 'or' 'or_ln340_202' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%or_ln340_203 = or i1 %or_ln340_202, %and_ln781_4" [ResNet/net_hls.cc:56]   --->   Operation 895 'or' 'or_ln340_203' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 896 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_53 = select i1 %or_ln340_201, i12 2047, i12 %add_ln415_43" [ResNet/net_hls.cc:56]   --->   Operation 896 'select' 'select_ln340_53' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%select_ln388_55 = select i1 %and_ln786_117, i12 -2048, i12 %add_ln415_43" [ResNet/net_hls.cc:56]   --->   Operation 897 'select' 'select_ln388_55' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 898 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_135 = select i1 %or_ln340_203, i12 %select_ln340_53, i12 %select_ln388_55" [ResNet/net_hls.cc:56]   --->   Operation 898 'select' 'select_ln340_135' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 899 [1/1] (1.35ns)   --->   "store i12 %select_ln340_135, i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 899 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_92, i1 %icmp_ln768_44" [ResNet/net_hls.cc:56]   --->   Operation 900 'select' 'select_ln777_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 901 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_44, %icmp_ln879_92" [ResNet/net_hls.cc:56]   --->   Operation 901 'and' 'and_ln781_5' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%xor_ln785_91 = xor i1 %select_ln777_44, true" [ResNet/net_hls.cc:56]   --->   Operation 902 'xor' 'xor_ln785_91' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%or_ln785_44 = or i1 %tmp_491, %xor_ln785_91" [ResNet/net_hls.cc:56]   --->   Operation 903 'or' 'or_ln785_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 904 [1/1] (0.33ns)   --->   "%xor_ln785_92 = xor i1 %tmp_487, true" [ResNet/net_hls.cc:56]   --->   Operation 904 'xor' 'xor_ln785_92' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_92" [ResNet/net_hls.cc:56]   --->   Operation 905 'and' 'and_ln785_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%or_ln786_44 = or i1 %and_ln781_5, %and_ln786_5" [ResNet/net_hls.cc:56]   --->   Operation 906 'or' 'or_ln786_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_119)   --->   "%xor_ln786_64 = xor i1 %or_ln786_44, true" [ResNet/net_hls.cc:56]   --->   Operation 907 'xor' 'xor_ln786_64' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 908 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_119 = and i1 %tmp_487, %xor_ln786_64" [ResNet/net_hls.cc:56]   --->   Operation 908 'and' 'and_ln786_119' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 909 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_205 = or i1 %and_ln786_119, %and_ln785_44" [ResNet/net_hls.cc:56]   --->   Operation 909 'or' 'or_ln340_205' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%or_ln340_206 = or i1 %and_ln786_5, %xor_ln785_92" [ResNet/net_hls.cc:56]   --->   Operation 910 'or' 'or_ln340_206' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%or_ln340_207 = or i1 %or_ln340_206, %and_ln781_5" [ResNet/net_hls.cc:56]   --->   Operation 911 'or' 'or_ln340_207' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 912 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_54 = select i1 %or_ln340_205, i12 2047, i12 %add_ln415_44" [ResNet/net_hls.cc:56]   --->   Operation 912 'select' 'select_ln340_54' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%select_ln388_56 = select i1 %and_ln786_119, i12 -2048, i12 %add_ln415_44" [ResNet/net_hls.cc:56]   --->   Operation 913 'select' 'select_ln388_56' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 914 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_137 = select i1 %or_ln340_207, i12 %select_ln340_54, i12 %select_ln388_56" [ResNet/net_hls.cc:56]   --->   Operation 914 'select' 'select_ln340_137' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 915 [1/1] (1.35ns)   --->   "store i12 %select_ln340_137, i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 915 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_209)   --->   "%select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_94, i1 %icmp_ln768_45" [ResNet/net_hls.cc:56]   --->   Operation 916 'select' 'select_ln777_45' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 917 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_45, %icmp_ln879_94" [ResNet/net_hls.cc:56]   --->   Operation 917 'and' 'and_ln781_6' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_209)   --->   "%xor_ln785_93 = xor i1 %select_ln777_45, true" [ResNet/net_hls.cc:56]   --->   Operation 918 'xor' 'xor_ln785_93' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_209)   --->   "%or_ln785_45 = or i1 %tmp_499, %xor_ln785_93" [ResNet/net_hls.cc:56]   --->   Operation 919 'or' 'or_ln785_45' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 920 [1/1] (0.33ns)   --->   "%xor_ln785_94 = xor i1 %tmp_495, true" [ResNet/net_hls.cc:56]   --->   Operation 920 'xor' 'xor_ln785_94' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_209)   --->   "%and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_94" [ResNet/net_hls.cc:56]   --->   Operation 921 'and' 'and_ln785_45' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%or_ln786_45 = or i1 %and_ln781_6, %and_ln786_6" [ResNet/net_hls.cc:56]   --->   Operation 922 'or' 'or_ln786_45' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_121)   --->   "%xor_ln786_65 = xor i1 %or_ln786_45, true" [ResNet/net_hls.cc:56]   --->   Operation 923 'xor' 'xor_ln786_65' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 924 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_121 = and i1 %tmp_495, %xor_ln786_65" [ResNet/net_hls.cc:56]   --->   Operation 924 'and' 'and_ln786_121' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 925 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_209 = or i1 %and_ln786_121, %and_ln785_45" [ResNet/net_hls.cc:56]   --->   Operation 925 'or' 'or_ln340_209' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_210 = or i1 %and_ln786_6, %xor_ln785_94" [ResNet/net_hls.cc:56]   --->   Operation 926 'or' 'or_ln340_210' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_211 = or i1 %or_ln340_210, %and_ln781_6" [ResNet/net_hls.cc:56]   --->   Operation 927 'or' 'or_ln340_211' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 928 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_55 = select i1 %or_ln340_209, i12 2047, i12 %add_ln415_45" [ResNet/net_hls.cc:56]   --->   Operation 928 'select' 'select_ln340_55' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%select_ln388_57 = select i1 %and_ln786_121, i12 -2048, i12 %add_ln415_45" [ResNet/net_hls.cc:56]   --->   Operation 929 'select' 'select_ln388_57' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_139 = select i1 %or_ln340_211, i12 %select_ln340_55, i12 %select_ln388_57" [ResNet/net_hls.cc:56]   --->   Operation 930 'select' 'select_ln340_139' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 931 [1/1] (1.35ns)   --->   "store i12 %select_ln340_139, i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 931 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_213)   --->   "%select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_96, i1 %icmp_ln768_46" [ResNet/net_hls.cc:56]   --->   Operation 932 'select' 'select_ln777_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 933 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_46, %icmp_ln879_96" [ResNet/net_hls.cc:56]   --->   Operation 933 'and' 'and_ln781_7' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_213)   --->   "%xor_ln785_95 = xor i1 %select_ln777_46, true" [ResNet/net_hls.cc:56]   --->   Operation 934 'xor' 'xor_ln785_95' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_213)   --->   "%or_ln785_46 = or i1 %tmp_507, %xor_ln785_95" [ResNet/net_hls.cc:56]   --->   Operation 935 'or' 'or_ln785_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 936 [1/1] (0.33ns)   --->   "%xor_ln785_96 = xor i1 %tmp_503, true" [ResNet/net_hls.cc:56]   --->   Operation 936 'xor' 'xor_ln785_96' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_213)   --->   "%and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_96" [ResNet/net_hls.cc:56]   --->   Operation 937 'and' 'and_ln785_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%or_ln786_46 = or i1 %and_ln781_7, %and_ln786_7" [ResNet/net_hls.cc:56]   --->   Operation 938 'or' 'or_ln786_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%xor_ln786_66 = xor i1 %or_ln786_46, true" [ResNet/net_hls.cc:56]   --->   Operation 939 'xor' 'xor_ln786_66' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 940 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_123 = and i1 %tmp_503, %xor_ln786_66" [ResNet/net_hls.cc:56]   --->   Operation 940 'and' 'and_ln786_123' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 941 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_213 = or i1 %and_ln786_123, %and_ln785_46" [ResNet/net_hls.cc:56]   --->   Operation 941 'or' 'or_ln340_213' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%or_ln340_214 = or i1 %and_ln786_7, %xor_ln785_96" [ResNet/net_hls.cc:56]   --->   Operation 942 'or' 'or_ln340_214' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%or_ln340_215 = or i1 %or_ln340_214, %and_ln781_7" [ResNet/net_hls.cc:56]   --->   Operation 943 'or' 'or_ln340_215' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 944 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_56 = select i1 %or_ln340_213, i12 2047, i12 %add_ln415_46" [ResNet/net_hls.cc:56]   --->   Operation 944 'select' 'select_ln340_56' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%select_ln388_58 = select i1 %and_ln786_123, i12 -2048, i12 %add_ln415_46" [ResNet/net_hls.cc:56]   --->   Operation 945 'select' 'select_ln388_58' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 946 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_141 = select i1 %or_ln340_215, i12 %select_ln340_56, i12 %select_ln388_58" [ResNet/net_hls.cc:56]   --->   Operation 946 'select' 'select_ln340_141' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 947 [1/1] (1.35ns)   --->   "store i12 %select_ln340_141, i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 947 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_217)   --->   "%select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_98, i1 %icmp_ln768_47" [ResNet/net_hls.cc:56]   --->   Operation 948 'select' 'select_ln777_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 949 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_47, %icmp_ln879_98" [ResNet/net_hls.cc:56]   --->   Operation 949 'and' 'and_ln781_8' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_217)   --->   "%xor_ln785_97 = xor i1 %select_ln777_47, true" [ResNet/net_hls.cc:56]   --->   Operation 950 'xor' 'xor_ln785_97' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_217)   --->   "%or_ln785_47 = or i1 %tmp_515, %xor_ln785_97" [ResNet/net_hls.cc:56]   --->   Operation 951 'or' 'or_ln785_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 952 [1/1] (0.33ns)   --->   "%xor_ln785_98 = xor i1 %tmp_511, true" [ResNet/net_hls.cc:56]   --->   Operation 952 'xor' 'xor_ln785_98' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_217)   --->   "%and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_98" [ResNet/net_hls.cc:56]   --->   Operation 953 'and' 'and_ln785_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%or_ln786_47 = or i1 %and_ln781_8, %and_ln786_8" [ResNet/net_hls.cc:56]   --->   Operation 954 'or' 'or_ln786_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_125)   --->   "%xor_ln786_67 = xor i1 %or_ln786_47, true" [ResNet/net_hls.cc:56]   --->   Operation 955 'xor' 'xor_ln786_67' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 956 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_125 = and i1 %tmp_511, %xor_ln786_67" [ResNet/net_hls.cc:56]   --->   Operation 956 'and' 'and_ln786_125' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 957 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_217 = or i1 %and_ln786_125, %and_ln785_47" [ResNet/net_hls.cc:56]   --->   Operation 957 'or' 'or_ln340_217' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%or_ln340_218 = or i1 %and_ln786_8, %xor_ln785_98" [ResNet/net_hls.cc:56]   --->   Operation 958 'or' 'or_ln340_218' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%or_ln340_219 = or i1 %or_ln340_218, %and_ln781_8" [ResNet/net_hls.cc:56]   --->   Operation 959 'or' 'or_ln340_219' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 960 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_57 = select i1 %or_ln340_217, i12 2047, i12 %add_ln415_47" [ResNet/net_hls.cc:56]   --->   Operation 960 'select' 'select_ln340_57' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%select_ln388_59 = select i1 %and_ln786_125, i12 -2048, i12 %add_ln415_47" [ResNet/net_hls.cc:56]   --->   Operation 961 'select' 'select_ln388_59' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 962 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_143 = select i1 %or_ln340_219, i12 %select_ln340_57, i12 %select_ln388_59" [ResNet/net_hls.cc:56]   --->   Operation 962 'select' 'select_ln340_143' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 963 [1/1] (1.35ns)   --->   "store i12 %select_ln340_143, i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 963 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_221)   --->   "%select_ln777_48 = select i1 %and_ln416_48, i1 %icmp_ln879_100, i1 %icmp_ln768_48" [ResNet/net_hls.cc:56]   --->   Operation 964 'select' 'select_ln777_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_48, %icmp_ln879_100" [ResNet/net_hls.cc:56]   --->   Operation 965 'and' 'and_ln781_9' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_221)   --->   "%xor_ln785_99 = xor i1 %select_ln777_48, true" [ResNet/net_hls.cc:56]   --->   Operation 966 'xor' 'xor_ln785_99' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_221)   --->   "%or_ln785_48 = or i1 %tmp_523, %xor_ln785_99" [ResNet/net_hls.cc:56]   --->   Operation 967 'or' 'or_ln785_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 968 [1/1] (0.33ns)   --->   "%xor_ln785_100 = xor i1 %tmp_519, true" [ResNet/net_hls.cc:56]   --->   Operation 968 'xor' 'xor_ln785_100' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_221)   --->   "%and_ln785_48 = and i1 %or_ln785_48, %xor_ln785_100" [ResNet/net_hls.cc:56]   --->   Operation 969 'and' 'and_ln785_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%or_ln786_48 = or i1 %and_ln781_9, %and_ln786_9" [ResNet/net_hls.cc:56]   --->   Operation 970 'or' 'or_ln786_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_127)   --->   "%xor_ln786_68 = xor i1 %or_ln786_48, true" [ResNet/net_hls.cc:56]   --->   Operation 971 'xor' 'xor_ln786_68' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 972 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_127 = and i1 %tmp_519, %xor_ln786_68" [ResNet/net_hls.cc:56]   --->   Operation 972 'and' 'and_ln786_127' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_221 = or i1 %and_ln786_127, %and_ln785_48" [ResNet/net_hls.cc:56]   --->   Operation 973 'or' 'or_ln340_221' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%or_ln340_222 = or i1 %and_ln786_9, %xor_ln785_100" [ResNet/net_hls.cc:56]   --->   Operation 974 'or' 'or_ln340_222' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%or_ln340_223 = or i1 %or_ln340_222, %and_ln781_9" [ResNet/net_hls.cc:56]   --->   Operation 975 'or' 'or_ln340_223' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 976 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_58 = select i1 %or_ln340_221, i12 2047, i12 %add_ln415_48" [ResNet/net_hls.cc:56]   --->   Operation 976 'select' 'select_ln340_58' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%select_ln388_60 = select i1 %and_ln786_127, i12 -2048, i12 %add_ln415_48" [ResNet/net_hls.cc:56]   --->   Operation 977 'select' 'select_ln388_60' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 978 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_145 = select i1 %or_ln340_223, i12 %select_ln340_58, i12 %select_ln388_60" [ResNet/net_hls.cc:56]   --->   Operation 978 'select' 'select_ln340_145' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 979 [1/1] (1.35ns)   --->   "store i12 %select_ln340_145, i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 979 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%select_ln777_49 = select i1 %and_ln416_49, i1 %icmp_ln879_102, i1 %icmp_ln768_49" [ResNet/net_hls.cc:56]   --->   Operation 980 'select' 'select_ln777_49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 981 [1/1] (0.33ns)   --->   "%and_ln781_10 = and i1 %and_ln416_49, %icmp_ln879_102" [ResNet/net_hls.cc:56]   --->   Operation 981 'and' 'and_ln781_10' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%xor_ln785_101 = xor i1 %select_ln777_49, true" [ResNet/net_hls.cc:56]   --->   Operation 982 'xor' 'xor_ln785_101' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%or_ln785_49 = or i1 %tmp_531, %xor_ln785_101" [ResNet/net_hls.cc:56]   --->   Operation 983 'or' 'or_ln785_49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.33ns)   --->   "%xor_ln785_102 = xor i1 %tmp_527, true" [ResNet/net_hls.cc:56]   --->   Operation 984 'xor' 'xor_ln785_102' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%and_ln785_49 = and i1 %or_ln785_49, %xor_ln785_102" [ResNet/net_hls.cc:56]   --->   Operation 985 'and' 'and_ln785_49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%or_ln786_49 = or i1 %and_ln781_10, %and_ln786_10" [ResNet/net_hls.cc:56]   --->   Operation 986 'or' 'or_ln786_49' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%xor_ln786_69 = xor i1 %or_ln786_49, true" [ResNet/net_hls.cc:56]   --->   Operation 987 'xor' 'xor_ln786_69' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 988 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_129 = and i1 %tmp_527, %xor_ln786_69" [ResNet/net_hls.cc:56]   --->   Operation 988 'and' 'and_ln786_129' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 989 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_225 = or i1 %and_ln786_129, %and_ln785_49" [ResNet/net_hls.cc:56]   --->   Operation 989 'or' 'or_ln340_225' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%or_ln340_226 = or i1 %and_ln786_10, %xor_ln785_102" [ResNet/net_hls.cc:56]   --->   Operation 990 'or' 'or_ln340_226' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%or_ln340_227 = or i1 %or_ln340_226, %and_ln781_10" [ResNet/net_hls.cc:56]   --->   Operation 991 'or' 'or_ln340_227' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 992 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_59 = select i1 %or_ln340_225, i12 2047, i12 %add_ln415_49" [ResNet/net_hls.cc:56]   --->   Operation 992 'select' 'select_ln340_59' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%select_ln388_61 = select i1 %and_ln786_129, i12 -2048, i12 %add_ln415_49" [ResNet/net_hls.cc:56]   --->   Operation 993 'select' 'select_ln388_61' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 994 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_147 = select i1 %or_ln340_227, i12 %select_ln340_59, i12 %select_ln388_61" [ResNet/net_hls.cc:56]   --->   Operation 994 'select' 'select_ln340_147' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 995 [1/1] (1.35ns)   --->   "store i12 %select_ln340_147, i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 995 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_229)   --->   "%select_ln777_50 = select i1 %and_ln416_50, i1 %icmp_ln879_104, i1 %icmp_ln768_50" [ResNet/net_hls.cc:56]   --->   Operation 996 'select' 'select_ln777_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 997 [1/1] (0.33ns)   --->   "%and_ln781_11 = and i1 %and_ln416_50, %icmp_ln879_104" [ResNet/net_hls.cc:56]   --->   Operation 997 'and' 'and_ln781_11' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_229)   --->   "%xor_ln785_103 = xor i1 %select_ln777_50, true" [ResNet/net_hls.cc:56]   --->   Operation 998 'xor' 'xor_ln785_103' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_229)   --->   "%or_ln785_50 = or i1 %tmp_539, %xor_ln785_103" [ResNet/net_hls.cc:56]   --->   Operation 999 'or' 'or_ln785_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1000 [1/1] (0.33ns)   --->   "%xor_ln785_104 = xor i1 %tmp_535, true" [ResNet/net_hls.cc:56]   --->   Operation 1000 'xor' 'xor_ln785_104' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_229)   --->   "%and_ln785_50 = and i1 %or_ln785_50, %xor_ln785_104" [ResNet/net_hls.cc:56]   --->   Operation 1001 'and' 'and_ln785_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%or_ln786_50 = or i1 %and_ln781_11, %and_ln786_11" [ResNet/net_hls.cc:56]   --->   Operation 1002 'or' 'or_ln786_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_131)   --->   "%xor_ln786_70 = xor i1 %or_ln786_50, true" [ResNet/net_hls.cc:56]   --->   Operation 1003 'xor' 'xor_ln786_70' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1004 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_131 = and i1 %tmp_535, %xor_ln786_70" [ResNet/net_hls.cc:56]   --->   Operation 1004 'and' 'and_ln786_131' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1005 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_229 = or i1 %and_ln786_131, %and_ln785_50" [ResNet/net_hls.cc:56]   --->   Operation 1005 'or' 'or_ln340_229' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%or_ln340_230 = or i1 %and_ln786_11, %xor_ln785_104" [ResNet/net_hls.cc:56]   --->   Operation 1006 'or' 'or_ln340_230' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%or_ln340_231 = or i1 %or_ln340_230, %and_ln781_11" [ResNet/net_hls.cc:56]   --->   Operation 1007 'or' 'or_ln340_231' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1008 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_60 = select i1 %or_ln340_229, i12 2047, i12 %add_ln415_50" [ResNet/net_hls.cc:56]   --->   Operation 1008 'select' 'select_ln340_60' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%select_ln388_62 = select i1 %and_ln786_131, i12 -2048, i12 %add_ln415_50" [ResNet/net_hls.cc:56]   --->   Operation 1009 'select' 'select_ln388_62' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1010 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_149 = select i1 %or_ln340_231, i12 %select_ln340_60, i12 %select_ln388_62" [ResNet/net_hls.cc:56]   --->   Operation 1010 'select' 'select_ln340_149' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1011 [1/1] (1.35ns)   --->   "store i12 %select_ln340_149, i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 1011 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_233)   --->   "%select_ln777_51 = select i1 %and_ln416_51, i1 %icmp_ln879_106, i1 %icmp_ln768_51" [ResNet/net_hls.cc:56]   --->   Operation 1012 'select' 'select_ln777_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1013 [1/1] (0.33ns)   --->   "%and_ln781_12 = and i1 %and_ln416_51, %icmp_ln879_106" [ResNet/net_hls.cc:56]   --->   Operation 1013 'and' 'and_ln781_12' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_233)   --->   "%xor_ln785_105 = xor i1 %select_ln777_51, true" [ResNet/net_hls.cc:56]   --->   Operation 1014 'xor' 'xor_ln785_105' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_233)   --->   "%or_ln785_51 = or i1 %tmp_547, %xor_ln785_105" [ResNet/net_hls.cc:56]   --->   Operation 1015 'or' 'or_ln785_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1016 [1/1] (0.33ns)   --->   "%xor_ln785_106 = xor i1 %tmp_543, true" [ResNet/net_hls.cc:56]   --->   Operation 1016 'xor' 'xor_ln785_106' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_233)   --->   "%and_ln785_51 = and i1 %or_ln785_51, %xor_ln785_106" [ResNet/net_hls.cc:56]   --->   Operation 1017 'and' 'and_ln785_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%or_ln786_51 = or i1 %and_ln781_12, %and_ln786_12" [ResNet/net_hls.cc:56]   --->   Operation 1018 'or' 'or_ln786_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_133)   --->   "%xor_ln786_71 = xor i1 %or_ln786_51, true" [ResNet/net_hls.cc:56]   --->   Operation 1019 'xor' 'xor_ln786_71' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_133 = and i1 %tmp_543, %xor_ln786_71" [ResNet/net_hls.cc:56]   --->   Operation 1020 'and' 'and_ln786_133' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_233 = or i1 %and_ln786_133, %and_ln785_51" [ResNet/net_hls.cc:56]   --->   Operation 1021 'or' 'or_ln340_233' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%or_ln340_234 = or i1 %and_ln786_12, %xor_ln785_106" [ResNet/net_hls.cc:56]   --->   Operation 1022 'or' 'or_ln340_234' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%or_ln340_235 = or i1 %or_ln340_234, %and_ln781_12" [ResNet/net_hls.cc:56]   --->   Operation 1023 'or' 'or_ln340_235' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1024 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_61 = select i1 %or_ln340_233, i12 2047, i12 %add_ln415_51" [ResNet/net_hls.cc:56]   --->   Operation 1024 'select' 'select_ln340_61' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%select_ln388_63 = select i1 %and_ln786_133, i12 -2048, i12 %add_ln415_51" [ResNet/net_hls.cc:56]   --->   Operation 1025 'select' 'select_ln388_63' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1026 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_151 = select i1 %or_ln340_235, i12 %select_ln340_61, i12 %select_ln388_63" [ResNet/net_hls.cc:56]   --->   Operation 1026 'select' 'select_ln340_151' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1027 [1/1] (1.35ns)   --->   "store i12 %select_ln340_151, i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 1027 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_237)   --->   "%select_ln777_52 = select i1 %and_ln416_52, i1 %icmp_ln879_108, i1 %icmp_ln768_52" [ResNet/net_hls.cc:56]   --->   Operation 1028 'select' 'select_ln777_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1029 [1/1] (0.33ns)   --->   "%and_ln781_13 = and i1 %and_ln416_52, %icmp_ln879_108" [ResNet/net_hls.cc:56]   --->   Operation 1029 'and' 'and_ln781_13' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_237)   --->   "%xor_ln785_107 = xor i1 %select_ln777_52, true" [ResNet/net_hls.cc:56]   --->   Operation 1030 'xor' 'xor_ln785_107' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_237)   --->   "%or_ln785_52 = or i1 %tmp_555, %xor_ln785_107" [ResNet/net_hls.cc:56]   --->   Operation 1031 'or' 'or_ln785_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1032 [1/1] (0.33ns)   --->   "%xor_ln785_108 = xor i1 %tmp_551, true" [ResNet/net_hls.cc:56]   --->   Operation 1032 'xor' 'xor_ln785_108' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_237)   --->   "%and_ln785_52 = and i1 %or_ln785_52, %xor_ln785_108" [ResNet/net_hls.cc:56]   --->   Operation 1033 'and' 'and_ln785_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%or_ln786_52 = or i1 %and_ln781_13, %and_ln786_13" [ResNet/net_hls.cc:56]   --->   Operation 1034 'or' 'or_ln786_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%xor_ln786_72 = xor i1 %or_ln786_52, true" [ResNet/net_hls.cc:56]   --->   Operation 1035 'xor' 'xor_ln786_72' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_135 = and i1 %tmp_551, %xor_ln786_72" [ResNet/net_hls.cc:56]   --->   Operation 1036 'and' 'and_ln786_135' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1037 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_237 = or i1 %and_ln786_135, %and_ln785_52" [ResNet/net_hls.cc:56]   --->   Operation 1037 'or' 'or_ln340_237' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%or_ln340_238 = or i1 %and_ln786_13, %xor_ln785_108" [ResNet/net_hls.cc:56]   --->   Operation 1038 'or' 'or_ln340_238' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%or_ln340_239 = or i1 %or_ln340_238, %and_ln781_13" [ResNet/net_hls.cc:56]   --->   Operation 1039 'or' 'or_ln340_239' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1040 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_62 = select i1 %or_ln340_237, i12 2047, i12 %add_ln415_52" [ResNet/net_hls.cc:56]   --->   Operation 1040 'select' 'select_ln340_62' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%select_ln388_64 = select i1 %and_ln786_135, i12 -2048, i12 %add_ln415_52" [ResNet/net_hls.cc:56]   --->   Operation 1041 'select' 'select_ln388_64' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1042 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_153 = select i1 %or_ln340_239, i12 %select_ln340_62, i12 %select_ln388_64" [ResNet/net_hls.cc:56]   --->   Operation 1042 'select' 'select_ln340_153' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1043 [1/1] (1.35ns)   --->   "store i12 %select_ln340_153, i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 1043 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_241)   --->   "%select_ln777_53 = select i1 %and_ln416_53, i1 %icmp_ln879_110, i1 %icmp_ln768_53" [ResNet/net_hls.cc:56]   --->   Operation 1044 'select' 'select_ln777_53' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1045 [1/1] (0.33ns)   --->   "%and_ln781_14 = and i1 %and_ln416_53, %icmp_ln879_110" [ResNet/net_hls.cc:56]   --->   Operation 1045 'and' 'and_ln781_14' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_241)   --->   "%xor_ln785_109 = xor i1 %select_ln777_53, true" [ResNet/net_hls.cc:56]   --->   Operation 1046 'xor' 'xor_ln785_109' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_241)   --->   "%or_ln785_53 = or i1 %tmp_563, %xor_ln785_109" [ResNet/net_hls.cc:56]   --->   Operation 1047 'or' 'or_ln785_53' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1048 [1/1] (0.33ns)   --->   "%xor_ln785_110 = xor i1 %tmp_559, true" [ResNet/net_hls.cc:56]   --->   Operation 1048 'xor' 'xor_ln785_110' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_241)   --->   "%and_ln785_53 = and i1 %or_ln785_53, %xor_ln785_110" [ResNet/net_hls.cc:56]   --->   Operation 1049 'and' 'and_ln785_53' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%or_ln786_53 = or i1 %and_ln781_14, %and_ln786_14" [ResNet/net_hls.cc:56]   --->   Operation 1050 'or' 'or_ln786_53' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_137)   --->   "%xor_ln786_73 = xor i1 %or_ln786_53, true" [ResNet/net_hls.cc:56]   --->   Operation 1051 'xor' 'xor_ln786_73' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1052 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_137 = and i1 %tmp_559, %xor_ln786_73" [ResNet/net_hls.cc:56]   --->   Operation 1052 'and' 'and_ln786_137' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1053 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_241 = or i1 %and_ln786_137, %and_ln785_53" [ResNet/net_hls.cc:56]   --->   Operation 1053 'or' 'or_ln340_241' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%or_ln340_242 = or i1 %and_ln786_14, %xor_ln785_110" [ResNet/net_hls.cc:56]   --->   Operation 1054 'or' 'or_ln340_242' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%or_ln340_243 = or i1 %or_ln340_242, %and_ln781_14" [ResNet/net_hls.cc:56]   --->   Operation 1055 'or' 'or_ln340_243' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1056 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_63 = select i1 %or_ln340_241, i12 2047, i12 %add_ln415_53" [ResNet/net_hls.cc:56]   --->   Operation 1056 'select' 'select_ln340_63' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%select_ln388_65 = select i1 %and_ln786_137, i12 -2048, i12 %add_ln415_53" [ResNet/net_hls.cc:56]   --->   Operation 1057 'select' 'select_ln388_65' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1058 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_155 = select i1 %or_ln340_243, i12 %select_ln340_63, i12 %select_ln388_65" [ResNet/net_hls.cc:56]   --->   Operation 1058 'select' 'select_ln340_155' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1059 [1/1] (1.35ns)   --->   "store i12 %select_ln340_155, i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 1059 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%select_ln777_54 = select i1 %and_ln416_54, i1 %icmp_ln879_112, i1 %icmp_ln768_54" [ResNet/net_hls.cc:56]   --->   Operation 1060 'select' 'select_ln777_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1061 [1/1] (0.33ns)   --->   "%and_ln781_15 = and i1 %and_ln416_54, %icmp_ln879_112" [ResNet/net_hls.cc:56]   --->   Operation 1061 'and' 'and_ln781_15' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%xor_ln785_111 = xor i1 %select_ln777_54, true" [ResNet/net_hls.cc:56]   --->   Operation 1062 'xor' 'xor_ln785_111' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%or_ln785_54 = or i1 %tmp_571, %xor_ln785_111" [ResNet/net_hls.cc:56]   --->   Operation 1063 'or' 'or_ln785_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1064 [1/1] (0.33ns)   --->   "%xor_ln785_112 = xor i1 %tmp_567, true" [ResNet/net_hls.cc:56]   --->   Operation 1064 'xor' 'xor_ln785_112' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%and_ln785_54 = and i1 %or_ln785_54, %xor_ln785_112" [ResNet/net_hls.cc:56]   --->   Operation 1065 'and' 'and_ln785_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%or_ln786_54 = or i1 %and_ln781_15, %and_ln786_15" [ResNet/net_hls.cc:56]   --->   Operation 1066 'or' 'or_ln786_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_139)   --->   "%xor_ln786_74 = xor i1 %or_ln786_54, true" [ResNet/net_hls.cc:56]   --->   Operation 1067 'xor' 'xor_ln786_74' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1068 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_139 = and i1 %tmp_567, %xor_ln786_74" [ResNet/net_hls.cc:56]   --->   Operation 1068 'and' 'and_ln786_139' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1069 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_245 = or i1 %and_ln786_139, %and_ln785_54" [ResNet/net_hls.cc:56]   --->   Operation 1069 'or' 'or_ln340_245' <Predicate = (!icmp_ln48)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%or_ln340_246 = or i1 %and_ln786_15, %xor_ln785_112" [ResNet/net_hls.cc:56]   --->   Operation 1070 'or' 'or_ln340_246' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%or_ln340_247 = or i1 %or_ln340_246, %and_ln781_15" [ResNet/net_hls.cc:56]   --->   Operation 1071 'or' 'or_ln340_247' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1072 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_64 = select i1 %or_ln340_245, i12 2047, i12 %add_ln415_54" [ResNet/net_hls.cc:56]   --->   Operation 1072 'select' 'select_ln340_64' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%select_ln388_66 = select i1 %and_ln786_139, i12 -2048, i12 %add_ln415_54" [ResNet/net_hls.cc:56]   --->   Operation 1073 'select' 'select_ln388_66' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1074 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_157 = select i1 %or_ln340_247, i12 %select_ln340_64, i12 %select_ln388_66" [ResNet/net_hls.cc:56]   --->   Operation 1074 'select' 'select_ln340_157' <Predicate = (!icmp_ln48)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1075 [1/1] (1.35ns)   --->   "store i12 %select_ln340_157, i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:57]   --->   Operation 1075 'store' <Predicate = (!icmp_ln48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_6 : Operation 1076 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str273, i32 %tmp)" [ResNet/net_hls.cc:59]   --->   Operation 1076 'specregionend' 'empty_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 1077 [1/1] (0.00ns)   --->   "br label %.preheader" [ResNet/net_hls.cc:49]   --->   Operation 1077 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 1078 [1/1] (0.00ns)   --->   "ret void" [ResNet/net_hls.cc:61]   --->   Operation 1078 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.8ns
The critical path consists of the following:
	wire read on port 'col' (ResNet/net_hls.cc:45) [37]  (0 ns)
	'add' operation ('add_ln1265', ResNet/net_hls.cc:55) [42]  (0.878 ns)
	'add' operation ('add_ln1265_7', ResNet/net_hls.cc:55) [47]  (0.921 ns)

 <State 2>: 2.2ns
The critical path consists of the following:
	'phi' operation ('bcol') with incoming values : ('bcol', ResNet/net_hls.cc:49) [52]  (0 ns)
	'icmp' operation ('icmp_ln49', ResNet/net_hls.cc:49) [59]  (0.884 ns)
	'select' operation ('select_ln55', ResNet/net_hls.cc:55) [60]  (0.45 ns)
	'add' operation ('bcol', ResNet/net_hls.cc:49) [1075]  (0.868 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'add' operation ('add_ln1265_8', ResNet/net_hls.cc:55) [63]  (0.934 ns)
	'add' operation ('add_ln1265_9', ResNet/net_hls.cc:55) [68]  (0 ns)
	'add' operation ('add_ln1265_11', ResNet/net_hls.cc:55) [78]  (1.03 ns)
	'getelementptr' operation ('fm_buf_V_0_addr', ResNet/net_hls.cc:55) [80]  (0 ns)
	'load' operation ('fm_buf_V_0_load', ResNet/net_hls.cc:55) on array 'fm_buf_V_0' [116]  (1.35 ns)

 <State 4>: 3.18ns
The critical path consists of the following:
	'load' operation ('out_buf0_V_0_load', ResNet/net_hls.cc:55) on array 'out_buf0_V_0' [114]  (1.35 ns)
	'add' operation ('add_ln703', ResNet/net_hls.cc:55) [120]  (0.962 ns)
	'select' operation ('select_ln388', ResNet/net_hls.cc:55) [128]  (0.431 ns)
	'select' operation ('select_ln340_126', ResNet/net_hls.cc:55) [129]  (0.431 ns)

 <State 5>: 3.83ns
The critical path consists of the following:
	'sub' operation ('sub_ln1118', ResNet/net_hls.cc:56) [134]  (1.1 ns)
	'add' operation ('add_ln1192_102', ResNet/net_hls.cc:56) [136]  (1.11 ns)
	'add' operation ('add_ln415', ResNet/net_hls.cc:56) [143]  (0.962 ns)
	'xor' operation ('xor_ln416', ResNet/net_hls.cc:56) [145]  (0 ns)
	'and' operation ('and_ln416', ResNet/net_hls.cc:56) [146]  (0.331 ns)
	'select' operation ('select_ln416', ResNet/net_hls.cc:56) [157]  (0 ns)
	'and' operation ('and_ln786_108', ResNet/net_hls.cc:56) [163]  (0.331 ns)

 <State 6>: 3.21ns
The critical path consists of the following:
	'and' operation ('and_ln781', ResNet/net_hls.cc:56) [158]  (0.331 ns)
	'or' operation ('or_ln786', ResNet/net_hls.cc:56) [164]  (0 ns)
	'xor' operation ('xor_ln786_59', ResNet/net_hls.cc:56) [165]  (0 ns)
	'and' operation ('and_ln786_109', ResNet/net_hls.cc:56) [166]  (0.331 ns)
	'or' operation ('or_ln340_185', ResNet/net_hls.cc:56) [167]  (0.331 ns)
	'select' operation ('select_ln340_49', ResNet/net_hls.cc:56) [170]  (0.431 ns)
	'select' operation ('select_ln340_127', ResNet/net_hls.cc:56) [172]  (0.431 ns)
	'store' operation ('store_ln57', ResNet/net_hls.cc:57) of variable 'select_ln340_127', ResNet/net_hls.cc:56 on array 'fm_buf_V_0' [173]  (1.35 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
