/*
 * Copyright (C) 2015 Renesas Electronics Corp.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A7795_H__
#define __DT_BINDINGS_CLOCK_R8A7795_H__

/* CPG */
#define R8A7795_CLK_MAIN		0
#define R8A7795_CLK_PLL0		1
#define R8A7795_CLK_PLL1		2
#define R8A7795_CLK_PLL2		3
#define R8A7795_CLK_PLL3		4
#define R8A7795_CLK_PLL4		5

/* MSTP0 */

/* MSTP1 */

/* MSTP2 */
#define R8A7795_CLK_SCIF5		2
#define R8A7795_CLK_SCIF4		3
#define R8A7795_CLK_SCIF3		4
#define R8A7795_CLK_SCIF1		6
#define R8A7795_CLK_SCIF0		7

/* MSTP3 */
#define R8A7795_CLK_SCIF2		10

/* MSTP5 */

/* MSTP6 */
#define R8A7795_CLK_VSPD3		20
#define R8A7795_CLK_VSPD2		21
#define R8A7795_CLK_VSPD1		22
#define R8A7795_CLK_VSPD0		23
#define R8A7795_CLK_VSPBC		24
#define R8A7795_CLK_VSPBD		26
#define R8A7795_CLK_VSPI2		29
#define R8A7795_CLK_VSPI1		30
#define R8A7795_CLK_VSPI0		31

/* MSTP7 */
#define R8A7795_CLK_DU3			21
#define R8A7795_CLK_DU2			22
#define R8A7795_CLK_DU1			23
#define R8A7795_CLK_DU0			24
#define R8A7795_CLK_LVDS		27
#define R8A7795_CLK_HDMI1		28
#define R8A7795_CLK_HDMI0		29

/* MSTP8 */

/* MSTP9 */
#define R8A7795_CLK_GPIO0		12
#define R8A7795_CLK_GPIO1		11
#define R8A7795_CLK_GPIO2		10
#define R8A7795_CLK_GPIO3		9
#define R8A7795_CLK_GPIO4		8
#define R8A7795_CLK_GPIO5		7
#define R8A7795_CLK_GPIO6		6
#define R8A7795_CLK_GPIO7		5

/* MSTP10 */

#endif /* __DT_BINDINGS_CLOCK_R8A7795_H__ */
