{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-21 17:49:09.085\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m28\u001b[0m - \u001b[1mFrontPanel SDK Version: 5.3.6\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.089\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m39\u001b[0m - \u001b[1mFrontPanel API ready\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.304\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m117\u001b[0m - \u001b[1mBitstream file: c:\\Users\\User\\measurement_setting\\bitstream\\wire_example.bit\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.305\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m120\u001b[0m - \u001b[1mBitstream date: 2025-04-07 15:29:05\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.310\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m147\u001b[0m - \u001b[1mModel        : XEM7360-K160T\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.310\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m148\u001b[0m - \u001b[1mSerial Number: 2420001BL5\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.311\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m149\u001b[0m - \u001b[1mInterface    : USB 3\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.311\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m150\u001b[0m - \u001b[1mUSB Speed    : SUPER\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.312\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m151\u001b[0m - \u001b[1mMax Blocksize: 16384\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.312\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m152\u001b[0m - \u001b[1mWire Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.312\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m153\u001b[0m - \u001b[1mTrigger Width: 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.313\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m154\u001b[0m - \u001b[1mPipe Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.446\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m172\u001b[0m - \u001b[1mInput bitstream file: \"wire_example.bit\" is connected to the device!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.447\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m184\u001b[0m - \u001b[1mFrontPanel is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.448\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m703\u001b[0m - \u001b[1mPlease check the I/O voltage settings.\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.448\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m704\u001b[0m - \u001b[1mBank 12 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.449\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m705\u001b[0m - \u001b[1mBank 15 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.449\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m706\u001b[0m - \u001b[1mBank 16 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.449\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m707\u001b[0m - \u001b[1mBank 32 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.450\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m85\u001b[0m - \u001b[1mAutoWireIn is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.450\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m86\u001b[0m - \u001b[1mAutoWireOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.451\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m89\u001b[0m - \u001b[1mAutoTriggerOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.451\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m92\u001b[0m - \u001b[1mFPGA initialized!\n",
      "\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.453\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m236\u001b[0m - \u001b[1mClosing device\u001b[0m\n",
      "\u001b[32m2026-01-21 17:49:09.454\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m241\u001b[0m - \u001b[1mDevice closed!\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "=== SW Result ===\n",
      "data0     : 0001\n",
      "data1     : 1001\n",
      "op        : AND\n",
      "op_result : 0001\n",
      "=== HW Result ===\n",
      "OR  result: 1001\n",
      "AND result: 0001\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "from mms_ok import XEM7360\n",
    "\n",
    "\n",
    "def main():\n",
    "    bitstream_path = r\"bitstream/wire_example.bit\"\n",
    "\n",
    "    with XEM7360(bitstream_path=bitstream_path) as fpga:\n",
    "        data0 = np.random.randint(0, 2**4)\n",
    "        data1 = np.random.randint(0, 2**4)\n",
    "\n",
    "        OP_AND = 0\n",
    "        OP_OR = 1\n",
    "\n",
    "        op_select = OP_AND\n",
    "\n",
    "        op_result = (data0 | data1) if op_select == OP_OR else (data0 & data1)\n",
    "\n",
    "        print(f\"=== SW Result ===\")\n",
    "        print(f\"data0     : {np.binary_repr(data0, width=4)}\")\n",
    "        print(f\"data1     : {np.binary_repr(data1, width=4)}\")\n",
    "        print(f\"op        : {'OR' if op_select == OP_OR else 'AND'}\")\n",
    "        print(f\"op_result : {np.binary_repr(op_result, width=4)}\")\n",
    "\n",
    "        fpga.SetWireInValue(0x00, data0)\n",
    "        fpga.SetWireInValue(0x01, data1)\n",
    "        fpga.SetWireInValue(0x02, op_select)\n",
    "\n",
    "        or_result = fpga.GetWireOutValue(0x20)\n",
    "        and_result = fpga.GetWireOutValue(0x21)\n",
    "\n",
    "        print(f\"=== HW Result ===\")\n",
    "        print(f\"OR  result: {np.binary_repr(or_result, width=4)}\")\n",
    "        print(f\"AND result: {np.binary_repr(and_result, width=4)}\")\n",
    "        print()\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ok",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
