Release 13.2 ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: E:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/implem
entation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/system.ngc" ...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/rs232_uart_1_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/clock_generator_0_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/axi4lite_0_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/axi4_0_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/debug_module_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/leds_8bits_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/bf_16x16_0_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/BRAM_0.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/axi_timer_0_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/ddr3_sdram_wrapper.ngc"...
Loading design module
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"E:/postgrad/SEECS/Thesis/ShortestPath/Virtex6/Tasks/serial_bf16x16/Design/imple
mentation/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_arese
   tn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/mi_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_arese
   tn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnec
   t_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_local_flops =
   FFS("axi4_0/axi4_0/*") RAMS("axi4_0/axi4_0/*") EXCEPT
   axi4_0_clock_conv_slow_div2;>: RAMS "axi4_0/axi4_0/*" does not match any
   design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4_0_MI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4_0_MI0_clock_conv_ACLK_temp axi4_0_clock_conv_slow_div2;>: CPUS "*" does
   not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N12' has no driver
WARNING:NgdBuild:452 - logical net 'N13' has no driver
WARNING:NgdBuild:452 - logical net 'N14' has no driver
WARNING:NgdBuild:452 - logical net 'N15' has no driver
WARNING:NgdBuild:452 - logical net 'N16' has no driver
WARNING:NgdBuild:452 - logical net 'N17' has no driver
WARNING:NgdBuild:452 - logical net 'N18' has no driver
WARNING:NgdBuild:452 - logical net 'N19' has no driver
WARNING:NgdBuild:452 - logical net 'N20' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Total memory usage is 310844 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  33 sec
Total CPU time to NGDBUILD completion:  1 min  30 sec

Writing NGDBUILD log file "system.bld"...
