synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 20 00:19:33 2020


Command Line:  synthesis -f counter_counter_impl_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = led.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Eduard/Documents/GitHub/fpga/counter/counter_impl (searchpath added)
-p C:/Users/Eduard/Documents/GitHub/fpga/counter (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Eduard/Documents/GitHub/fpga/counter/counter.vhd
NGD file = counter_counter_impl.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Eduard/Documents/GitHub/fpga/counter/counter_impl". VHDL-1504
Analyzing VHDL file c:/users/eduard/documents/github/fpga/counter/counter.vhd. VHDL-1481
INFO - synthesis: c:/users/eduard/documents/github/fpga/counter/counter.vhd(5): analyzing entity led. VHDL-1012
INFO - synthesis: c:/users/eduard/documents/github/fpga/counter/counter.vhd(13): analyzing architecture rtl. VHDL-1010
unit led is not yet analyzed. VHDL-1485
unit led is not yet analyzed. VHDL-1485
c:/users/eduard/documents/github/fpga/counter/counter.vhd(5): executing led(RTL)

WARNING - synthesis: c:/users/eduard/documents/github/fpga/counter/counter.vhd(11): replacing existing netlist led(RTL). VHDL-1205
Top module name (VHDL): led
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = led.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in led_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file counter_counter_impl.ngd.

################### Begin Area Report (led)######################
Number of register bits => 40 of 7209 (0 % )
CCU2D => 17
FD1S3AX => 9
FD1S3AY => 31
GSR => 1
IB => 1
OB => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 40
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : leds_7_N_1_31, loads : 2
  Net : leds_7_N_1_30, loads : 2
  Net : leds_7_N_1_29, loads : 2
  Net : leds_7_N_1_28, loads : 2
  Net : leds_7_N_1_27, loads : 2
  Net : leds_7_N_1_26, loads : 2
  Net : leds_7_N_1_25, loads : 2
  Net : leds_7_N_1_24, loads : 2
  Net : leds_c_7, loads : 1
  Net : leds_c_6, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  140.233 MHz|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 74.141  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.688  secs
--------------------------------------------------------------
