C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/dfx_controller_v1_0_3
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap dfx_controller_v1_0_3 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/dfx_controller_v1_0_3
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work dfx_controller_v1_0_3 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/dfx_controller_v1_0_3/.cxl.vhdl.dfx_controller_v1_0_3.dfx_controller_v1_0_3.nt64.cmf
