

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Aug 10 15:10:02 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     11.13|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   18|   18|         3|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !10

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: stg_10 [1/1] 1.09ns
:4  br label %1


 <State 2>: 5.90ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i2 [ 0, %0 ], [ %i_mid2, %.reset ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.reset ]

ST_2: exitcond_flatten [1/1] 1.24ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next [1/1] 0.48ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: stg_16 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond [1/1] 0.85ns
.reset:2  %exitcond = icmp eq i2 %j, -1

ST_2: j_mid2 [1/1] 0.84ns
.reset:3  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

ST_2: i_s [1/1] 0.48ns
.reset:4  %i_s = add i2 %i, 1

ST_2: i_mid2 [1/1] 0.84ns
.reset:5  %i_mid2 = select i1 %exitcond, i2 %i_s, i2 %i

ST_2: tmp_trn_cast [1/1] 0.00ns
.reset:9  %tmp_trn_cast = zext i2 %i_mid2 to i5

ST_2: tmp_2_trn_cast1 [1/1] 0.00ns
.reset:10  %tmp_2_trn_cast1 = zext i2 %j_mid2 to i4

ST_2: tmp [1/1] 0.00ns
.reset:13  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
.reset:14  %p_shl_cast = zext i4 %tmp to i5

ST_2: p_addr [1/1] 0.48ns
.reset:15  %p_addr = sub i5 %p_shl_cast, %tmp_trn_cast

ST_2: p_addr_cast1 [1/1] 0.00ns
.reset:16  %p_addr_cast1 = sext i5 %p_addr to i6

ST_2: p_addr_cast [1/1] 0.00ns
.reset:17  %p_addr_cast = sext i5 %p_addr to i32

ST_2: tmp_2 [1/1] 0.00ns
.reset:22  %tmp_2 = zext i32 %p_addr_cast to i64

ST_2: a_addr [1/1] 0.00ns
.reset:23  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_2

ST_2: a_load [2/2] 2.39ns
.reset:24  %a_load = load i8* %a_addr, align 1

ST_2: tmp_4 [1/1] 0.00ns
.reset:26  %tmp_4 = zext i2 %j_mid2 to i64

ST_2: b_addr [1/1] 0.00ns
.reset:27  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_4

ST_2: b_load [2/2] 2.39ns
.reset:28  %b_load = load i8* %b_addr, align 1

ST_2: p_addr1 [1/1] 1.34ns
.reset:43  %p_addr1 = add i6 %p_addr_cast1, 2

ST_2: p_addr1_cast [1/1] 0.00ns
.reset:44  %p_addr1_cast = sext i6 %p_addr1 to i32

ST_2: tmp_s [1/1] 0.00ns
.reset:45  %tmp_s = zext i32 %p_addr1_cast to i64

ST_2: a_addr_2 [1/1] 0.00ns
.reset:46  %a_addr_2 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_s

ST_2: a_load_2 [2/2] 2.39ns
.reset:47  %a_load_2 = load i8* %a_addr_2, align 1

ST_2: p_addr9 [1/1] 0.48ns
.reset:49  %p_addr9 = add i4 %tmp_2_trn_cast1, 6

ST_2: tmp_10 [1/1] 0.00ns
.reset:50  %tmp_10 = zext i4 %p_addr9 to i64

ST_2: b_addr_2 [1/1] 0.00ns
.reset:51  %b_addr_2 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_10

ST_2: b_load_2 [2/2] 2.39ns
.reset:52  %b_load_2 = load i8* %b_addr_2, align 1


 <State 3>: 11.13ns
ST_3: tmp_2_trn_cast2 [1/1] 0.00ns
.reset:11  %tmp_2_trn_cast2 = zext i2 %j_mid2 to i3

ST_3: tmp_2_trn_cast [1/1] 0.00ns
.reset:12  %tmp_2_trn_cast = zext i2 %j_mid2 to i6

ST_3: p_addr2 [1/1] 1.34ns
.reset:18  %p_addr2 = add i6 %p_addr_cast1, %tmp_2_trn_cast

ST_3: a_load [1/2] 2.39ns
.reset:24  %a_load = load i8* %a_addr, align 1

ST_3: tmp_5 [1/1] 0.00ns
.reset:25  %tmp_5 = sext i8 %a_load to i16

ST_3: b_load [1/2] 2.39ns
.reset:28  %b_load = load i8* %b_addr, align 1

ST_3: tmp_6 [1/1] 0.00ns
.reset:29  %tmp_6 = sext i8 %b_load to i16

ST_3: tmp_7 [1/1] 2.84ns
.reset:30  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_3: p_addr4 [1/1] 1.34ns
.reset:31  %p_addr4 = add i6 %p_addr_cast1, 1

ST_3: p_addr4_cast [1/1] 0.00ns
.reset:32  %p_addr4_cast = sext i6 %p_addr4 to i32

ST_3: tmp_8 [1/1] 0.00ns
.reset:33  %tmp_8 = zext i32 %p_addr4_cast to i64

ST_3: a_addr_1 [1/1] 0.00ns
.reset:34  %a_addr_1 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_8

ST_3: a_load_1 [2/2] 2.39ns
.reset:35  %a_load_1 = load i8* %a_addr_1, align 1

ST_3: p_addr3 [1/1] 0.48ns
.reset:37  %p_addr3 = add i3 %tmp_2_trn_cast2, 3

ST_3: tmp_9 [1/1] 0.00ns
.reset:38  %tmp_9 = zext i3 %p_addr3 to i64

ST_3: b_addr_1 [1/1] 0.00ns
.reset:39  %b_addr_1 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_9

ST_3: b_load_1 [2/2] 2.39ns
.reset:40  %b_load_1 = load i8* %b_addr_1, align 1

ST_3: a_load_2 [1/2] 2.39ns
.reset:47  %a_load_2 = load i8* %a_addr_2, align 1

ST_3: tmp_5_2 [1/1] 0.00ns
.reset:48  %tmp_5_2 = sext i8 %a_load_2 to i16

ST_3: b_load_2 [1/2] 2.39ns
.reset:52  %b_load_2 = load i8* %b_addr_2, align 1

ST_3: tmp_6_2 [1/1] 0.00ns
.reset:53  %tmp_6_2 = sext i8 %b_load_2 to i16

ST_3: tmp_7_2 [1/1] 5.79ns
.reset:54  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5_2

ST_3: tmp1 [1/1] 2.95ns
.reset:55  %tmp1 = add i16 %tmp_7_2, %tmp_7

ST_3: j_1 [1/1] 0.48ns
.reset:59  %j_1 = add i2 %j_mid2, 1


 <State 4>: 10.57ns
ST_4: stg_67 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_4: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_4: stg_69 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_4: tmp_3 [1/1] 0.00ns
.reset:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_4: stg_71 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_4: p_addr2_cast [1/1] 0.00ns
.reset:19  %p_addr2_cast = sext i6 %p_addr2 to i32

ST_4: tmp_1 [1/1] 0.00ns
.reset:20  %tmp_1 = zext i32 %p_addr2_cast to i64

ST_4: res_addr [1/1] 0.00ns
.reset:21  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_1

ST_4: a_load_1 [1/2] 2.39ns
.reset:35  %a_load_1 = load i8* %a_addr_1, align 1

ST_4: tmp_5_1 [1/1] 0.00ns
.reset:36  %tmp_5_1 = sext i8 %a_load_1 to i16

ST_4: b_load_1 [1/2] 2.39ns
.reset:40  %b_load_1 = load i8* %b_addr_1, align 1

ST_4: tmp_6_1 [1/1] 0.00ns
.reset:41  %tmp_6_1 = sext i8 %b_load_1 to i16

ST_4: tmp_7_1 [1/1] 2.84ns
.reset:42  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5_1

ST_4: tmp_8_2 [1/1] 2.95ns
.reset:56  %tmp_8_2 = add i16 %tmp_7_1, %tmp1

ST_4: stg_81 [1/1] 2.39ns
.reset:57  store i16 %tmp_8_2, i16* %res_addr, align 2

ST_4: empty_2 [1/1] 0.00ns
.reset:58  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_4: stg_83 [1/1] 0.00ns
.reset:60  br label %1


 <State 5>: 0.00ns
ST_5: stg_84 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x9f3d89d410; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x9f3d89df50; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x9f3d89cb10; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6               (specbitsmap      ) [ 000000]
stg_7               (specbitsmap      ) [ 000000]
stg_8               (specbitsmap      ) [ 000000]
stg_9               (spectopmodule    ) [ 000000]
stg_10              (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
i                   (phi              ) [ 001000]
j                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
stg_16              (br               ) [ 000000]
exitcond            (icmp             ) [ 000000]
j_mid2              (select           ) [ 000100]
i_s                 (add              ) [ 000000]
i_mid2              (select           ) [ 011110]
tmp_trn_cast        (zext             ) [ 000000]
tmp_2_trn_cast1     (zext             ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
p_shl_cast          (zext             ) [ 000000]
p_addr              (sub              ) [ 000000]
p_addr_cast1        (sext             ) [ 000100]
p_addr_cast         (sext             ) [ 000000]
tmp_2               (zext             ) [ 000000]
a_addr              (getelementptr    ) [ 000100]
tmp_4               (zext             ) [ 000000]
b_addr              (getelementptr    ) [ 000100]
p_addr1             (add              ) [ 000000]
p_addr1_cast        (sext             ) [ 000000]
tmp_s               (zext             ) [ 000000]
a_addr_2            (getelementptr    ) [ 000100]
p_addr9             (add              ) [ 000000]
tmp_10              (zext             ) [ 000000]
b_addr_2            (getelementptr    ) [ 000100]
tmp_2_trn_cast2     (zext             ) [ 000000]
tmp_2_trn_cast      (zext             ) [ 000000]
p_addr2             (add              ) [ 001010]
a_load              (load             ) [ 000000]
tmp_5               (sext             ) [ 000000]
b_load              (load             ) [ 000000]
tmp_6               (sext             ) [ 000000]
tmp_7               (mul              ) [ 000000]
p_addr4             (add              ) [ 000000]
p_addr4_cast        (sext             ) [ 000000]
tmp_8               (zext             ) [ 000000]
a_addr_1            (getelementptr    ) [ 001010]
p_addr3             (add              ) [ 000000]
tmp_9               (zext             ) [ 000000]
b_addr_1            (getelementptr    ) [ 001010]
a_load_2            (load             ) [ 000000]
tmp_5_2             (sext             ) [ 000000]
b_load_2            (load             ) [ 000000]
tmp_6_2             (sext             ) [ 000000]
tmp_7_2             (mul              ) [ 000000]
tmp1                (add              ) [ 001010]
j_1                 (add              ) [ 011010]
stg_67              (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
stg_69              (specloopname     ) [ 000000]
tmp_3               (specregionbegin  ) [ 000000]
stg_71              (specpipeline     ) [ 000000]
p_addr2_cast        (sext             ) [ 000000]
tmp_1               (zext             ) [ 000000]
res_addr            (getelementptr    ) [ 000000]
a_load_1            (load             ) [ 000000]
tmp_5_1             (sext             ) [ 000000]
b_load_1            (load             ) [ 000000]
tmp_6_1             (sext             ) [ 000000]
tmp_7_1             (mul              ) [ 000000]
tmp_8_2             (add              ) [ 000000]
stg_81              (store            ) [ 000000]
empty_2             (specregionend    ) [ 000000]
stg_83              (br               ) [ 011110]
stg_84              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="a_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="3" bw="4" slack="0"/>
<pin id="90" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_2/2 a_load_1/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="2" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_2/2 b_load_1/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="a_addr_2_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="b_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="res_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="stg_81_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="j_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="1"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="2" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exitcond_flatten_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_next_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_mid2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_mid2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_trn_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_2_trn_cast1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_shl_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_addr_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_addr_cast1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr_cast1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_addr_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_addr1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_addr1_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr1_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_addr9_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_10_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_2_trn_cast2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="1"/>
<pin id="277" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast2/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_2_trn_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_addr2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr2/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_addr4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_addr4_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr4_cast/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_addr3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_9_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_5_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_6_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_2/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_7_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="j_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_addr2_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr2_cast/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_5_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_6_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1/4 "/>
</bind>
</comp>

<comp id="354" class="1007" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1/4 tmp_8_2/4 "/>
</bind>
</comp>

<comp id="362" class="1007" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="16" slack="0"/>
<pin id="366" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/3 tmp1/3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="exitcond_flatten_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="374" class="1005" name="indvar_flatten_next_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="379" class="1005" name="j_mid2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="1"/>
<pin id="381" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_mid2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_addr_cast1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="1"/>
<pin id="393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_cast1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="a_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="b_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="a_addr_2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="b_addr_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_addr2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="a_addr_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="b_addr_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="1"/>
<pin id="434" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="j_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="1"/>
<pin id="439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="3"/><net_sink comp="65" pin=3"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="3"/><net_sink comp="77" pin=3"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="136" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="136" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="158" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="158" pin="4"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="147" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="177" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="147" pin="4"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="183" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="197" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="205" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="247"><net_src comp="183" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="253"><net_src comp="231" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="268"><net_src comp="209" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="65" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="77" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="312"><net_src comp="275" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="322"><net_src comp="65" pin="5"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="77" pin="5"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="319" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="349"><net_src comp="65" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="77" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="346" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="367"><net_src comp="290" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="286" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="327" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="165" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="171" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="382"><net_src comp="183" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="389"><net_src comp="197" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="394"><net_src comp="231" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="400"><net_src comp="58" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="405"><net_src comp="70" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="410"><net_src comp="82" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="65" pin=3"/></net>

<net id="415"><net_src comp="93" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="77" pin=3"/></net>

<net id="420"><net_src comp="281" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="425"><net_src comp="104" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="430"><net_src comp="112" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="435"><net_src comp="362" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="440"><net_src comp="333" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_16 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		tmp_trn_cast : 3
		tmp_2_trn_cast1 : 3
		tmp : 3
		p_shl_cast : 4
		p_addr : 5
		p_addr_cast1 : 6
		p_addr_cast : 6
		tmp_2 : 7
		a_addr : 8
		a_load : 9
		tmp_4 : 3
		b_addr : 4
		b_load : 5
		p_addr1 : 7
		p_addr1_cast : 8
		tmp_s : 9
		a_addr_2 : 10
		a_load_2 : 11
		p_addr9 : 4
		tmp_10 : 5
		b_addr_2 : 6
		b_load_2 : 7
	State 3
		p_addr2 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 2
		p_addr4_cast : 1
		tmp_8 : 2
		a_addr_1 : 3
		a_load_1 : 4
		p_addr3 : 1
		tmp_9 : 2
		b_addr_1 : 3
		b_load_1 : 4
		tmp_5_2 : 1
		tmp_6_2 : 1
		tmp_7_2 : 2
		tmp1 : 3
	State 4
		tmp_1 : 1
		res_addr : 2
		tmp_5_1 : 1
		tmp_6_1 : 1
		tmp_7_1 : 2
		tmp_8_2 : 3
		stg_81 : 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_171 |    0    |    0    |    4    |
|          |         i_s_fu_191         |    0    |    0    |    2    |
|          |       p_addr1_fu_249       |    0    |    0    |    5    |
|    add   |       p_addr9_fu_264       |    0    |    0    |    4    |
|          |       p_addr2_fu_281       |    0    |    0    |    5    |
|          |       p_addr4_fu_294       |    0    |    0    |    5    |
|          |       p_addr3_fu_308       |    0    |    0    |    3    |
|          |         j_1_fu_333         |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_183       |    0    |    0    |    2    |
|          |        i_mid2_fu_197       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    sub   |        p_addr_fu_225       |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_165  |    0    |    0    |    2    |
|          |       exitcond_fu_177      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_354         |    1    |    0    |    0    |
|          |         grp_fu_362         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    mul   |       tmp_7_2_fu_327       |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_trn_cast_fu_205    |    0    |    0    |    0    |
|          |   tmp_2_trn_cast1_fu_209   |    0    |    0    |    0    |
|          |      p_shl_cast_fu_221     |    0    |    0    |    0    |
|          |        tmp_2_fu_239        |    0    |    0    |    0    |
|          |        tmp_4_fu_244        |    0    |    0    |    0    |
|   zext   |        tmp_s_fu_259        |    0    |    0    |    0    |
|          |        tmp_10_fu_270       |    0    |    0    |    0    |
|          |   tmp_2_trn_cast2_fu_275   |    0    |    0    |    0    |
|          |    tmp_2_trn_cast_fu_278   |    0    |    0    |    0    |
|          |        tmp_8_fu_303        |    0    |    0    |    0    |
|          |        tmp_9_fu_314        |    0    |    0    |    0    |
|          |        tmp_1_fu_341        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_213         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_addr_cast1_fu_231    |    0    |    0    |    0    |
|          |     p_addr_cast_fu_235     |    0    |    0    |    0    |
|          |     p_addr1_cast_fu_255    |    0    |    0    |    0    |
|          |        tmp_5_fu_286        |    0    |    0    |    0    |
|          |        tmp_6_fu_290        |    0    |    0    |    0    |
|   sext   |     p_addr4_cast_fu_299    |    0    |    0    |    0    |
|          |       tmp_5_2_fu_319       |    0    |    0    |    0    |
|          |       tmp_6_2_fu_323       |    0    |    0    |    0    |
|          |     p_addr2_cast_fu_338    |    0    |    0    |    0    |
|          |       tmp_5_1_fu_346       |    0    |    0    |    0    |
|          |       tmp_6_1_fu_350       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a_addr_1_reg_422     |    4   |
|      a_addr_2_reg_407     |    4   |
|       a_addr_reg_397      |    4   |
|      b_addr_1_reg_427     |    4   |
|      b_addr_2_reg_412     |    4   |
|       b_addr_reg_402      |    4   |
|  exitcond_flatten_reg_370 |    1   |
|       i_mid2_reg_386      |    2   |
|         i_reg_143         |    2   |
|indvar_flatten_next_reg_374|    4   |
|   indvar_flatten_reg_132  |    4   |
|        j_1_reg_437        |    2   |
|       j_mid2_reg_379      |    2   |
|         j_reg_154         |    2   |
|      p_addr2_reg_417      |    6   |
|    p_addr_cast1_reg_391   |    6   |
|        tmp1_reg_432       |   16   |
+---------------------------+--------+
|           Total           |   71   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_65 |  p3  |   2  |   4  |    8   ||    4    |
| grp_access_fu_77 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_77 |  p3  |   2  |   4  |    8   ||    4    |
|    grp_fu_354    |  p1  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  5.425  ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   24   |
|  Register |    -   |    -   |   71   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   71   |   65   |
+-----------+--------+--------+--------+--------+
