{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1656, "design__instance__area": 19313.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0030278845224529505, "power__switching__total": 0.0014360619243234396, "power__leakage__total": 2.1545856654370255e-08, "power__total": 0.004463967867195606, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.12366123752789297, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12646782590236988, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4767972263075347, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.3098468236351835, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.476797, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.702008, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.13141042792548494, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.13790056986639243, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8600072009067413, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.6664597951038941, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.045645, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.440641, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11877045516591785, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.12035973947061678, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26734876180708345, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.214033796744138, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.267349, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.118345, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 24, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11535696335786519, "clock__skew__worst_setup": 0.11790384280396159, "timing__hold__ws": 0.26423147751037807, "timing__setup__ws": 0.5633564885154642, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.264231, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.424011, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1969, "design__instance__area__stdcell": 19705.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.87836, "design__instance__utilization__stdcell": 0.87836, "design__rows": 55, "design__rows:unithd": 55, "design__sites": 17930, "design__sites:unithd": 17930, "design__instance__count__class:inverter": 29, "design__instance__area__class:inverter": 108.854, "design__instance__count__class:sequential_cell": 335, "design__instance__area__class:sequential_cell": 7150.61, "design__instance__count__class:multi_input_combinational_cell": 788, "design__instance__area__class:multi_input_combinational_cell": 7588.53, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3572967, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 49510.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 433, "design__instance__area__class:timing_repair_buffer": 3624.73, "design__instance__count__class:clock_buffer": 35, "design__instance__area__class:clock_buffer": 502.982, "design__instance__count__class:clock_inverter": 22, "design__instance__area__class:clock_inverter": 302.79, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 284, "antenna__violating__nets": 7, "antenna__violating__pins": 7, "route__antenna_violation__count": 7, "antenna_diodes_count": 14, "design__instance__count__class:antenna_cell": 14, "design__instance__area__class:antenna_cell": 35.0336, "route__net": 1656, "route__net__special": 2, "route__drc_errors__iter:0": 1026, "route__wirelength__iter:0": 59512, "route__drc_errors__iter:1": 682, "route__wirelength__iter:1": 58630, "route__drc_errors__iter:2": 463, "route__wirelength__iter:2": 58451, "route__drc_errors__iter:3": 166, "route__wirelength__iter:3": 58308, "route__drc_errors__iter:4": 76, "route__wirelength__iter:4": 58324, "route__drc_errors__iter:5": 27, "route__wirelength__iter:5": 58304, "route__drc_errors__iter:6": 27, "route__wirelength__iter:6": 58304, "route__drc_errors__iter:7": 27, "route__wirelength__iter:7": 58304, "route__drc_errors__iter:8": 27, "route__wirelength__iter:8": 58318, "route__drc_errors__iter:9": 13, "route__wirelength__iter:9": 58349, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 58344, "route__drc_errors": 0, "route__wirelength": 58344, "route__vias": 12838, "route__vias__singlecut": 12838, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 342.82, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.11964078677511178, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.12385685883036447, "timing__hold__ws__corner:min_tt_025C_1v80": 0.47243810201151326, "timing__setup__ws__corner:min_tt_025C_1v80": 4.449249983263387, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.472438, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.709254, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.12628841385651632, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.13486311060741524, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8645038263282514, "timing__setup__ws__corner:min_ss_100C_1v60": 0.7780372122343472, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.037628, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.456022, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11535696335786519, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11790384280396159, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26423147751037807, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.231131675896136, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.264231, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.123206, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.12885846920890723, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.13181232867176576, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4819981217246338, "timing__setup__ws__corner:max_tt_025C_1v80": 4.171960672790731, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.481998, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.693861, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.13716360380180342, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.14264999307775925, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8575631558712092, "timing__setup__ws__corner:max_ss_100C_1v60": 0.5633564885154642, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.054796, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.424011, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12376243435944959, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12639027682190657, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2709452738859217, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.2025061287088255, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.270945, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.112291, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79796, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00204399, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00203913, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000745454, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00203913, "design_powergrid__voltage__worst": 0.00203913, "design_powergrid__voltage__worst__net:VPWR": 1.79796, "design_powergrid__drop__worst": 0.00204399, "design_powergrid__drop__worst__net:VPWR": 0.00204399, "design_powergrid__voltage__worst__net:VGND": 0.00203913, "design_powergrid__drop__worst__net:VGND": 0.00203913, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000797, "ir__drop__worst": 0.00204, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}