Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Tue Jun 24 10:31:23 2014
| Host         : polarbox1 running 64-bit Ubuntu 14.04 LTS
| Command      : report_timing_summary -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 17 register/latch pins with no clock driven by: i_daisy/txp_dv_reg_i_2/O and possible clock pin by: i_daisy/tx_cfg_sel_reg[1]/Q i_daisy/tx_cfg_sel_reg[2]/Q 
 There is 1 register/latch pin with no clock driven by: i_hk/dna_clk_reg/Q and possible clock pin by: i_hk/dna_clk_reg/Q 
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 23 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 17 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 50 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.252       -0.772                      4                 9352        0.068        0.000                      0                 9352        1.500        0.000                       0                  3932  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
  ser_clk_out   {0.000 2.000}        4.000           250.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         
rx_clk          {0.000 2.000}        4.000           250.000         
  par_clk       {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.279        0.000                      0                 7257        0.068        0.000                      0                 7257        3.020        0.000                       0                  2819  
  dac_2clk_out        0.432        0.000                      0                  224        0.159        0.000                      0                  224        1.500        0.000                       0                   159  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     2  
  dac_clk_out         0.355        0.000                      0                   45        0.289        0.000                      0                   45        3.500        0.000                       0                    47  
  ser_clk_out                                                                                                                                                     1.845        0.000                       0                     4  
clk_fpga_0           -0.252       -0.772                      4                 1378        0.076        0.000                      0                 1378        3.500        0.000                       0                   721  
rx_clk                                                                                                                                                            2.333        0.000                       0                     4  
  par_clk             2.804        0.000                      0                  428        0.101        0.000                      0                  428        3.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
par_clk       adc_clk             5.044        0.000                      0                   17        0.176        0.000                      0                   17  
adc_clk       clk_fpga_0          0.329        0.000                      0                   47        0.072        0.000                      0                   47  
par_clk       clk_fpga_0          2.714        0.000                      0                   32        0.069        0.000                      0                   32  
adc_clk       par_clk             3.135        0.000                      0                  128        0.309        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/aa_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/aa_mult/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 5.724ns (78.160%)  route 1.599ns (21.840%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.764     4.925    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X1Y2                                                        r  i_scope/i_dfilt1_chb/aa_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.131 r  i_scope/i_dfilt1_chb/aa_mult/PCOUT[47]
                         net (fo=1, routed)           0.002     9.133    i_scope/i_dfilt1_chb/n_106_aa_mult
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      1.518    10.651 r  i_scope/i_dfilt1_chb/r3_sum/P[42]
                         net (fo=3, routed)           1.597    12.248    i_scope/i_dfilt1_chb/p_1_in[17]
    DSP48_X1Y2           DSP48E1                                      r  i_scope/i_dfilt1_chb/aa_mult/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.590    12.502    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X1Y2                                                        r  i_scope/i_dfilt1_chb/aa_mult/CLK
                         clock pessimism              0.423    12.925    
                         clock uncertainty           -0.035    12.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    12.527    i_scope/i_dfilt1_chb/aa_mult
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_asg/buf_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/i_chb/dac_buf_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.623%)  route 0.168ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.566     1.621    i_asg/dac_clk_i
    SLICE_X7Y44                                                       r  i_asg/buf_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.762 r  i_asg/buf_a_addr_reg[4]/Q
                         net (fo=14, routed)          0.168     1.930    i_asg/i_chb/buf_addr_i[4]
    RAMB36_X0Y8          RAMB36E1                                     r  i_asg/i_chb/dac_buf_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.876     2.022    i_asg/i_chb/dac_clk_i
    RAMB36_X0Y8                                                       r  i_asg/i_chb/dac_buf_reg_3/CLKARDCLK
                         clock pessimism             -0.343     1.680    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.863    i_asg/i_chb/dac_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000     8.000   4.000   XADC_X0Y0       i_ams/XADC_inst/DCLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    8.000   44.633  PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980     4.000   3.020   SLICE_X10Y27    i_test/r_reg[4].fifo_aa_reg[70]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.980     4.000   3.020   SLICE_X4Y58     i_daisy/i_test/rand_work_reg[19]_srl3___rand_work_reg_r_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_bcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_bc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.580ns (17.166%)  route 2.799ns (82.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 8.400 - 4.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.659     4.820    i_analog/dac_2clk
    SLICE_X26Y61                                                      r  i_analog/dac_pwm_bcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  i_analog/dac_pwm_bcnt_reg[3]/Q
                         net (fo=62, routed)          2.799     8.075    i_analog/dac_pwm_bcnt_reg__0[3]
    SLICE_X21Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.199 r  i_analog/dac_pwm_bc[12]_i_1/O
                         net (fo=1, routed)           0.000     8.199    i_analog/n_0_dac_pwm_bc[12]_i_1
    SLICE_X21Y58         FDRE                                         r  i_analog/dac_pwm_bc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         1.488     8.400    i_analog/dac_2clk
    SLICE_X21Y58                                                      r  i_analog/dac_pwm_bc_reg[12]/C
                         clock pessimism              0.263     8.663    
                         clock uncertainty           -0.063     8.600    
    SLICE_X21Y58         FDRE (Setup_fdre_C_D)        0.031     8.631    i_analog/dac_pwm_bc_reg[12]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_ba_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_ba_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.237%)  route 0.327ns (63.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.555     1.610    i_analog/dac_2clk
    SLICE_X21Y62                                                      r  i_analog/dac_pwm_ba_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  i_analog/dac_pwm_ba_reg[1]/Q
                         net (fo=1, routed)           0.327     2.079    i_analog/n_0_dac_pwm_ba_reg[1]
    SLICE_X25Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.124 r  i_analog/dac_pwm_ba[0]_i_1/O
                         net (fo=1, routed)           0.000     2.124    i_analog/n_0_dac_pwm_ba[0]_i_1
    SLICE_X25Y62         FDRE                                         r  i_analog/dac_pwm_ba_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=157, routed)         0.823     1.969    i_analog/dac_2clk
    SLICE_X25Y62                                                      r  i_analog/dac_pwm_ba_reg[0]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X25Y62         FDRE (Hold_fdre_C_D)         0.091     1.965    i_analog/dac_pwm_ba_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform:           { 0 2 }
Period:             4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     4.000   1.845    BUFGCTRL_X0Y2   i_analog/i_dac2_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   4.000   156.000  PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.000   1.500    SLICE_X21Y57    i_analog/dac_pwm_ba_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     2.000   1.500    SLICE_X25Y62    i_analog/dac_pwm_ba_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform:           { -0.5 1.5 }
Period:             4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     4.000   1.845    BUFGCTRL_X0Y5   i_analog/i_dac2ph_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   4.000   156.000  PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform:           { 0 4 }
Period:             8.000
Sources:            { i_analog/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155     8.000   5.845    BUFGCTRL_X0Y7   i_analog/i_dacfb_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   8.000   152.000  PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.456ns (17.798%)  route 2.106ns (82.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y49                                                      r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          2.106     7.478    i_analog/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y66                                                      f  i_analog/i_dac_6/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.778%)  route 0.882ns (86.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y49                                                      r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=39, routed)          0.882     2.672    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y85                                                      r  i_analog/i_dac_1/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform:           { 0 4 }
Period:             8.000
Sources:            { i_analog/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     8.000   5.845    BUFGCTRL_X0Y3   i_analog/i_dac1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   8.000   152.000  PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500     4.000   3.500    SLICE_X43Y49    i_analog/dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     4.000   3.500    SLICE_X37Y52    i_analog/dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk_out
  To Clock:  ser_clk_out

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk_out
Waveform:           { 0 2 }
Period:             4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     4.000   1.845    BUFGCTRL_X0Y4   i_analog/i_ser_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000   4.000   156.000  PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.252ns,  Total Violation       -0.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 1.465ns (18.196%)  route 6.586ns (81.804%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 11.198 - 8.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.844     1.844    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.945 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         1.727     3.672    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y41                                                       r  i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.518     4.190 f  i_ps/i_gp0_slave/wr_awaddr_reg[0]/Q
                         net (fo=1, routed)           0.960     5.150    i_ps/i_gp0_slave/wr_awaddr[0]
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     5.274 f  i_ps/i_gp0_slave/sys_addr_o[0]_INST_0/O
                         net (fo=11, routed)          1.681     6.955    i_hk/sys_addr_i[0]
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.079 r  i_hk/sys_rdata_o[31]_INST_0_i_5/O
                         net (fo=12, routed)          0.824     7.904    i_hk/n_0_sys_rdata_o[31]_INST_0_i_5
    SLICE_X21Y49         LUT3 (Prop_lut3_I2_O)        0.119     8.023 r  i_hk/sys_rdata_o[7]_INST_0_i_8/O
                         net (fo=2, routed)           0.601     8.623    i_hk/n_0_sys_rdata_o[7]_INST_0_i_8
    SLICE_X23Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.955 r  i_hk/sys_rdata_o[7]_INST_0_i_2/O
                         net (fo=8, routed)           1.200    10.155    i_hk/n_0_sys_rdata_o[7]_INST_0_i_2
    SLICE_X23Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.279 r  i_hk/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           1.320    11.599    p_12_in[4]
    SLICE_X9Y40          LUT5 (Prop_lut5_I3_O)        0.124    11.723 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000    11.723    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X9Y40          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0                                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.602     9.602    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.693 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         1.505    11.198    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X9Y40                                                       r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.367    11.565    
                         clock uncertainty           -0.125    11.440    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)        0.031    11.471    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                 -0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.686%)  route 0.229ns (58.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.814     0.814    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.840 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         0.560     1.399    i_hk/sys_clk_i
    SLICE_X24Y44                                                      r  i_hk/dna_value_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  i_hk/dna_value_reg[42]/Q
                         net (fo=2, routed)           0.229     1.793    i_hk/data1[10]
    SLICE_X20Y43         FDRE                                         r  i_hk/dna_value_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915     0.915    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.944 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         0.830     1.774    i_hk/sys_clk_i
    SLICE_X20Y43                                                      r  i_hk/dna_value_reg[43]/C
                         clock pessimism             -0.109     1.665    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.052     1.717    i_hk/dna_value_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     8.000   5.845  BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X4Y36    i_test/a0_r_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X18Y58   i_ams/dac_a_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform:           { 0 2 }
Period:             4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667     4.000   2.333  ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLK



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 0.890ns (19.505%)  route 3.673ns (80.495%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 12.652 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.717     5.119    i_daisy/i_test/rx_clk_i
    SLICE_X4Y56                                                       r  i_daisy/i_test/rx_dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.518     5.637 f  i_daisy/i_test/rx_dat_reg[1]/Q
                         net (fo=3, routed)           1.247     6.885    i_daisy/i_test/rx_dat[1]
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.009 f  i_daisy/i_test/rx_err_cnt[31]_i_13/O
                         net (fo=1, routed)           0.689     7.698    i_daisy/i_test/n_0_rx_err_cnt[31]_i_13
    SLICE_X4Y57          LUT4 (Prop_lut4_I1_O)        0.124     7.822 f  i_daisy/i_test/rx_err_cnt[31]_i_5/O
                         net (fo=4, routed)           0.979     8.801    i_daisy/i_test/n_0_rx_err_cnt[31]_i_5
    SLICE_X4Y54          LUT4 (Prop_lut4_I2_O)        0.124     8.925 r  i_daisy/i_test/rx_dat_cnt[31]_i_1/O
                         net (fo=32, routed)          0.757     9.682    i_daisy/i_test/n_0_rx_dat_cnt[31]_i_1
    SLICE_X1Y47          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.548    12.652    i_daisy/i_test/rx_clk_i
    SLICE_X1Y47                                                       r  i_daisy/i_test/rx_dat_cnt_reg[0]/C
                         clock pessimism              0.299    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    12.486    i_daisy/i_test/rx_dat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.356ns (75.147%)  route 0.118ns (24.853%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.586     1.697    i_daisy/i_test/rx_clk_i
    SLICE_X5Y49                                                       r  i_daisy/i_test/rx_err_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.838 r  i_daisy/i_test/rx_err_cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.955    i_daisy/i_test/stat_err_o[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.115 r  i_daisy/i_test/rx_err_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.116    i_daisy/i_test/n_0_rx_err_cnt_reg[7]_i_1
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     2.171 r  i_daisy/i_test/rx_err_cnt_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.171    i_daisy/i_test/n_7_rx_err_cnt_reg[11]_i_1
    SLICE_X5Y50          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.853     2.301    i_daisy/i_test/rx_clk_i
    SLICE_X5Y50                                                       r  i_daisy/i_test/rx_err_cnt_reg[8]/C
                         clock pessimism             -0.336     1.965    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     2.070    i_daisy/i_test/rx_err_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     8.000   5.845  BUFGCTRL_X0Y6  i_daisy/i_rx/i_parclk_buf/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X1Y50    i_daisy/i_test/rx_dat_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     4.000   3.500  SLICE_X26Y48   i_daisy/i_rx/par_dat_o_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.518ns (23.580%)  route 1.679ns (76.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.670     5.072    i_daisy/n_1_i_rx
    SLICE_X8Y54                                                       r  i_daisy/rxp_dat_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_daisy/rxp_dat_n_reg[6]/Q
                         net (fo=2, routed)           1.679     7.269    i_daisy/data3[22]
    SLICE_X9Y54          FDRE                                         r  i_daisy/tx_rx_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.497    12.409    i_daisy/par_clk_i
    SLICE_X9Y54                                                       r  i_daisy/tx_rx_dat_reg[6]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.035    12.373    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.061    12.312    i_daisy/tx_rx_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.958%)  route 0.423ns (72.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.564     1.676    i_daisy/n_1_i_rx
    SLICE_X8Y54                                                       r  i_daisy/rxp_dat_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.840 r  i_daisy/rxp_dat_n_reg[7]/Q
                         net (fo=2, routed)           0.423     2.262    i_daisy/data3[23]
    SLICE_X9Y54          FDRE                                         r  i_daisy/tx_rx_dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.833     1.979    i_daisy/par_clk_i
    SLICE_X9Y54                                                       r  i_daisy/tx_rx_dat_reg[7]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.072     2.086    i_daisy/tx_rx_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 2.950ns (50.085%)  route 2.940ns (49.915%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 11.198 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.723     4.885    i_scope/adc_clk_i
    RAMB36_X0Y1                                                       r  i_scope/adc_b_buf_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.339 r  i_scope/adc_b_buf_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.244     8.583    i_scope/adc_b_rd[4]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.707 f  i_scope/sys_rdata_o[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.282     8.989    i_scope/n_0_sys_rdata_o[4]_INST_0_i_4
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.124     9.113 r  i_scope/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           0.638     9.751    p_10_in[4]
    SLICE_X7Y39          LUT5 (Prop_lut5_I1_O)        0.124     9.875 r  i_ps_i_91/O
                         net (fo=1, routed)           0.776    10.651    n_0_i_ps_i_91
    SLICE_X9Y40          LUT5 (Prop_lut5_I1_O)        0.124    10.775 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000    10.775    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X9Y40          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0                                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.602     9.602    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.693 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         1.505    11.198    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X9Y40                                                       r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.000    11.198    
                         clock uncertainty           -0.125    11.073    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)        0.031    11.104    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_pid/i_bridge/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.269%)  route 0.254ns (60.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.582     1.637    i_pid/i_bridge/clk_i
    SLICE_X0Y42                                                       r  i_pid/i_bridge/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.801 r  i_pid/i_bridge/dst_done_reg/Q
                         net (fo=1, routed)           0.254     2.055    i_pid/i_bridge/dst_done
    SLICE_X0Y43          FDRE                                         r  i_pid/i_bridge/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915     0.915    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.944 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         0.851     1.795    i_pid/i_bridge/sys_clk_i
    SLICE_X0Y43                                                       r  i_pid/i_bridge/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.795    
                         clock uncertainty            0.125     1.920    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.063     1.983    i_pid/i_bridge/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.704ns (13.732%)  route 4.423ns (86.268%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 11.200 - 8.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.824     3.311    i_daisy/i_rx/par_clk
    SLICE_X36Y49                                                      r  i_daisy/i_rx/par_dat_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.767 r  i_daisy/i_rx/par_dat_o_reg[2]/Q
                         net (fo=4, routed)           3.722     7.489    i_daisy/n_17_i_rx
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.613 r  i_daisy/sys_rdata_o[2]_i_2/O
                         net (fo=1, routed)           0.701     8.314    i_daisy/n_0_sys_rdata_o[2]_i_2
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.124     8.438 r  i_daisy/sys_rdata_o[2]_i_1/O
                         net (fo=1, routed)           0.000     8.438    i_daisy/n_0_sys_rdata_o[2]_i_1
    SLICE_X6Y48          FDRE                                         r  i_daisy/sys_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0                                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.602     9.602    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.693 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         1.507    11.200    i_daisy/sys_clk_i
    SLICE_X6Y48                                                       r  i_daisy/sys_rdata_o_reg[2]/C
                         clock pessimism              0.000    11.200    
                         clock uncertainty           -0.125    11.075    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.077    11.152    i_daisy/sys_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.786%)  route 0.229ns (55.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.584     1.696    i_daisy/i_test/rx_clk_i
    SLICE_X5Y51                                                       r  i_daisy/i_test/rx_err_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.837 r  i_daisy/i_test/rx_err_cnt_reg[12]/Q
                         net (fo=2, routed)           0.229     2.066    i_daisy/tst_err_cnt[12]
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.111 r  i_daisy/sys_rdata_o[12]_i_1/O
                         net (fo=1, routed)           0.000     2.111    i_daisy/n_0_sys_rdata_o[12]_i_1
    SLICE_X4Y50          FDRE                                         r  i_daisy/sys_rdata_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915     0.915    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.944 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=721, routed)         0.853     1.797    i_daisy/sys_clk_i
    SLICE_X4Y50                                                       r  i_daisy/sys_rdata_o_reg[12]/C
                         clock pessimism              0.000     1.797    
                         clock uncertainty            0.125     1.922    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.120     2.042    i_daisy/sys_rdata_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.660ns (39.717%)  route 2.520ns (60.283%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 12.652 - 8.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        1.712     4.873    i_daisy/i_test/tx_clk_i
    SLICE_X0Y56                                                       r  i_daisy/i_test/tx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.518     5.391 r  i_daisy/i_test/tx_dat_reg[0]/Q
                         net (fo=2, routed)           0.971     6.362    i_daisy/i_test/tx_dat[0]
    SLICE_X2Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.486 r  i_daisy/i_test/rx_dat_cnt[31]_i_15/O
                         net (fo=1, routed)           0.000     6.486    i_daisy/i_test/n_0_rx_dat_cnt[31]_i_15
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.018 r  i_daisy/i_test/rx_dat_cnt_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.018    i_daisy/i_test/n_0_rx_dat_cnt_reg[31]_i_9
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  i_daisy/i_test/rx_dat_cnt_reg[31]_i_4/CO[1]
                         net (fo=2, routed)           0.792     7.967    i_daisy/i_test/rx_dat_cnt2__0
    SLICE_X4Y54          LUT4 (Prop_lut4_I1_O)        0.329     8.296 r  i_daisy/i_test/rx_dat_cnt[31]_i_1/O
                         net (fo=32, routed)          0.757     9.053    i_daisy/i_test/n_0_rx_dat_cnt[31]_i_1
    SLICE_X1Y47          FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          1.548    12.652    i_daisy/i_test/rx_clk_i
    SLICE_X1Y47                                                       r  i_daisy/i_test/rx_dat_cnt_reg[0]/C
                         clock pessimism              0.000    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X1Y47          FDRE (Setup_fdre_C_R)       -0.429    12.187    i_daisy/i_test/rx_dat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  3.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.428ns (43.202%)  route 0.563ns (56.798%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=2819, routed)        0.580     1.635    i_daisy/i_test/tx_clk_i
    SLICE_X1Y58                                                       r  i_daisy/i_test/tx_dat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.776 r  i_daisy/i_test/tx_dat_reg[14]/Q
                         net (fo=2, routed)           0.151     1.927    i_daisy/i_test/tx_dat[14]
    SLICE_X3Y58          LUT6 (Prop_lut6_I2_O)        0.045     1.972 r  i_daisy/i_test/rx_err_cnt[31]_i_12/O
                         net (fo=1, routed)           0.000     1.972    i_daisy/i_test/n_0_rx_err_cnt[31]_i_12
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.100 f  i_daisy/i_test/rx_err_cnt_reg[31]_i_4/CO[1]
                         net (fo=2, routed)           0.259     2.360    i_daisy/i_test/rx_err_cnt2__0
    SLICE_X4Y54          LUT4 (Prop_lut4_I1_O)        0.114     2.474 r  i_daisy/i_test/rx_err_cnt[31]_i_1/O
                         net (fo=32, routed)          0.152     2.626    i_daisy/i_test/n_0_rx_err_cnt[31]_i_1
    SLICE_X5Y55          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1]
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/ser_clk_i
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=80, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=98, routed)          0.852     2.300    i_daisy/i_test/rx_clk_i
    SLICE_X5Y55                                                       r  i_daisy/i_test/rx_err_cnt_reg[28]/C
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.035     2.335    
    SLICE_X5Y55          FDRE (Hold_fdre_C_R)        -0.018     2.317    i_daisy/i_test/rx_err_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.309    





