;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-217, 100
	CMP @-127, 100
	ADD 10, 0
	SPL @100, 11
	SLT #0, -79
	CMP -207, <-120
	SUB -207, @120
	SLT #0, -79
	MOV @121, 106
	CMP -207, <-120
	ADD #270, <33
	SLT #0, -79
	MOV -7, <-20
	MOV 270, 865
	SUB @127, 106
	SPL @100, 11
	SPL @100, 11
	MOV -7, <-20
	CMP @-127, 100
	SPL @100, 11
	SPL @100, 11
	ADD 270, 60
	JMP 80, <12
	SPL 0, 690
	SUB @-127, 100
	SUB #72, @200
	SLT #0, -79
	ADD <80, @12
	ADD #270, <33
	ADD <80, @12
	ADD #270, <33
	ADD <80, @12
	SPL 0, 90
	SPL 0, 90
	SPL 0, 690
	DJN 80, <12
	DJN 80, <12
	DAT #127, #106
	ADD <80, @12
	CMP @-127, 100
	CMP -207, <-120
	SUB #-0, 7
	JMP @72, #270
	MOV -1, <-26
	JMP @72, #270
	JMZ 210, 30
