<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L24'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- RISCVMatInt.cpp - Immediate materialisation -------------*- C++ -*--===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVMatInt.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/RISCVMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/APInt.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>static int getInstSeqCost(RISCVMatInt::InstSeq &amp;Res, bool HasRVC) {</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  if (!HasRVC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L17' href='#L17'><span>17:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.5k</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>    return Res.size();</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  int Cost = 0;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  for (auto Instr : Res) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L21' href='#L21'><span>21:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Assume instructions that aren&apos;t listed aren&apos;t compressible.</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    bool Compressed = false;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    switch (Instr.getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L24' href='#L24'><span>24:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RISCV::SLLI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L25' href='#L25'><span>25:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RISCV::SRLI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Compressed = true;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    case RISCV::ADDI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L29' href='#L29'><span>29:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    case RISCV::ADDIW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L30' href='#L30'><span>30:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    case RISCV::LUI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L31' href='#L31'><span>31:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      Compressed = isInt&lt;6&gt;(Instr.getImm());</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Two RVC instructions take the same space as one RVI instruction, but</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // can take longer to execute than the single RVI instruction. Thus, we</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // consider that two RVC instruction are slightly more costly than one</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // RVI instruction. For longer sequences of RVC instructions the space</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // savings can be worth it, though. The costs below try to model that.</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    if (!Compressed)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L40' href='#L40'><span>40:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      Cost += 100; // Baseline cost of one RVI instruction: 100%.</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      Cost += 70; // 70% cost of baseline.</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  return Cost;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Recursively generate a sequence for materializing an integer.</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void generateInstSeqImpl(int64_t Val, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>97.5k</pre></td><td class='code'><pre>                                RISCVMatInt::InstSeq &amp;Res) {</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>97.5k</pre></td><td class='code'><pre>  bool IsRV64 = STI.hasFeature(RISCV::Feature64Bit);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use BSETI for a single bit that can&apos;t be expressed by a single LUI or ADDI.</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>97.5k</pre></td><td class='code'><pre>  if (STI.hasFeature(RISCV::FeatureStdExtZbs) &amp;&amp; <div class='tooltip'>isPowerOf2_64(Val)<span class='tooltip-content'>2.08k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='None'>False</span>: <span class='covered-line'>95.4k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>97.5k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>376</span></div><div class='tooltip'>!isInt&lt;32&gt;(Val)<span class='tooltip-content'>376</span></div> || <div class='tooltip'>Val == 0x800<span class='tooltip-content'>308</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>308</span>]
  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>270</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L54'><span>54:7</span></a></span>) to (<span class='line-number'><a href='#L54'><span>55:40</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (54:7)
     Condition C2 --> (54:50)
     Condition C3 --> (55:8)
     Condition C4 --> (55:27)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    Res.emplace_back(RISCV::BSETI, Log2_64(Val));</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>97.4k</pre></td><td class='code'><pre>  if (isInt&lt;32&gt;(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.2k</span>, <span class='None'>False</span>: <span class='covered-line'>35.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Depending on the active bits in the immediate Value v, the following</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instruction sequences are emitted:</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v == 0                        : ADDI</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v[0,12) != 0 &amp;&amp; v[12,32) == 0 : ADDI</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v[0,12) == 0 &amp;&amp; v[12,32) != 0 : LUI</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v[0,32) != 0                  : LUI+ADDI(W)</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>    int64_t Hi20 = ((Val + 0x800) &gt;&gt; 12) &amp; 0xFFFFF;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>    int64_t Lo12 = SignExtend64&lt;12&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>    if (Hi20)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.7k</span>, <span class='None'>False</span>: <span class='covered-line'>30.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>      Res.emplace_back(RISCV::LUI, Hi20);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>    if (Lo12 || <div class='tooltip'>Hi20 == 0<span class='tooltip-content'>11.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L74' href='#L74'><span>74:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.4k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
  Branch (<span class='line-number'><a name='L74' href='#L74'><span>74:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72k</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L74'><span>74:9</span></a></span>) to (<span class='line-number'><a href='#L74'><span>74:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (74:9)
     Condition C2 --> (74:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>      unsigned AddiOpc = (IsRV64 &amp;&amp; <div class='tooltip'>Hi20<span class='tooltip-content'>36.6k</span></div>) ? <div class='tooltip'>RISCV::ADDIW<span class='tooltip-content'>16.3k</span></div> : <div class='tooltip'>RISCV::ADDI<span class='tooltip-content'>35.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.6k</span>, <span class='None'>False</span>: <span class='covered-line'>15.5k</span>]
  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>20.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L75'><span>75:27</span></a></span>) to (<span class='line-number'><a href='#L75'><span>75:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (75:27)
     Condition C2 --> (75:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>      Res.emplace_back(AddiOpc, Lo12);</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  assert(IsRV64 &amp;&amp; &quot;Can&apos;t emit &gt;32-bit imm for non-RV64 target&quot;);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In the worst case, for a full 64-bit constant, a sequence of 8 instructions</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (i.e., LUI+ADDIW+SLLI+ADDI+SLLI+ADDI+SLLI+ADDI) has to be emitted. Note</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that the first two instructions (LUI+ADDIW) can contribute up to 32 bits</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // while the following ADDI instructions contribute up to 12 bits each.</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On the first glance, implementing this seems to be possible by simply</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitting the most significant 32 bits (LUI+ADDIW) followed by as many left</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shift (SLLI) and immediate additions (ADDI) as needed. However, due to the</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // fact that ADDI performs a sign extended addition, doing it like that would</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // only be possible when at most 11 bits of the ADDI instructions are used.</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Using all 12 bits of the ADDI instructions, like done by GAS, actually</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // requires that the constant is processed starting with the least significant</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bit.</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In the following, constants are processed from LSB to MSB but instruction</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emission is performed from MSB to LSB by recursively calling</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // generateInstSeq. In each recursion, first the lowest 12 bits are removed</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // from the constant and the optimal shift amount, which can be greater than</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 12 bits if the constant is sparse, is determined. Then, the shifted</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // remaining constant is processed recursively and gets emitted as soon as it</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // fits into 32 bits. The emission of the shifts and additions is subsequently</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // performed when the recursion returns.</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  int64_t Lo12 = SignExtend64&lt;12&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  Val = (uint64_t)Val - (uint64_t)Lo12;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  int ShiftAmount = 0;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  bool Unsigned = false;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Val might now be valid for LUI without needing a shift.</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  if (!isInt&lt;32&gt;(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.1k</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>    ShiftAmount = llvm::countr_zero((uint64_t)Val);</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>    Val &gt;&gt;= ShiftAmount;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the remaining bits don&apos;t fit in 12 bits, we might be able to reduce the</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // shift amount in order to use LUI which will zero the lower 12 bits.</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>    if (ShiftAmount &gt; 12 &amp;&amp; <div class='tooltip'>!isInt&lt;12&gt;(Val)<span class='tooltip-content'>16.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.6k</span>, <span class='None'>False</span>: <span class='covered-line'>18.5k</span>]
  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.01k</span>, <span class='None'>False</span>: <span class='covered-line'>7.63k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L119'><span>119:9</span></a></span>) to (<span class='line-number'><a href='#L119'><span>119:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (119:9)
     Condition C2 --> (119:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>9.01k</pre></td><td class='code'><pre>      if (isInt&lt;32&gt;((uint64_t)Val &lt;&lt; 12)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.83k</span>, <span class='None'>False</span>: <span class='covered-line'>7.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Reduce the shift amount and add zeros to the LSBs so it will match LUI.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>        ShiftAmount -= 12;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>        Val = (uint64_t)Val &lt;&lt; 12;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>7.18k</pre></td><td class='code'><pre>      } else if (isUInt&lt;32&gt;((uint64_t)Val &lt;&lt; 12) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>7.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>7.18k</pre></td><td class='code'><pre>                 <div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZba)<span class='tooltip-content'>81</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L124'><span>124:18</span></a></span>) to (<span class='line-number'><a href='#L124'><span>125:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (124:18)
     Condition C2 --> (125:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Reduce the shift amount and add zeros to the LSBs so it will match</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // LUI, then shift left with SLLI.UW to clear the upper 32 set bits.</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        ShiftAmount -= 12;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        Val = ((uint64_t)Val &lt;&lt; 12) | (0xffffffffull &lt;&lt; 32);</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        Unsigned = true;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>9.01k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to use SLLI_UW for Val when it is uint32 but not int32.</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>    if (isUInt&lt;32&gt;((uint64_t)Val) &amp;&amp; <div class='tooltip'>!isInt&lt;32&gt;((uint64_t)Val)<span class='tooltip-content'>8.12k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.12k</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>8.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>        <div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZba)<span class='tooltip-content'>94</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L135'><span>135:9</span></a></span>) to (<span class='line-number'><a href='#L135'><span>136:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (135:9)
     Condition C2 --> (135:38)
     Condition C3 --> (136:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use LUI+ADDI or LUI to compose, then clear the upper 32 bits with</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // SLLI_UW.</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      Val = ((uint64_t)Val) | (0xffffffffull &lt;&lt; 32);</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      Unsigned = true;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  generateInstSeqImpl(Val, STI, Res);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Skip shift if we were able to use LUI directly.</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  if (ShiftAmount) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.1k</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>    unsigned Opc = Unsigned ? <div class='tooltip'>RISCV::SLLI_UW<span class='tooltip-content'>40</span></div> : <div class='tooltip'>RISCV::SLLI<span class='tooltip-content'>35.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>35.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>    Res.emplace_back(Opc, ShiftAmount);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>  if (Lo12)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>    Res.emplace_back(RISCV::ADDI, Lo12);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>35.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>static unsigned extractRotateInfo(int64_t Val) {</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for case: 0b111..1..xxxxxx1..1..</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  unsigned LeadingOnes = llvm::countl_one((uint64_t)Val);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  unsigned TrailingOnes = llvm::countr_one((uint64_t)Val);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  if (TrailingOnes &gt; 0 &amp;&amp; <div class='tooltip'>TrailingOnes &lt; 64<span class='tooltip-content'>183</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>103</span>]
  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>      <div class='tooltip'>(LeadingOnes + TrailingOnes) &gt; (64 - 12)<span class='tooltip-content'>183</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L160'><span>160:7</span></a></span>) to (<span class='line-number'><a href='#L160'><span>161:47</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (160:7)
     Condition C2 --> (160:27)
     Condition C3 --> (161:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return 64 - TrailingOnes;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for case: 0bxxx1..1..1...xxx</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  unsigned UpperTrailingOnes = llvm::countr_one(Hi_32(Val));</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  unsigned LowerLeadingOnes = llvm::countl_one(Lo_32(Val));</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  if (UpperTrailingOnes &lt; 32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>      <div class='tooltip'>(UpperTrailingOnes + LowerLeadingOnes) &gt; (64 - 12)<span class='tooltip-content'>258</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>252</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L167'><span>167:7</span></a></span>) to (<span class='line-number'><a href='#L167'><span>168:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (167:7)
     Condition C2 --> (168:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return 32 - UpperTrailingOnes;</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>268</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void generateInstSeqLeadingZeros(int64_t Val, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>                                        RISCVMatInt::InstSeq &amp;Res) {</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  assert(Val &gt; 0 &amp;&amp; &quot;Expected postive val&quot;);</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  unsigned LeadingZeros = llvm::countl_zero((uint64_t)Val);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  uint64_t ShiftedVal = (uint64_t)Val &lt;&lt; LeadingZeros;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fill in the bits that will be shifted out with 1s. An example where this</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // helps is trailing one masks with 32 or more ones. This will generate</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADDI -1 and an SRLI.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  ShiftedVal |= maskTrailingOnes&lt;uint64_t&gt;(LeadingZeros);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  generateInstSeqImpl(ShiftedVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep the new sequence if it is an improvement or the original is empty.</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  if ((TmpSeq.size() + 1) &lt; Res.size() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>3.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>3.60k</span></div><div class='tooltip'>Res.empty()<span class='tooltip-content'>3.60k</span></div> &amp;&amp; <div class='tooltip'>TmpSeq.size() &lt; 8<span class='tooltip-content'>420</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>3.18k</span>]
  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L189'><span>189:7</span></a></span>) to (<span class='line-number'><a href='#L189'><span>190:41</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (189:7)
     Condition C2 --> (190:8)
     Condition C3 --> (190:23)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    TmpSeq.emplace_back(RISCV::SRLI, LeadingZeros);</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Some cases can benefit from filling the lower bits with zeros instead.</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  ShiftedVal &amp;= maskTrailingZeros&lt;uint64_t&gt;(LeadingZeros);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  TmpSeq.clear();</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  generateInstSeqImpl(ShiftedVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep the new sequence if it is an improvement or the original is empty.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  if ((TmpSeq.size() + 1) &lt; Res.size() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L201' href='#L201'><span>201:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>5.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>5.45k</span></div><div class='tooltip'>Res.empty()<span class='tooltip-content'>5.45k</span></div> &amp;&amp; <div class='tooltip'>TmpSeq.size() &lt; 8<span class='tooltip-content'>110</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>5.34k</span>]
  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L201'><span>201:7</span></a></span>) to (<span class='line-number'><a href='#L201'><span>202:41</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (201:7)
     Condition C2 --> (202:8)
     Condition C3 --> (202:23)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    TmpSeq.emplace_back(RISCV::SRLI, LeadingZeros);</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have exactly 32 leading zeros and Zba, we can try using zext.w at</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the end of the sequence.</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>  if (LeadingZeros == 32 &amp;&amp; <div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZba)<span class='tooltip-content'>2.27k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.27k</span>, <span class='None'>False</span>: <span class='covered-line'>3.47k</span>]
  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>431</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L209'><span>209:7</span></a></span>) to (<span class='line-number'><a href='#L209'><span>209:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (209:7)
     Condition C2 --> (209:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try replacing upper bits with 1.</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>    uint64_t LeadingOnesVal = Val | maskLeadingOnes&lt;uint64_t&gt;(LeadingZeros);</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>    TmpSeq.clear();</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>    generateInstSeqImpl(LeadingOnesVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep the new sequence if it is an improvement.</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>    if ((TmpSeq.size() + 1) &lt; Res.size() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>341</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>341</span></div><div class='tooltip'>Res.empty()<span class='tooltip-content'>341</span></div> &amp;&amp; <div class='tooltip'><span class='red'>TmpSeq.size() &lt; 8</span><span class='tooltip-content'>0</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>341</span>]
  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L216'><span>216:9</span></a></span>) to (<span class='line-number'><a href='#L216'><span>217:43</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (216:9)
     Condition C2 --> (217:10)
     Condition C3 --> (217:25)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>      TmpSeq.emplace_back(RISCV::ADD_UW, 0);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>      Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm::RISCVMatInt {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>InstSeq generateInstSeq(int64_t Val, const MCSubtargetInfo &amp;STI) {</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>  RISCVMatInt::InstSeq Res;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>  generateInstSeqImpl(Val, STI, Res);</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the low 12 bits are non-zero, the first expansion may end with an ADDI</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or ADDIW. If there are trailing zeros, try generating a sign extended</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant with no trailing zeros and use a final SLLI to restore them.</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>  if ((Val &amp; 0xfff) != 0 &amp;&amp; <div class='tooltip'>(Val &amp; 1) == 0<span class='tooltip-content'>33.6k</span></div> &amp;&amp; <div class='tooltip'>Res.size() &gt;= 2<span class='tooltip-content'>11.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.6k</span>, <span class='None'>False</span>: <span class='covered-line'>11.5k</span>]
  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3k</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.50k</span>, <span class='None'>False</span>: <span class='covered-line'>7.81k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L232'><span>232:7</span></a></span>) to (<span class='line-number'><a href='#L232'><span>232:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (232:7)
     Condition C2 --> (232:29)
     Condition C3 --> (232:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>    unsigned TrailingZeros = llvm::countr_zero((uint64_t)Val);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>    int64_t ShiftedVal = Val &gt;&gt; TrailingZeros;</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we can use C.LI+C.SLLI instead of LUI+ADDI(W) prefer that since</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // its more compressible. But only if LUI+ADDI(W) isn&apos;t fusable.</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // NOTE: We don&apos;t check for C extension to minimize differences in generated</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // code.</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>    bool IsShiftedCompressible =</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>        isInt&lt;6&gt;(ShiftedVal) &amp;&amp; <div class='tooltip'>!STI.hasFeature(RISCV::TuneLUIADDIFusion)<span class='tooltip-content'>1.27k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L240'><span>240:9</span></a></span>) to (<span class='line-number'><a href='#L240'><span>240:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (240:9)
     Condition C2 --> (240:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>    RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>    generateInstSeqImpl(ShiftedVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep the new sequence if it is an improvement.</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>    if ((TmpSeq.size() + 1) &lt; Res.size() || <div class='tooltip'>IsShiftedCompressible<span class='tooltip-content'>3.37k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>3.37k</span>]
  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>2.10k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L245'><span>245:9</span></a></span>) to (<span class='line-number'><a href='#L245'><span>245:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (245:9)
     Condition C2 --> (245:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>      TmpSeq.emplace_back(RISCV::SLLI, TrailingZeros);</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>      Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have a 1 or 2 instruction sequence this is the best we can do. This</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // will always be true for RV32 and will often be true for RV64.</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>  if (Res.size() &lt;= 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.3k</span>, <span class='None'>False</span>: <span class='covered-line'>5.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>39.3k</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  assert(STI.hasFeature(RISCV::Feature64Bit) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>         &quot;Expected RV32 to only need 2 instructions&quot;);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the lower 13 bits are something like 0x17ff, try to add 1 to change the</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // lower 13 bits to 0x1800. We can restore this with an ADDI of -1 at the end</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the sequence. Call generateInstSeqImpl on the new constant which may</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // subtract 0xfffffffffffff800 to create another ADDI. This will leave a</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant with more than 12 trailing zeros for the next recursive step.</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  if ((Val &amp; 0xfff) != 0 &amp;&amp; <div class='tooltip'>(Val &amp; 0x1800) == 0x1000<span class='tooltip-content'>5.76k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.76k</span>, <span class='None'>False</span>: <span class='covered-line'>125</span>]
  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>4.36k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L264'><span>264:7</span></a></span>) to (<span class='line-number'><a href='#L264'><span>264:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (264:7)
     Condition C2 --> (264:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    int64_t Imm12 = -(0x800 - (Val &amp; 0xfff));</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    int64_t AdjustedVal = Val - Imm12;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    generateInstSeqImpl(AdjustedVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep the new sequence if it is an improvement.</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    if ((TmpSeq.size() + 1) &lt; Res.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>1.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      TmpSeq.emplace_back(RISCV::ADDI, Imm12);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the constant is positive we might be able to generate a shifted constant</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with no leading zeros and use a final SRLI to restore them.</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  if (Val &gt; 0 &amp;&amp; <div class='tooltip'>Res.size() &gt; 2<span class='tooltip-content'>5.32k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.32k</span>, <span class='None'>False</span>: <span class='covered-line'>567</span>]
  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.32k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L279'><span>279:7</span></a></span>) to (<span class='line-number'><a href='#L279'><span>279:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (279:7)
     Condition C2 --> (279:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>    generateInstSeqLeadingZeros(Val, STI, Res);</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the constant is negative, trying inverting and using our trailing zero</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // optimizations. Use an xori to invert the final value.</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  if (Val &lt; 0 &amp;&amp; <div class='tooltip'>Res.size() &gt; 3<span class='tooltip-content'>567</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>567</span>, <span class='None'>False</span>: <span class='covered-line'>5.32k</span>]
  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L285'><span>285:7</span></a></span>) to (<span class='line-number'><a href='#L285'><span>285:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (285:7)
     Condition C2 --> (285:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    uint64_t InvertedVal = ~(uint64_t)Val;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    generateInstSeqLeadingZeros(InvertedVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep it if we found a sequence that is smaller after inverting.</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    if (!TmpSeq.empty() &amp;&amp; <div class='tooltip'>(TmpSeq.size() + 1) &lt; Res.size()<span class='tooltip-content'>310</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L291'><span>291:9</span></a></span>) to (<span class='line-number'><a href='#L291'><span>291:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (291:9)
     Condition C2 --> (291:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      TmpSeq.emplace_back(RISCV::XORI, -1);</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the Low and High halves are the same, use pack. The pack instruction</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // packs the XLEN/2-bit lower halves of rs1 and rs2 into rd, with rs1 in the</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // lower half and rs2 in the upper half.</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  if (Res.size() &gt; 2 &amp;&amp; <div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZbkb)<span class='tooltip-content'>3.68k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.68k</span>, <span class='None'>False</span>: <span class='covered-line'>2.20k</span>]
  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>3.67k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L300'><span>300:7</span></a></span>) to (<span class='line-number'><a href='#L300'><span>300:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (300:7)
     Condition C2 --> (300:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    int64_t LoVal = SignExtend64&lt;32&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    int64_t HiVal = SignExtend64&lt;32&gt;(Val &gt;&gt; 32);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (LoVal == HiVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L303' href='#L303'><span>303:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      generateInstSeqImpl(LoVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if ((TmpSeq.size() + 1) &lt; Res.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        TmpSeq.emplace_back(RISCV::PACK, 0);</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform optimization with BCLRI/BSETI in the Zbs extension.</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  if (Res.size() &gt; 2 &amp;&amp; <div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZbs)<span class='tooltip-content'>3.68k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.68k</span>, <span class='None'>False</span>: <span class='covered-line'>2.20k</span>]
  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L314'><span>314:7</span></a></span>) to (<span class='line-number'><a href='#L314'><span>314:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (314:7)
     Condition C2 --> (314:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 1. For values in range 0xffffffff 7fffffff ~ 0xffffffff 00000000,</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    call generateInstSeqImpl with Val|0x80000000 (which is expected be</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    an int32), then emit (BCLRI r, 31).</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 2. For values in range 0x80000000 ~ 0xffffffff, call generateInstSeqImpl</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    with Val&amp;~0x80000000 (which is expected to be an int32), then</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    emit (BSETI r, 31).</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    int64_t NewVal;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    if (Val &lt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L323' href='#L323'><span>323:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      Opc = RISCV::BCLRI;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      NewVal = Val | 0x80000000ll;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      Opc = RISCV::BSETI;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      NewVal = Val &amp; ~0x80000000ll;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    if (isInt&lt;32&gt;(NewVal)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      generateInstSeqImpl(NewVal, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      if ((TmpSeq.size() + 1) &lt; Res.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        TmpSeq.emplace_back(Opc, 31);</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to use BCLRI for upper 32 bits if the original lower 32 bits are</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // negative int32, or use BSETI for upper 32 bits if the original lower</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 32 bits are positive int32.</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    int32_t Lo = Lo_32(Val);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    uint32_t Hi = Hi_32(Val);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    Opc = 0;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    generateInstSeqImpl(Lo, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if it is profitable to use BCLRI/BSETI.</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    if (Lo &gt; 0 &amp;&amp; <div class='tooltip'>TmpSeq.size() + llvm::popcount(Hi) &lt; Res.size()<span class='tooltip-content'>54</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L348'><span>348:9</span></a></span>) to (<span class='line-number'><a href='#L348'><span>348:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (348:9)
     Condition C2 --> (348:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      Opc = RISCV::BSETI;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    } else if (Lo &lt; 0 &amp;&amp; <div class='tooltip'>TmpSeq.size() + llvm::popcount(~Hi) &lt; Res.size()<span class='tooltip-content'>66</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L350'><span>350:16</span></a></span>) to (<span class='line-number'><a href='#L350'><span>350:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (350:16)
     Condition C2 --> (350:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      Opc = RISCV::BCLRI;</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      Hi = ~Hi;</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Search for each bit and build corresponding BCLRI/BSETI.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    if (Opc &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      while (Hi != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        unsigned Bit = llvm::countr_zero(Hi);</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        TmpSeq.emplace_back(Opc, Bit + 32);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        Hi &amp;= (Hi - 1); // Clear lowest set bit.</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      if (TmpSeq.size() &lt; Res.size())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform optimization with SH*ADD in the Zba extension.</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  if (Res.size() &gt; 2 &amp;&amp; <div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZba)<span class='tooltip-content'>3.65k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.65k</span>, <span class='None'>False</span>: <span class='covered-line'>2.23k</span>]
  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='None'>False</span>: <span class='covered-line'>3.41k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L367'><span>367:7</span></a></span>) to (<span class='line-number'><a href='#L367'><span>367:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (367:7)
     Condition C2 --> (367:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    int64_t Div = 0;</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    unsigned Opc = 0;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Select the opcode and divisor.</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    if ((Val % 3) == 0 &amp;&amp; <div class='tooltip'>isInt&lt;32&gt;(Val / 3)<span class='tooltip-content'>139</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L372'><span>372:9</span></a></span>) to (<span class='line-number'><a href='#L372'><span>372:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (372:9)
     Condition C2 --> (372:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Div = 3;</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Opc = RISCV::SH1ADD;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    } else if ((Val % 5) == 0 &amp;&amp; <div class='tooltip'>isInt&lt;32&gt;(Val / 5)<span class='tooltip-content'>105</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L375' href='#L375'><span>375:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>117</span>]
  Branch (<span class='line-number'><a name='L375' href='#L375'><span>375:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L375'><span>375:16</span></a></span>) to (<span class='line-number'><a href='#L375'><span>375:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (375:16)
     Condition C2 --> (375:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      Div = 5;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      Opc = RISCV::SH2ADD;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    } else if ((Val % 9) == 0 &amp;&amp; <div class='tooltip'>isInt&lt;32&gt;(Val / 9)<span class='tooltip-content'>25</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L378'><span>378:16</span></a></span>) to (<span class='line-number'><a href='#L378'><span>378:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (378:16)
     Condition C2 --> (378:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Div = 9;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Opc = RISCV::SH3ADD;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Build the new instruction sequence.</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    if (Div &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>160</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      generateInstSeqImpl(Val / Div, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      if ((TmpSeq.size() + 1) &lt; Res.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        TmpSeq.emplace_back(Opc, 0);</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to use LUI+SH*ADD+ADDI.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      int64_t Hi52 = ((uint64_t)Val + 0x800ull) &amp; ~0xfffull;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      int64_t Lo12 = SignExtend64&lt;12&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      Div = 0;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      if (isInt&lt;32&gt;(Hi52 / 3) &amp;&amp; <div class='tooltip'>(Hi52 % 3) == 0<span class='tooltip-content'>20</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L394'><span>394:11</span></a></span>) to (<span class='line-number'><a href='#L394'><span>394:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (394:11)
     Condition C2 --> (394:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Div = 3;</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Opc = RISCV::SH1ADD;</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>      } else if (isInt&lt;32&gt;(Hi52 / 5) &amp;&amp; <div class='tooltip'>(Hi52 % 5) == 0<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L397'><span>397:18</span></a></span>) to (<span class='line-number'><a href='#L397'><span>397:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (397:18)
     Condition C2 --> (397:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Div = 5;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Opc = RISCV::SH2ADD;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>      } else if (isInt&lt;32&gt;(Hi52 / 9) &amp;&amp; <div class='tooltip'>(Hi52 % 9) == 0<span class='tooltip-content'>38</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L400'><span>400:18</span></a></span>) to (<span class='line-number'><a href='#L400'><span>400:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (400:18)
     Condition C2 --> (400:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Div = 9;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Opc = RISCV::SH3ADD;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Build the new instruction sequence.</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      if (Div &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // For Val that has zero Lo12 (implies Val equals to Hi52) should has</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // already been processed to LUI+SH*ADD by previous optimization.</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        assert(Lo12 != 0 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>               &quot;unexpected instruction sequence for immediate materialisation&quot;);</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        assert(TmpSeq.empty() &amp;&amp; &quot;Expected empty TmpSeq&quot;);</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        generateInstSeqImpl(Hi52 / Div, STI, TmpSeq);</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        if ((TmpSeq.size() + 2) &lt; Res.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          TmpSeq.emplace_back(Opc, 0);</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          TmpSeq.emplace_back(RISCV::ADDI, Lo12);</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform optimization with rori in the Zbb and th.srri in the XTheadBb</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // extension.</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  if (Res.size() &gt; 2 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>3.65k</span></div><div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZbb)<span class='tooltip-content'>3.65k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.65k</span>, <span class='None'>False</span>: <span class='covered-line'>2.23k</span>]
  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>3.65k</pre></td><td class='code'><pre>                         <div class='tooltip'>STI.hasFeature(RISCV::FeatureVendorXTHeadBb)<span class='tooltip-content'>3.46k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>3.36k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L423'><span>423:7</span></a></span>) to (<span class='line-number'><a href='#L423'><span>424:71</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (423:7)
     Condition C2 --> (423:26)
     Condition C3 --> (424:26)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>    if (unsigned Rotate = extractRotateInfo(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>268</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      RISCVMatInt::InstSeq TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      uint64_t NegImm12 = llvm::rotl&lt;uint64_t&gt;(Val, Rotate);</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      assert(isInt&lt;12&gt;(NegImm12));</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      TmpSeq.emplace_back(RISCV::ADDI, NegImm12);</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      TmpSeq.emplace_back(STI.hasFeature(RISCV::FeatureStdExtZbb)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                              ? <div class='tooltip'>RISCV::RORI<span class='tooltip-content'>12</span></div></pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                              : <div class='tooltip'>RISCV::TH_SRRI<span class='tooltip-content'>6</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                          Rotate);</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      Res = TmpSeq;</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  return Res;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void generateMCInstSeq(int64_t Val, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>962</pre></td><td class='code'><pre>                       MCRegister DestReg, SmallVectorImpl&lt;MCInst&gt; &amp;Insts) {</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>962</pre></td><td class='code'><pre>  RISCVMatInt::InstSeq Seq = RISCVMatInt::generateInstSeq(Val, STI);</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>962</pre></td><td class='code'><pre>  MCRegister SrcReg = RISCV::X0;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>  for (RISCVMatInt::Inst &amp;Inst : Seq) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.02k</span>, <span class='None'>False</span>: <span class='covered-line'>962</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>    switch (Inst.getOpndKind()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>    case RISCVMatInt::Imm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>688</span>, <span class='None'>False</span>: <span class='covered-line'>1.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>      Insts.push_back(MCInstBuilder(Inst.getOpcode())</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>                          .addReg(DestReg)</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>                          .addImm(Inst.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    case RISCVMatInt::RegX0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Insts.push_back(MCInstBuilder(Inst.getOpcode())</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                          .addReg(DestReg)</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                          .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                          .addReg(RISCV::X0));</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    case RISCVMatInt::RegReg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      Insts.push_back(MCInstBuilder(Inst.getOpcode())</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                          .addReg(DestReg)</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                          .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                          .addReg(SrcReg));</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    case RISCVMatInt::RegImm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L464' href='#L464'><span>464:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>732</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      Insts.push_back(MCInstBuilder(Inst.getOpcode())</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>                          .addReg(DestReg)</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>                          .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>                          .addImm(Inst.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only the first instruction has X0 as its source.</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>    SrcReg = DestReg;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>962</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstSeq generateTwoRegInstSeq(int64_t Val, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>                              unsigned &amp;ShiftAmt, unsigned &amp;AddOpc) {</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  int64_t LoVal = SignExtend64&lt;32&gt;(Val);</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  if (LoVal == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L480' href='#L480'><span>480:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return RISCVMatInt::InstSeq()</span>;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Subtract the LoVal to emulate the effect of the final ADD.</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  uint64_t Tmp = (uint64_t)Val - (uint64_t)LoVal;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  assert(Tmp != 0);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use trailing zero counts to figure how far we need to shift LoVal to line</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // up with the remaining constant.</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: This algorithm assumes all non-zero bits in the low 32 bits of the</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // final constant come from LoVal.</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  unsigned TzLo = llvm::countr_zero((uint64_t)LoVal);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  unsigned TzHi = llvm::countr_zero(Tmp);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  assert(TzLo &lt; 32 &amp;&amp; TzHi &gt;= 32);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  ShiftAmt = TzHi - TzLo;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  AddOpc = RISCV::ADD;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  if (Tmp == ((uint64_t)LoVal &lt;&lt; ShiftAmt))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>388</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    return RISCVMatInt::generateInstSeq(LoVal, STI);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have Zba, we can use (ADD_UW X, (SLLI X, 32)).</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>388</pre></td><td class='code'><pre>  if (STI.hasFeature(RISCV::FeatureStdExtZba) &amp;&amp; <div class='tooltip'>Lo_32(Val) == Hi_32(Val)<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>364</span>]
  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L501'><span>501:7</span></a></span>) to (<span class='line-number'><a href='#L501'><span>501:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (501:7)
     Condition C2 --> (501:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    ShiftAmt = 32;</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    AddOpc = RISCV::ADD_UW;</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return RISCVMatInt::generateInstSeq(LoVal, STI);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>387</pre></td><td class='code'><pre>  return RISCVMatInt::InstSeq();</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>388</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int getIntMatCost(const APInt &amp;Val, unsigned Size, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                  bool CompressionCost) {</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  bool IsRV64 = STI.hasFeature(RISCV::Feature64Bit);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  bool HasRVC = CompressionCost &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>199</span></div><div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtC)<span class='tooltip-content'>199</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>199</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>173</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>199</pre></td><td class='code'><pre>                                    <div class='tooltip'>STI.hasFeature(RISCV::FeatureStdExtZca)<span class='tooltip-content'>173</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L513'><span>513:17</span></a></span>) to (<span class='line-number'><a href='#L513'><span>514:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (513:17)
     Condition C2 --> (513:37)
     Condition C3 --> (514:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  int PlatRegSize = IsRV64 ? <div class='tooltip'>64<span class='tooltip-content'>5.39k</span></div> : <div class='tooltip'>32<span class='tooltip-content'>4.87k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.39k</span>, <span class='None'>False</span>: <span class='covered-line'>4.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split the constant into platform register sized chunks, and calculate cost</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of each chunk.</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  int Cost = 0;</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>  for (unsigned ShiftVal = 0; ShiftVal &lt; Size; <div class='tooltip'>ShiftVal += PlatRegSize<span class='tooltip-content'>10.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.6k</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    APInt Chunk = Val.ashr(ShiftVal).sextOrTrunc(PlatRegSize);</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    InstSeq MatSeq = generateInstSeq(Chunk.getSExtValue(), STI);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    Cost += getInstSeqCost(MatSeq, HasRVC);</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  return std::max(1, Cost);</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>OpndKind Inst::getOpndKind() const {</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre><span class='red'>  </span>case RISCV::LUI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>25.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>    return RISCVMatInt::Imm<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre><span class='red'>  </span>case RISCV::ADD_UW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return RISCVMatInt::RegX0<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre><span class='red'>  </span>case RISCV::SH1ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  case RISCV::SH2ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  case RISCV::SH3ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  case RISCV::PACK:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    return RISCVMatInt::RegReg;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  case RISCV::ADDI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L541' href='#L541'><span>541:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.9k</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>  case RISCV::ADDIW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.75k</span>, <span class='None'>False</span>: <span class='covered-line'>33.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>  case RISCV::XORI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>  case RISCV::SLLI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>35.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>  case RISCV::SRLI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='None'>False</span>: <span class='covered-line'>36.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>  case RISCV::SLLI_UW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>  case RISCV::RORI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>  case RISCV::BSETI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>  case RISCV::BCLRI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>  case RISCV::TH_SRRI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>    return RISCVMatInt::RegImm;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm::RISCVMatInt</pre></td></tr></table></div></body></html>