Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Sat Jan 21 19:06:45 2017
| Host             : natu-OMEN-by-HP-Laptop running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file npu8_top_power_routed.rpt -pb npu8_top_power_summary_routed.pb -rpx npu8_top_power_routed.rpx
| Design           : npu8_top
| Device           : xcku035-fbva676-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 19.548 |
| Dynamic (W)              | 18.622 |
| Device Static (W)        | 0.925  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 63.7   |
| Junction Temperature (C) | 61.3   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| CLB Logic                |    10.000 |     2011 |       --- |             --- |
|   LUT as Distributed RAM |     5.992 |      480 |    112800 |            0.43 |
|   LUT as Logic           |     3.401 |      590 |    203128 |            0.29 |
|   Register               |     0.440 |      508 |    406256 |            0.13 |
|   CARRY8                 |     0.114 |       56 |     30300 |            0.18 |
|   LUT as Shift Register  |     0.049 |        9 |    112800 |           <0.01 |
|   F7/F8 Muxes            |     0.004 |       72 |    242400 |            0.03 |
|   BUFG                   |    <0.001 |        1 |        80 |            1.25 |
|   Others                 |     0.000 |       60 |       --- |             --- |
| Signals                  |     8.466 |     1070 |       --- |             --- |
| I/O                      |     0.156 |       61 |       312 |           19.55 |
| Static Power             |     0.925 |          |           |                 |
| Total                    |    19.548 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       1.000 |    18.969 |      18.466 |      0.503 |
| Vccaux     |       1.800 |     0.114 |       0.000 |      0.114 |
| Vccaux_io  |       1.800 |     0.072 |       0.006 |      0.065 |
| Vccint_io  |       1.000 |     0.083 |       0.033 |      0.051 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.062 |       0.062 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       1.000 |     0.025 |       0.000 |      0.025 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| npu8_top                         |    18.622 |
|   ADR_IBUF[0]_inst               |     0.015 |
|   ADR_IBUF[1]_inst               |     0.015 |
|   ADR_IBUF[2]_inst               |     0.020 |
|   ADR_IBUF[3]_inst               |     0.015 |
|   ADR_IBUF[4]_inst               |     0.015 |
|   ADR_IBUF[5]_inst               |     0.014 |
|   ADR_IBUF[6]_inst               |     0.021 |
|   ADR_IBUF[7]_inst               |     0.020 |
|   CLK_IBUF_inst                  |     0.005 |
|   RD_IBUF_inst                   |     0.001 |
|   RESET_X_IBUF_inst              |    <0.001 |
|   WDATA_IBUF[0]_inst             |     0.015 |
|   WDATA_IBUF[10]_inst            |     0.012 |
|   WDATA_IBUF[11]_inst            |     0.012 |
|   WDATA_IBUF[12]_inst            |     0.012 |
|   WDATA_IBUF[13]_inst            |     0.012 |
|   WDATA_IBUF[14]_inst            |     0.012 |
|   WDATA_IBUF[15]_inst            |     0.012 |
|   WDATA_IBUF[1]_inst             |     0.002 |
|   WDATA_IBUF[2]_inst             |     0.013 |
|   WDATA_IBUF[3]_inst             |     0.016 |
|   WDATA_IBUF[4]_inst             |     0.014 |
|   WDATA_IBUF[5]_inst             |     0.014 |
|   WDATA_IBUF[6]_inst             |     0.012 |
|   WDATA_IBUF[7]_inst             |     0.012 |
|   WDATA_IBUF[8]_inst             |     0.012 |
|   WDATA_IBUF[9]_inst             |     0.011 |
|   WR_IBUF_inst                   |     0.015 |
|   cpu_if                         |     0.129 |
|   lmcnt                          |     4.907 |
|   m1                             |     2.543 |
|     mem_reg_0_63_0_6             |     0.128 |
|     mem_reg_0_63_7_7             |     0.022 |
|     mem_reg_128_191_0_6          |     0.126 |
|     mem_reg_128_191_7_7          |     0.020 |
|     mem_reg_192_255_0_6          |     0.127 |
|     mem_reg_192_255_7_7          |     0.022 |
|     mem_reg_256_319_0_6          |     0.134 |
|     mem_reg_256_319_7_7          |     0.021 |
|     mem_reg_320_383_0_6          |     0.131 |
|     mem_reg_320_383_7_7          |     0.019 |
|     mem_reg_384_447_0_6          |     0.124 |
|     mem_reg_384_447_7_7          |     0.021 |
|     mem_reg_448_511_0_6          |     0.123 |
|     mem_reg_448_511_7_7          |     0.020 |
|     mem_reg_512_575_0_6          |     0.133 |
|     mem_reg_512_575_7_7          |     0.022 |
|     mem_reg_576_639_0_6          |     0.128 |
|     mem_reg_576_639_7_7          |     0.020 |
|     mem_reg_640_703_0_6          |     0.127 |
|     mem_reg_640_703_7_7          |     0.020 |
|     mem_reg_64_127_0_6           |     0.128 |
|     mem_reg_64_127_7_7           |     0.021 |
|     mem_reg_704_767_0_6          |     0.129 |
|     mem_reg_704_767_7_7          |     0.019 |
|     mem_reg_768_831_0_6          |     0.120 |
|     mem_reg_768_831_7_7          |     0.019 |
|     mem_reg_832_895_0_6          |     0.124 |
|     mem_reg_832_895_7_7          |     0.021 |
|     mem_reg_896_959_0_6          |     0.122 |
|     mem_reg_896_959_7_7          |     0.020 |
|     mem_reg_960_1023_0_6         |     0.129 |
|     mem_reg_960_1023_7_7         |     0.021 |
|   m2                             |     2.530 |
|     mem_reg_0_63_0_6             |     0.128 |
|     mem_reg_0_63_7_7             |     0.022 |
|     mem_reg_128_191_0_6          |     0.125 |
|     mem_reg_128_191_7_7          |     0.021 |
|     mem_reg_192_255_0_6          |     0.127 |
|     mem_reg_192_255_7_7          |     0.022 |
|     mem_reg_256_319_0_6          |     0.126 |
|     mem_reg_256_319_7_7          |     0.020 |
|     mem_reg_320_383_0_6          |     0.122 |
|     mem_reg_320_383_7_7          |     0.021 |
|     mem_reg_384_447_0_6          |     0.122 |
|     mem_reg_384_447_7_7          |     0.020 |
|     mem_reg_448_511_0_6          |     0.128 |
|     mem_reg_448_511_7_7          |     0.021 |
|     mem_reg_512_575_0_6          |     0.121 |
|     mem_reg_512_575_7_7          |     0.019 |
|     mem_reg_576_639_0_6          |     0.128 |
|     mem_reg_576_639_7_7          |     0.019 |
|     mem_reg_640_703_0_6          |     0.123 |
|     mem_reg_640_703_7_7          |     0.022 |
|     mem_reg_64_127_0_6           |     0.126 |
|     mem_reg_64_127_7_7           |     0.020 |
|     mem_reg_704_767_0_6          |     0.121 |
|     mem_reg_704_767_7_7          |     0.019 |
|     mem_reg_768_831_0_6          |     0.126 |
|     mem_reg_768_831_7_7          |     0.021 |
|     mem_reg_832_895_0_6          |     0.131 |
|     mem_reg_832_895_7_7          |     0.022 |
|     mem_reg_896_959_0_6          |     0.122 |
|     mem_reg_896_959_7_7          |     0.022 |
|     mem_reg_960_1023_0_6         |     0.126 |
|     mem_reg_960_1023_7_7         |     0.020 |
|   m3                             |     2.511 |
|     mem_reg_0_63_0_6             |     0.129 |
|     mem_reg_0_63_7_7             |     0.020 |
|     mem_reg_128_191_0_6          |     0.126 |
|     mem_reg_128_191_7_7          |     0.020 |
|     mem_reg_192_255_0_6          |     0.129 |
|     mem_reg_192_255_7_7          |     0.020 |
|     mem_reg_256_319_0_6          |     0.124 |
|     mem_reg_256_319_7_7          |     0.021 |
|     mem_reg_320_383_0_6          |     0.125 |
|     mem_reg_320_383_7_7          |     0.022 |
|     mem_reg_384_447_0_6          |     0.123 |
|     mem_reg_384_447_7_7          |     0.021 |
|     mem_reg_448_511_0_6          |     0.130 |
|     mem_reg_448_511_7_7          |     0.020 |
|     mem_reg_512_575_0_6          |     0.129 |
|     mem_reg_512_575_7_7          |     0.020 |
|     mem_reg_576_639_0_6          |     0.125 |
|     mem_reg_576_639_7_7          |     0.020 |
|     mem_reg_640_703_0_6          |     0.122 |
|     mem_reg_640_703_7_7          |     0.021 |
|     mem_reg_64_127_0_6           |     0.130 |
|     mem_reg_64_127_7_7           |     0.021 |
|     mem_reg_704_767_0_6          |     0.123 |
|     mem_reg_704_767_7_7          |     0.022 |
|     mem_reg_768_831_0_6          |     0.121 |
|     mem_reg_768_831_7_7          |     0.022 |
|     mem_reg_832_895_0_6          |     0.118 |
|     mem_reg_832_895_7_7          |     0.022 |
|     mem_reg_896_959_0_6          |     0.120 |
|     mem_reg_896_959_7_7          |     0.022 |
|     mem_reg_960_1023_0_6         |     0.122 |
|     mem_reg_960_1023_7_7         |     0.020 |
|   npu_core                       |     5.569 |
|     q_add8                       |     4.783 |
|       mul_1st                    |     1.035 |
|         U0                       |     1.035 |
|           i_mult                 |     1.035 |
|             gLUT.gLUT_speed.iLUT |     1.035 |
|       mul_2nd                    |     2.912 |
|         U0                       |     2.912 |
|           i_mult                 |     2.912 |
|             gLUT.gLUT_speed.iLUT |     2.912 |
|     q_mul8                       |     0.000 |
|       add_2nd                    |     0.000 |
+----------------------------------+-----------+


