Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU_tb_isim_beh.exe -prj /home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU_tb_beh.prj work.my_BCD_ALU_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU.vhd" into library work
Parsing VHDL file "/home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97408 KB
Fuse CPU Usage: 2420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity my_alu [\my_alu(32)\]
Compiling architecture behavior of entity my_bcd_alu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/csmajs/rleun005/Desktop/Lab_2/my_BCD_ALU_tb_isim_beh.exe
Fuse Memory Usage: 1195624 KB
Fuse CPU Usage: 2780 ms
GCC CPU Usage: 280 ms
