#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-notice' '-line' '+lint=all,noVCDE,noNS,noSVA-UA' '-sverilog' '-timescale=1ns/10ps' '-debug' '-o' 'system_tb.tb' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/button_parser.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/dac.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/debouncer.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/edge_detector.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/fifo.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/fixed_length_piano.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/mem_controller.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/memory.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/nco.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/piano_scale_rom.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/synchronizer.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/uart.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/uart_receiver.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/uart_transmitter.v' '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab6/src/z1top.v' 'system_tb.v' '-top' 'system_tb' 2>&1
