// Seed: 2311516353
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input tri id_4,
    output tri id_5,
    output tri0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply0 id_9
);
  assign id_5 = id_7;
  assign id_0 = -1'b0;
  wire id_11;
  wire id_12;
  assign id_0 = -1 & 1 & id_12 & 1;
  wire id_13 = id_2, id_14;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4
    , id_12,
    input uwire id_5,
    output wire id_6,
    input supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    input wire id_10
);
  wire id_13;
  nor primCall (id_9, id_12, id_2, id_10, id_7, id_4, id_13);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_9,
      id_10,
      id_10,
      id_9
  );
endmodule
