{
  "processor": "TI SuperSPARC",
  "manufacturer": "TI/Sun",
  "year": 1992,
  "source": "SuperSPARC TMS390Z50 datasheet / SPARC Architecture Manual",
  "base_architecture": "sparc",
  "base_timing_reference": "SPARC V8",
  "timing_notes": "3-issue superscalar SPARC V8 implementation. 20KB I-cache, 16KB D-cache. CPI < 1 possible due to superscalar execution.",
  "instruction_count": 18,
  "instructions": [
    {
      "mnemonic": "ADD rd,rs1,rs2",
      "opcode": "0x00",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "icc",
      "notes": "Add"
    },
    {
      "mnemonic": "SUB rd,rs1,rs2",
      "opcode": "0x04",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "icc",
      "notes": "Subtract"
    },
    {
      "mnemonic": "AND rd,rs1,rs2",
      "opcode": "0x01",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "icc",
      "notes": "AND"
    },
    {
      "mnemonic": "OR rd,rs1,rs2",
      "opcode": "0x02",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "icc",
      "notes": "OR"
    },
    {
      "mnemonic": "SLL rd,rs1,cnt",
      "opcode": "0x25",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Shift left"
    },
    {
      "mnemonic": "LD [rs1+rs2],rd",
      "opcode": "0x00",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "indexed",
      "flags_affected": "none",
      "notes": "Load word"
    },
    {
      "mnemonic": "ST rd,[rs1+rs2]",
      "opcode": "0x04",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "indexed",
      "flags_affected": "none",
      "notes": "Store word"
    },
    {
      "mnemonic": "LDD [rs1+rs2],rd",
      "opcode": "0x03",
      "bytes": 4,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "indexed",
      "flags_affected": "none",
      "notes": "Load doubleword"
    },
    {
      "mnemonic": "BA addr",
      "opcode": "0x10",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Branch always (delayed)"
    },
    {
      "mnemonic": "BEQ addr",
      "opcode": "0x01",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Branch if equal"
    },
    {
      "mnemonic": "CALL addr",
      "opcode": "0x40",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Call subroutine"
    },
    {
      "mnemonic": "JMPL addr,rd",
      "opcode": "0x38",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Jump and link"
    },
    {
      "mnemonic": "SMUL rs1,rs2,rd",
      "opcode": "0x0B",
      "bytes": 4,
      "cycles": 3,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "icc",
      "notes": "Signed multiply"
    },
    {
      "mnemonic": "SDIV rs1,rs2,rd",
      "opcode": "0x0F",
      "bytes": 4,
      "cycles": 12,
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "icc",
      "notes": "Signed divide"
    },
    {
      "mnemonic": "FADDs frs1,frs2,frd",
      "opcode": "0xC1",
      "bytes": 4,
      "cycles": 1,
      "category": "float",
      "addressing_mode": "register",
      "flags_affected": "fcc",
      "notes": "FP add single"
    },
    {
      "mnemonic": "FMULs frs1,frs2,frd",
      "opcode": "0xC9",
      "bytes": 4,
      "cycles": 3,
      "category": "float",
      "addressing_mode": "register",
      "flags_affected": "fcc",
      "notes": "FP multiply single"
    },
    {
      "mnemonic": "FDIVs frs1,frs2,frd",
      "opcode": "0xCD",
      "bytes": 4,
      "cycles": 12,
      "category": "float",
      "addressing_mode": "register",
      "flags_affected": "fcc",
      "notes": "FP divide single"
    },
    {
      "mnemonic": "NOP",
      "opcode": "0x01000000",
      "bytes": 4,
      "cycles": 1,
      "category": "nop",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "No operation"
    }
  ],
  "schema_version": "1.0"
}
