// Seed: 3434578523
`timescale 1ps / 1 ps
module module_0 (
    output id_0
    , id_2,
    input  id_1
);
  logic id_3;
  logic id_4;
  assign {1, id_1, 1, 1'h0} = 1'b0;
  assign #1 id_4 = 1;
endmodule
