# LAB 
## Overview

In this lab we designed a controller circuit for 7-segment display on FPGA .We controlled wich one of the hexadecimal character to display and on which of 8 segments of FPGA to display it on.

# CONTENT
The rtl file, constraint file, testbench file,draw.io file and readme.md files are contained in this directory