// Seed: 2487359391
`define pp_40 0
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    output reg id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output id_10,
    output logic id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input id_15,
    input logic id_16,
    output id_17,
    input id_18,
    output id_19,
    output logic id_20,
    output id_21,
    input id_22,
    input logic id_23,
    input id_24,
    output logic id_25,
    input logic id_26,
    output id_27,
    output id_28,
    input logic id_29,
    input id_30,
    input id_31,
    input logic id_32,
    input logic id_33,
    output id_34,
    input id_35,
    output id_36,
    input id_37,
    output id_38,
    input id_39
);
  type_56(
      1, id_13
  ); type_57(
      1 + 1, 1
  );
  always @(1 or posedge (id_12)) begin
    id_4 <= #1 1;
  end
  logic id_40;
endmodule
