<stg><name>gemm_Pipeline_middle</name>


<trans_list>

<trans id="3055" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %trunc_ln17_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln17_1

]]></Node>
<StgValue><ssdm name="trunc_ln17_1_read"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %p_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_read"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %tmp_258_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_258

]]></Node>
<StgValue><ssdm name="tmp_258_read"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:4 %m1_1_load_63_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_63

]]></Node>
<StgValue><ssdm name="m1_1_load_63_read"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:5 %m1_0_load_63_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_63

]]></Node>
<StgValue><ssdm name="m1_0_load_63_read"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:6 %m1_1_load_62_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_62

]]></Node>
<StgValue><ssdm name="m1_1_load_62_read"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:7 %m1_0_load_62_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_62

]]></Node>
<StgValue><ssdm name="m1_0_load_62_read"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:8 %m1_1_load_61_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_61

]]></Node>
<StgValue><ssdm name="m1_1_load_61_read"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:9 %m1_0_load_61_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_61

]]></Node>
<StgValue><ssdm name="m1_0_load_61_read"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:10 %m1_1_load_60_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_60

]]></Node>
<StgValue><ssdm name="m1_1_load_60_read"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:11 %m1_0_load_60_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_60

]]></Node>
<StgValue><ssdm name="m1_0_load_60_read"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:12 %m1_1_load_59_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_59

]]></Node>
<StgValue><ssdm name="m1_1_load_59_read"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:13 %m1_0_load_59_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_59

]]></Node>
<StgValue><ssdm name="m1_0_load_59_read"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:14 %m1_1_load_58_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_58

]]></Node>
<StgValue><ssdm name="m1_1_load_58_read"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:15 %m1_0_load_58_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_58

]]></Node>
<StgValue><ssdm name="m1_0_load_58_read"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:16 %m1_1_load_57_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_57

]]></Node>
<StgValue><ssdm name="m1_1_load_57_read"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:17 %m1_0_load_57_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_57

]]></Node>
<StgValue><ssdm name="m1_0_load_57_read"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:18 %m1_1_load_56_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_56

]]></Node>
<StgValue><ssdm name="m1_1_load_56_read"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:19 %m1_0_load_56_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_56

]]></Node>
<StgValue><ssdm name="m1_0_load_56_read"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:20 %m1_1_load_55_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_55

]]></Node>
<StgValue><ssdm name="m1_1_load_55_read"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:21 %m1_0_load_55_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_55

]]></Node>
<StgValue><ssdm name="m1_0_load_55_read"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:22 %m1_1_load_54_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_54

]]></Node>
<StgValue><ssdm name="m1_1_load_54_read"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:23 %m1_0_load_54_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_54

]]></Node>
<StgValue><ssdm name="m1_0_load_54_read"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:24 %m1_1_load_53_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_53

]]></Node>
<StgValue><ssdm name="m1_1_load_53_read"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:25 %m1_0_load_53_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_53

]]></Node>
<StgValue><ssdm name="m1_0_load_53_read"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:26 %m1_1_load_52_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_52

]]></Node>
<StgValue><ssdm name="m1_1_load_52_read"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:27 %m1_0_load_52_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_52

]]></Node>
<StgValue><ssdm name="m1_0_load_52_read"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:28 %m1_1_load_51_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_51

]]></Node>
<StgValue><ssdm name="m1_1_load_51_read"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:29 %m1_0_load_51_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_51

]]></Node>
<StgValue><ssdm name="m1_0_load_51_read"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:30 %m1_1_load_50_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_50

]]></Node>
<StgValue><ssdm name="m1_1_load_50_read"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:31 %m1_0_load_50_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_50

]]></Node>
<StgValue><ssdm name="m1_0_load_50_read"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:32 %m1_1_load_49_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_49

]]></Node>
<StgValue><ssdm name="m1_1_load_49_read"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:33 %m1_0_load_49_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_49

]]></Node>
<StgValue><ssdm name="m1_0_load_49_read"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:34 %m1_1_load_48_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_48

]]></Node>
<StgValue><ssdm name="m1_1_load_48_read"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:35 %m1_0_load_48_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_48

]]></Node>
<StgValue><ssdm name="m1_0_load_48_read"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:36 %m1_1_load_47_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_47

]]></Node>
<StgValue><ssdm name="m1_1_load_47_read"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:37 %m1_0_load_47_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_47

]]></Node>
<StgValue><ssdm name="m1_0_load_47_read"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:38 %m1_1_load_46_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_46

]]></Node>
<StgValue><ssdm name="m1_1_load_46_read"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:39 %m1_0_load_46_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_46

]]></Node>
<StgValue><ssdm name="m1_0_load_46_read"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:40 %m1_1_load_45_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_45

]]></Node>
<StgValue><ssdm name="m1_1_load_45_read"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:41 %m1_0_load_45_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_45

]]></Node>
<StgValue><ssdm name="m1_0_load_45_read"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:42 %m1_1_load_44_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_44

]]></Node>
<StgValue><ssdm name="m1_1_load_44_read"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:43 %m1_0_load_44_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_44

]]></Node>
<StgValue><ssdm name="m1_0_load_44_read"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:44 %m1_1_load_43_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_43

]]></Node>
<StgValue><ssdm name="m1_1_load_43_read"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:45 %m1_0_load_43_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_43

]]></Node>
<StgValue><ssdm name="m1_0_load_43_read"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:46 %m1_1_load_42_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_42

]]></Node>
<StgValue><ssdm name="m1_1_load_42_read"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:47 %m1_0_load_42_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_42

]]></Node>
<StgValue><ssdm name="m1_0_load_42_read"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:48 %m1_1_load_41_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_41

]]></Node>
<StgValue><ssdm name="m1_1_load_41_read"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:49 %m1_0_load_41_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_41

]]></Node>
<StgValue><ssdm name="m1_0_load_41_read"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:50 %m1_1_load_40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_40

]]></Node>
<StgValue><ssdm name="m1_1_load_40_read"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:51 %m1_0_load_40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_40

]]></Node>
<StgValue><ssdm name="m1_0_load_40_read"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:52 %m1_1_load_39_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_39

]]></Node>
<StgValue><ssdm name="m1_1_load_39_read"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:53 %m1_0_load_39_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_39

]]></Node>
<StgValue><ssdm name="m1_0_load_39_read"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:54 %m1_1_load_38_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_38

]]></Node>
<StgValue><ssdm name="m1_1_load_38_read"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:55 %m1_0_load_38_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_38

]]></Node>
<StgValue><ssdm name="m1_0_load_38_read"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:56 %m1_1_load_37_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_37

]]></Node>
<StgValue><ssdm name="m1_1_load_37_read"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:57 %m1_0_load_37_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_37

]]></Node>
<StgValue><ssdm name="m1_0_load_37_read"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:58 %m1_1_load_36_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_36

]]></Node>
<StgValue><ssdm name="m1_1_load_36_read"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:59 %m1_0_load_36_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_36

]]></Node>
<StgValue><ssdm name="m1_0_load_36_read"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:60 %m1_1_load_35_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_35

]]></Node>
<StgValue><ssdm name="m1_1_load_35_read"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:61 %m1_0_load_35_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_35

]]></Node>
<StgValue><ssdm name="m1_0_load_35_read"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:62 %m1_1_load_34_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_34

]]></Node>
<StgValue><ssdm name="m1_1_load_34_read"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:63 %m1_0_load_34_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_34

]]></Node>
<StgValue><ssdm name="m1_0_load_34_read"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:64 %m1_1_load_33_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_33

]]></Node>
<StgValue><ssdm name="m1_1_load_33_read"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:65 %m1_0_load_33_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_33

]]></Node>
<StgValue><ssdm name="m1_0_load_33_read"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:66 %m1_1_load_32_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_32

]]></Node>
<StgValue><ssdm name="m1_1_load_32_read"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:67 %m1_0_load_32_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_32

]]></Node>
<StgValue><ssdm name="m1_0_load_32_read"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:68 %m1_1_load_31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_31

]]></Node>
<StgValue><ssdm name="m1_1_load_31_read"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:69 %m1_0_load_31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_31

]]></Node>
<StgValue><ssdm name="m1_0_load_31_read"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:70 %m1_1_load_30_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_30

]]></Node>
<StgValue><ssdm name="m1_1_load_30_read"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:71 %m1_0_load_30_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_30

]]></Node>
<StgValue><ssdm name="m1_0_load_30_read"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:72 %m1_1_load_29_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_29

]]></Node>
<StgValue><ssdm name="m1_1_load_29_read"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:73 %m1_0_load_29_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_29

]]></Node>
<StgValue><ssdm name="m1_0_load_29_read"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:74 %m1_1_load_28_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_28

]]></Node>
<StgValue><ssdm name="m1_1_load_28_read"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:75 %m1_0_load_28_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_28

]]></Node>
<StgValue><ssdm name="m1_0_load_28_read"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:76 %m1_1_load_27_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_27

]]></Node>
<StgValue><ssdm name="m1_1_load_27_read"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:77 %m1_0_load_27_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_27

]]></Node>
<StgValue><ssdm name="m1_0_load_27_read"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:78 %m1_1_load_26_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_26

]]></Node>
<StgValue><ssdm name="m1_1_load_26_read"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:79 %m1_0_load_26_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_26

]]></Node>
<StgValue><ssdm name="m1_0_load_26_read"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:80 %m1_1_load_25_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_25

]]></Node>
<StgValue><ssdm name="m1_1_load_25_read"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:81 %m1_0_load_25_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_25

]]></Node>
<StgValue><ssdm name="m1_0_load_25_read"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:82 %m1_1_load_24_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_24

]]></Node>
<StgValue><ssdm name="m1_1_load_24_read"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:83 %m1_0_load_24_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_24

]]></Node>
<StgValue><ssdm name="m1_0_load_24_read"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:84 %m1_1_load_23_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_23

]]></Node>
<StgValue><ssdm name="m1_1_load_23_read"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:85 %m1_0_load_23_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_23

]]></Node>
<StgValue><ssdm name="m1_0_load_23_read"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:86 %m1_1_load_22_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_22

]]></Node>
<StgValue><ssdm name="m1_1_load_22_read"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:87 %m1_0_load_22_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_22

]]></Node>
<StgValue><ssdm name="m1_0_load_22_read"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:88 %m1_1_load_21_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_21

]]></Node>
<StgValue><ssdm name="m1_1_load_21_read"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:89 %m1_0_load_21_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_21

]]></Node>
<StgValue><ssdm name="m1_0_load_21_read"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:90 %m1_1_load_20_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_20

]]></Node>
<StgValue><ssdm name="m1_1_load_20_read"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:91 %m1_0_load_20_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_20

]]></Node>
<StgValue><ssdm name="m1_0_load_20_read"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:92 %m1_1_load_19_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_19

]]></Node>
<StgValue><ssdm name="m1_1_load_19_read"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:93 %m1_0_load_19_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_19

]]></Node>
<StgValue><ssdm name="m1_0_load_19_read"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:94 %m1_1_load_18_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_18

]]></Node>
<StgValue><ssdm name="m1_1_load_18_read"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:95 %m1_0_load_18_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_18

]]></Node>
<StgValue><ssdm name="m1_0_load_18_read"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:96 %m1_1_load_17_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_17

]]></Node>
<StgValue><ssdm name="m1_1_load_17_read"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:97 %m1_0_load_17_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_17

]]></Node>
<StgValue><ssdm name="m1_0_load_17_read"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:98 %m1_1_load_16_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_16

]]></Node>
<StgValue><ssdm name="m1_1_load_16_read"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:99 %m1_0_load_16_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_16

]]></Node>
<StgValue><ssdm name="m1_0_load_16_read"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:100 %m1_1_load_15_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_15

]]></Node>
<StgValue><ssdm name="m1_1_load_15_read"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:101 %m1_0_load_15_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_15

]]></Node>
<StgValue><ssdm name="m1_0_load_15_read"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:102 %m1_1_load_14_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_14

]]></Node>
<StgValue><ssdm name="m1_1_load_14_read"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:103 %m1_0_load_14_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_14

]]></Node>
<StgValue><ssdm name="m1_0_load_14_read"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:104 %m1_1_load_13_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_13

]]></Node>
<StgValue><ssdm name="m1_1_load_13_read"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:105 %m1_0_load_13_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_13

]]></Node>
<StgValue><ssdm name="m1_0_load_13_read"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:106 %m1_1_load_12_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_12

]]></Node>
<StgValue><ssdm name="m1_1_load_12_read"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:107 %m1_0_load_12_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_12

]]></Node>
<StgValue><ssdm name="m1_0_load_12_read"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:108 %m1_1_load_11_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_11

]]></Node>
<StgValue><ssdm name="m1_1_load_11_read"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:109 %m1_0_load_11_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_11

]]></Node>
<StgValue><ssdm name="m1_0_load_11_read"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:110 %m1_1_load_10_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_10

]]></Node>
<StgValue><ssdm name="m1_1_load_10_read"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:111 %m1_0_load_10_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_10

]]></Node>
<StgValue><ssdm name="m1_0_load_10_read"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:112 %m1_1_load_9_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_9

]]></Node>
<StgValue><ssdm name="m1_1_load_9_read"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:113 %m1_0_load_9_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_9

]]></Node>
<StgValue><ssdm name="m1_0_load_9_read"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:114 %m1_1_load_8_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_8

]]></Node>
<StgValue><ssdm name="m1_1_load_8_read"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:115 %m1_0_load_8_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_8

]]></Node>
<StgValue><ssdm name="m1_0_load_8_read"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:116 %m1_1_load_7_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_7

]]></Node>
<StgValue><ssdm name="m1_1_load_7_read"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:117 %m1_0_load_7_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_7

]]></Node>
<StgValue><ssdm name="m1_0_load_7_read"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:118 %m1_1_load_6_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_6

]]></Node>
<StgValue><ssdm name="m1_1_load_6_read"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:119 %m1_0_load_6_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_6

]]></Node>
<StgValue><ssdm name="m1_0_load_6_read"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:120 %m1_1_load_5_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_5

]]></Node>
<StgValue><ssdm name="m1_1_load_5_read"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:121 %m1_0_load_5_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_5

]]></Node>
<StgValue><ssdm name="m1_0_load_5_read"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:122 %m1_1_load_4_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_4

]]></Node>
<StgValue><ssdm name="m1_1_load_4_read"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:123 %m1_0_load_4_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_4

]]></Node>
<StgValue><ssdm name="m1_0_load_4_read"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:124 %m1_1_load_3_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_3

]]></Node>
<StgValue><ssdm name="m1_1_load_3_read"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:125 %m1_0_load_3_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_3

]]></Node>
<StgValue><ssdm name="m1_0_load_3_read"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:126 %m1_1_load_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_2

]]></Node>
<StgValue><ssdm name="m1_1_load_2_read"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:127 %m1_0_load_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_2

]]></Node>
<StgValue><ssdm name="m1_0_load_2_read"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:128 %m1_1_load_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_1

]]></Node>
<StgValue><ssdm name="m1_1_load_1_read"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:129 %m1_0_load_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_1

]]></Node>
<StgValue><ssdm name="m1_0_load_1_read"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:130 %tmp_260_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_260_read"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:131 %m1_1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load

]]></Node>
<StgValue><ssdm name="m1_1_load_read"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:132 %zext_ln14_15_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln14_15

]]></Node>
<StgValue><ssdm name="zext_ln14_15_read"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:133 %m1_0_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load

]]></Node>
<StgValue><ssdm name="m1_0_load_read"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %prod_1, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %prod_0, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_1, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_0, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:138 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:139 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln9 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln9 = br i1 %icmp_ln9, void %fpga_resource_hint.for.inc.191, void %for.inc19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:0 %zext_ln9 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1 %zext_ln9_1 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:4 %trunc_ln9 = trunc i7 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:11 %zext_ln14_2 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:12 %lshr_ln14 = lshr i128 %m1_0_load_read, i128 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="lshr_ln14"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:13 %trunc_ln14 = trunc i128 %lshr_ln14

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:14 %bitcast_ln14 = bitcast i64 %trunc_ln14

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:15 %zext_ln14_5 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:16 %lshr_ln14_1 = lshr i128 %m1_1_load_read, i128 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="lshr_ln14_1"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:17 %trunc_ln14_1 = trunc i128 %lshr_ln14_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:18 %bitcast_ln14_1 = bitcast i64 %trunc_ln14_1

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:19 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14, i64 %bitcast_ln14_1, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:20 %m2_0_addr = getelementptr i128 %m2_0, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="m2_0_addr"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:21 %m2_0_load = load i10 %m2_0_addr

]]></Node>
<StgValue><ssdm name="m2_0_load"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:35 %zext_ln14_6 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:36 %lshr_ln14_2 = lshr i128 %m1_0_load_1_read, i128 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="lshr_ln14_2"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:37 %trunc_ln14_3 = trunc i128 %lshr_ln14_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_3"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:38 %bitcast_ln14_3 = bitcast i64 %trunc_ln14_3

]]></Node>
<StgValue><ssdm name="bitcast_ln14_3"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:39 %zext_ln14_11 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:40 %lshr_ln14_3 = lshr i128 %m1_1_load_1_read, i128 %zext_ln14_11

]]></Node>
<StgValue><ssdm name="lshr_ln14_3"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:41 %trunc_ln14_4 = trunc i128 %lshr_ln14_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_4"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:42 %bitcast_ln14_4 = bitcast i64 %trunc_ln14_4

]]></Node>
<StgValue><ssdm name="bitcast_ln14_4"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:43 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_3, i64 %bitcast_ln14_4, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:44 %zext_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:45 %zext_ln14 = zext i7 %zext_ln

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:46 %m2_0_addr_1 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="m2_0_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:47 %m2_0_load_1 = load i10 %m2_0_addr_1

]]></Node>
<StgValue><ssdm name="m2_0_load_1"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:61 %zext_ln14_12 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:62 %lshr_ln14_4 = lshr i128 %m1_0_load_2_read, i128 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="lshr_ln14_4"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:63 %trunc_ln14_6 = trunc i128 %lshr_ln14_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_6"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:64 %bitcast_ln14_6 = bitcast i64 %trunc_ln14_6

]]></Node>
<StgValue><ssdm name="bitcast_ln14_6"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:65 %zext_ln14_13 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:66 %lshr_ln14_5 = lshr i128 %m1_1_load_2_read, i128 %zext_ln14_13

]]></Node>
<StgValue><ssdm name="lshr_ln14_5"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:67 %trunc_ln14_7 = trunc i128 %lshr_ln14_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_7"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:68 %bitcast_ln14_7 = bitcast i64 %trunc_ln14_7

]]></Node>
<StgValue><ssdm name="bitcast_ln14_7"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:69 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_6, i64 %bitcast_ln14_7, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:87 %zext_ln14_16 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_16"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:88 %lshr_ln14_6 = lshr i128 %m1_0_load_3_read, i128 %zext_ln14_16

]]></Node>
<StgValue><ssdm name="lshr_ln14_6"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:89 %trunc_ln14_9 = trunc i128 %lshr_ln14_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_9"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:90 %bitcast_ln14_9 = bitcast i64 %trunc_ln14_9

]]></Node>
<StgValue><ssdm name="bitcast_ln14_9"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:91 %zext_ln14_17 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_17"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:92 %lshr_ln14_7 = lshr i128 %m1_1_load_3_read, i128 %zext_ln14_17

]]></Node>
<StgValue><ssdm name="lshr_ln14_7"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:93 %trunc_ln14_10 = trunc i128 %lshr_ln14_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_10"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:94 %bitcast_ln14_10 = bitcast i64 %trunc_ln14_10

]]></Node>
<StgValue><ssdm name="bitcast_ln14_10"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:95 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_9, i64 %bitcast_ln14_10, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:114 %zext_ln14_19 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_19"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:115 %lshr_ln14_8 = lshr i128 %m1_0_load_4_read, i128 %zext_ln14_19

]]></Node>
<StgValue><ssdm name="lshr_ln14_8"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:116 %trunc_ln14_12 = trunc i128 %lshr_ln14_8

]]></Node>
<StgValue><ssdm name="trunc_ln14_12"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:436 %zext_ln14_57 = zext i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_57"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:825 %xor_ln14 = xor i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:826 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln14, i32 6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:856 %m2_1_addr = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_57

]]></Node>
<StgValue><ssdm name="m2_1_addr"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:857 %m2_1_load = load i10 %m2_1_addr

]]></Node>
<StgValue><ssdm name="m2_1_load"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:880 %zext_ln14_100 = zext i7 %xor_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_100"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:881 %m2_1_addr_1 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_100

]]></Node>
<StgValue><ssdm name="m2_1_addr_1"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:882 %m2_1_load_1 = load i10 %m2_1_addr_1

]]></Node>
<StgValue><ssdm name="m2_1_load_1"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.191:1591 %add_ln17 = add i12 %zext_ln9_1, i12 %tmp_258_read

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1597 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln17, i32 11

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1599 %br_ln17 = br i1 %tmp_95, void %arrayidx15137.case.0, void %arrayidx15137.case.1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="540" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:21 %m2_0_load = load i10 %m2_0_addr

]]></Node>
<StgValue><ssdm name="m2_0_load"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:22 %trunc_ln14_2 = trunc i128 %m2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln14_2"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:47 %m2_0_load_1 = load i10 %m2_0_addr_1

]]></Node>
<StgValue><ssdm name="m2_0_load_1"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:48 %trunc_ln14_5 = trunc i128 %m2_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_5"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:70 %zext_ln14_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:71 %zext_ln14_14 = zext i8 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_14"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:72 %m2_0_addr_2 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_14

]]></Node>
<StgValue><ssdm name="m2_0_addr_2"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:73 %m2_0_load_2 = load i10 %m2_0_addr_2

]]></Node>
<StgValue><ssdm name="m2_0_load_2"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:96 %or_ln14 = or i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:97 %sext_ln14 = sext i7 %or_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:98 %zext_ln14_18 = zext i8 %sext_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_18"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:99 %m2_0_addr_3 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_18

]]></Node>
<StgValue><ssdm name="m2_0_addr_3"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:100 %m2_0_load_3 = load i10 %m2_0_addr_3

]]></Node>
<StgValue><ssdm name="m2_0_load_3"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:117 %bitcast_ln14_12 = bitcast i64 %trunc_ln14_12

]]></Node>
<StgValue><ssdm name="bitcast_ln14_12"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:118 %zext_ln14_20 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_20"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:119 %lshr_ln14_9 = lshr i128 %m1_1_load_4_read, i128 %zext_ln14_20

]]></Node>
<StgValue><ssdm name="lshr_ln14_9"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:120 %trunc_ln14_13 = trunc i128 %lshr_ln14_9

]]></Node>
<StgValue><ssdm name="trunc_ln14_13"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:121 %bitcast_ln14_13 = bitcast i64 %trunc_ln14_13

]]></Node>
<StgValue><ssdm name="bitcast_ln14_13"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:122 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_12, i64 %bitcast_ln14_13, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:140 %zext_ln14_22 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_22"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:141 %lshr_ln14_10 = lshr i128 %m1_0_load_5_read, i128 %zext_ln14_22

]]></Node>
<StgValue><ssdm name="lshr_ln14_10"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:142 %trunc_ln14_15 = trunc i128 %lshr_ln14_10

]]></Node>
<StgValue><ssdm name="trunc_ln14_15"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:143 %bitcast_ln14_15 = bitcast i64 %trunc_ln14_15

]]></Node>
<StgValue><ssdm name="bitcast_ln14_15"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:144 %zext_ln14_23 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_23"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:145 %lshr_ln14_11 = lshr i128 %m1_1_load_5_read, i128 %zext_ln14_23

]]></Node>
<StgValue><ssdm name="lshr_ln14_11"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:146 %trunc_ln14_16 = trunc i128 %lshr_ln14_11

]]></Node>
<StgValue><ssdm name="trunc_ln14_16"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:147 %bitcast_ln14_16 = bitcast i64 %trunc_ln14_16

]]></Node>
<StgValue><ssdm name="bitcast_ln14_16"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:148 %tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_15, i64 %bitcast_ln14_16, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:166 %zext_ln14_25 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_25"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:167 %lshr_ln14_12 = lshr i128 %m1_0_load_6_read, i128 %zext_ln14_25

]]></Node>
<StgValue><ssdm name="lshr_ln14_12"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:168 %trunc_ln14_18 = trunc i128 %lshr_ln14_12

]]></Node>
<StgValue><ssdm name="trunc_ln14_18"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:169 %bitcast_ln14_18 = bitcast i64 %trunc_ln14_18

]]></Node>
<StgValue><ssdm name="bitcast_ln14_18"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:170 %zext_ln14_26 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_26"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:171 %lshr_ln14_13 = lshr i128 %m1_1_load_6_read, i128 %zext_ln14_26

]]></Node>
<StgValue><ssdm name="lshr_ln14_13"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:172 %trunc_ln14_19 = trunc i128 %lshr_ln14_13

]]></Node>
<StgValue><ssdm name="trunc_ln14_19"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:173 %bitcast_ln14_19 = bitcast i64 %trunc_ln14_19

]]></Node>
<StgValue><ssdm name="bitcast_ln14_19"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:174 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_18, i64 %bitcast_ln14_19, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:192 %zext_ln14_28 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_28"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:193 %lshr_ln14_14 = lshr i128 %m1_0_load_7_read, i128 %zext_ln14_28

]]></Node>
<StgValue><ssdm name="lshr_ln14_14"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:194 %trunc_ln14_21 = trunc i128 %lshr_ln14_14

]]></Node>
<StgValue><ssdm name="trunc_ln14_21"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:195 %bitcast_ln14_21 = bitcast i64 %trunc_ln14_21

]]></Node>
<StgValue><ssdm name="bitcast_ln14_21"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:196 %zext_ln14_29 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_29"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:197 %lshr_ln14_15 = lshr i128 %m1_1_load_7_read, i128 %zext_ln14_29

]]></Node>
<StgValue><ssdm name="lshr_ln14_15"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:198 %trunc_ln14_22 = trunc i128 %lshr_ln14_15

]]></Node>
<StgValue><ssdm name="trunc_ln14_22"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:199 %bitcast_ln14_22 = bitcast i64 %trunc_ln14_22

]]></Node>
<StgValue><ssdm name="bitcast_ln14_22"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:200 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_21, i64 %bitcast_ln14_22, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:218 %zext_ln14_31 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_31"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:219 %lshr_ln14_16 = lshr i128 %m1_0_load_8_read, i128 %zext_ln14_31

]]></Node>
<StgValue><ssdm name="lshr_ln14_16"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:220 %trunc_ln14_24 = trunc i128 %lshr_ln14_16

]]></Node>
<StgValue><ssdm name="trunc_ln14_24"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:221 %bitcast_ln14_24 = bitcast i64 %trunc_ln14_24

]]></Node>
<StgValue><ssdm name="bitcast_ln14_24"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:222 %zext_ln14_32 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_32"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:223 %lshr_ln14_17 = lshr i128 %m1_1_load_8_read, i128 %zext_ln14_32

]]></Node>
<StgValue><ssdm name="lshr_ln14_17"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:224 %trunc_ln14_25 = trunc i128 %lshr_ln14_17

]]></Node>
<StgValue><ssdm name="trunc_ln14_25"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:225 %bitcast_ln14_25 = bitcast i64 %trunc_ln14_25

]]></Node>
<StgValue><ssdm name="bitcast_ln14_25"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:226 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_24, i64 %bitcast_ln14_25, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:461 %xor_ln14_1 = xor i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln14_1"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:487 %zext_ln14_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:488 %zext_ln14_63 = zext i8 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="zext_ln14_63"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:513 %sext_ln14_7 = sext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_7"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:514 %zext_ln14_66 = zext i8 %sext_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln14_66"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:857 %m2_1_load = load i10 %m2_1_addr

]]></Node>
<StgValue><ssdm name="m2_1_load"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:858 %trunc_ln14_83 = trunc i128 %m2_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln14_83"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:882 %m2_1_load_1 = load i10 %m2_1_addr_1

]]></Node>
<StgValue><ssdm name="m2_1_load_1"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:883 %trunc_ln14_86 = trunc i128 %m2_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_86"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:905 %m2_1_addr_2 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_63

]]></Node>
<StgValue><ssdm name="m2_1_addr_2"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:906 %m2_1_load_2 = load i10 %m2_1_addr_2

]]></Node>
<StgValue><ssdm name="m2_1_load_2"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:929 %m2_1_addr_3 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_66

]]></Node>
<StgValue><ssdm name="m2_1_addr_3"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:930 %m2_1_load_3 = load i10 %m2_1_addr_3

]]></Node>
<StgValue><ssdm name="m2_1_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:2 %zext_ln9_2 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:23 %bitcast_ln14_2 = bitcast i64 %trunc_ln14_2

]]></Node>
<StgValue><ssdm name="bitcast_ln14_2"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:49 %bitcast_ln14_5 = bitcast i64 %trunc_ln14_5

]]></Node>
<StgValue><ssdm name="bitcast_ln14_5"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:73 %m2_0_load_2 = load i10 %m2_0_addr_2

]]></Node>
<StgValue><ssdm name="m2_0_load_2"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:74 %trunc_ln14_8 = trunc i128 %m2_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_8"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:100 %m2_0_load_3 = load i10 %m2_0_addr_3

]]></Node>
<StgValue><ssdm name="m2_0_load_3"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:101 %trunc_ln14_11 = trunc i128 %m2_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_11"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:123 %zext_ln14_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:124 %zext_ln14_21 = zext i9 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14_21"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:125 %m2_0_addr_4 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_21

]]></Node>
<StgValue><ssdm name="m2_0_addr_4"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:126 %m2_0_load_4 = load i10 %m2_0_addr_4

]]></Node>
<StgValue><ssdm name="m2_0_load_4"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:149 %zext_ln14_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:150 %zext_ln14_24 = zext i9 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_24"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:151 %m2_0_addr_5 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_24

]]></Node>
<StgValue><ssdm name="m2_0_addr_5"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:152 %m2_0_load_5 = load i10 %m2_0_addr_5

]]></Node>
<StgValue><ssdm name="m2_0_load_5"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:244 %zext_ln14_34 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_34"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:245 %lshr_ln14_18 = lshr i128 %m1_0_load_9_read, i128 %zext_ln14_34

]]></Node>
<StgValue><ssdm name="lshr_ln14_18"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:246 %trunc_ln14_27 = trunc i128 %lshr_ln14_18

]]></Node>
<StgValue><ssdm name="trunc_ln14_27"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:247 %bitcast_ln14_27 = bitcast i64 %trunc_ln14_27

]]></Node>
<StgValue><ssdm name="bitcast_ln14_27"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:248 %zext_ln14_35 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_35"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:249 %lshr_ln14_19 = lshr i128 %m1_1_load_9_read, i128 %zext_ln14_35

]]></Node>
<StgValue><ssdm name="lshr_ln14_19"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:250 %trunc_ln14_28 = trunc i128 %lshr_ln14_19

]]></Node>
<StgValue><ssdm name="trunc_ln14_28"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:251 %bitcast_ln14_28 = bitcast i64 %trunc_ln14_28

]]></Node>
<StgValue><ssdm name="bitcast_ln14_28"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:252 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_27, i64 %bitcast_ln14_28, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:270 %zext_ln14_37 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_37"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:271 %lshr_ln14_20 = lshr i128 %m1_0_load_10_read, i128 %zext_ln14_37

]]></Node>
<StgValue><ssdm name="lshr_ln14_20"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:272 %trunc_ln14_30 = trunc i128 %lshr_ln14_20

]]></Node>
<StgValue><ssdm name="trunc_ln14_30"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:273 %bitcast_ln14_30 = bitcast i64 %trunc_ln14_30

]]></Node>
<StgValue><ssdm name="bitcast_ln14_30"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:274 %zext_ln14_38 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_38"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:275 %lshr_ln14_21 = lshr i128 %m1_1_load_10_read, i128 %zext_ln14_38

]]></Node>
<StgValue><ssdm name="lshr_ln14_21"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:276 %trunc_ln14_31 = trunc i128 %lshr_ln14_21

]]></Node>
<StgValue><ssdm name="trunc_ln14_31"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:277 %bitcast_ln14_31 = bitcast i64 %trunc_ln14_31

]]></Node>
<StgValue><ssdm name="bitcast_ln14_31"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:278 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_30, i64 %bitcast_ln14_31, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:296 %zext_ln14_40 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_40"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:297 %lshr_ln14_22 = lshr i128 %m1_0_load_11_read, i128 %zext_ln14_40

]]></Node>
<StgValue><ssdm name="lshr_ln14_22"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:298 %trunc_ln14_33 = trunc i128 %lshr_ln14_22

]]></Node>
<StgValue><ssdm name="trunc_ln14_33"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:299 %bitcast_ln14_33 = bitcast i64 %trunc_ln14_33

]]></Node>
<StgValue><ssdm name="bitcast_ln14_33"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:300 %zext_ln14_41 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_41"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:301 %lshr_ln14_23 = lshr i128 %m1_1_load_11_read, i128 %zext_ln14_41

]]></Node>
<StgValue><ssdm name="lshr_ln14_23"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:302 %trunc_ln14_34 = trunc i128 %lshr_ln14_23

]]></Node>
<StgValue><ssdm name="trunc_ln14_34"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:303 %bitcast_ln14_34 = bitcast i64 %trunc_ln14_34

]]></Node>
<StgValue><ssdm name="bitcast_ln14_34"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:304 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_33, i64 %bitcast_ln14_34, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:322 %zext_ln14_43 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_43"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:323 %lshr_ln14_24 = lshr i128 %m1_0_load_12_read, i128 %zext_ln14_43

]]></Node>
<StgValue><ssdm name="lshr_ln14_24"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:324 %trunc_ln14_36 = trunc i128 %lshr_ln14_24

]]></Node>
<StgValue><ssdm name="trunc_ln14_36"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:325 %bitcast_ln14_36 = bitcast i64 %trunc_ln14_36

]]></Node>
<StgValue><ssdm name="bitcast_ln14_36"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:326 %zext_ln14_44 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_44"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:327 %lshr_ln14_25 = lshr i128 %m1_1_load_12_read, i128 %zext_ln14_44

]]></Node>
<StgValue><ssdm name="lshr_ln14_25"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:328 %trunc_ln14_37 = trunc i128 %lshr_ln14_25

]]></Node>
<StgValue><ssdm name="trunc_ln14_37"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:329 %bitcast_ln14_37 = bitcast i64 %trunc_ln14_37

]]></Node>
<StgValue><ssdm name="bitcast_ln14_37"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:330 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_36, i64 %bitcast_ln14_37, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:348 %zext_ln14_46 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_46"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:349 %lshr_ln14_26 = lshr i128 %m1_0_load_13_read, i128 %zext_ln14_46

]]></Node>
<StgValue><ssdm name="lshr_ln14_26"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:350 %trunc_ln14_39 = trunc i128 %lshr_ln14_26

]]></Node>
<StgValue><ssdm name="trunc_ln14_39"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:539 %zext_ln14_69 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_69"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:540 %zext_ln14_70 = zext i9 %zext_ln14_69

]]></Node>
<StgValue><ssdm name="zext_ln14_70"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:565 %add_ln14 = add i9 %zext_ln9_2, i9 320

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:566 %zext_ln14_73 = zext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_73"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:906 %m2_1_load_2 = load i10 %m2_1_addr_2

]]></Node>
<StgValue><ssdm name="m2_1_load_2"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:907 %trunc_ln14_89 = trunc i128 %m2_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_89"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:930 %m2_1_load_3 = load i10 %m2_1_addr_3

]]></Node>
<StgValue><ssdm name="m2_1_load_3"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:931 %trunc_ln14_92 = trunc i128 %m2_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_92"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:953 %m2_1_addr_4 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_70

]]></Node>
<StgValue><ssdm name="m2_1_addr_4"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:954 %m2_1_load_4 = load i10 %m2_1_addr_4

]]></Node>
<StgValue><ssdm name="m2_1_load_4"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:977 %m2_1_addr_5 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_73

]]></Node>
<StgValue><ssdm name="m2_1_addr_5"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:978 %m2_1_load_5 = load i10 %m2_1_addr_5

]]></Node>
<StgValue><ssdm name="m2_1_load_5"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1291 %tmp_68 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1313 %tmp_70 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="678" st_id="4" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:75 %bitcast_ln14_8 = bitcast i64 %trunc_ln14_8

]]></Node>
<StgValue><ssdm name="bitcast_ln14_8"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:102 %bitcast_ln14_11 = bitcast i64 %trunc_ln14_11

]]></Node>
<StgValue><ssdm name="bitcast_ln14_11"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:126 %m2_0_load_4 = load i10 %m2_0_addr_4

]]></Node>
<StgValue><ssdm name="m2_0_load_4"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:127 %trunc_ln14_14 = trunc i128 %m2_0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_14"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:152 %m2_0_load_5 = load i10 %m2_0_addr_5

]]></Node>
<StgValue><ssdm name="m2_0_load_5"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:153 %trunc_ln14_17 = trunc i128 %m2_0_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_17"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:175 %sext_ln14_1 = sext i8 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:176 %zext_ln14_27 = zext i9 %sext_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_27"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:177 %m2_0_addr_6 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_27

]]></Node>
<StgValue><ssdm name="m2_0_addr_6"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:178 %m2_0_load_6 = load i10 %m2_0_addr_6

]]></Node>
<StgValue><ssdm name="m2_0_load_6"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:201 %sext_ln14_2 = sext i7 %or_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_2"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:202 %zext_ln14_30 = zext i9 %sext_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_30"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:203 %m2_0_addr_7 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_30

]]></Node>
<StgValue><ssdm name="m2_0_addr_7"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:204 %m2_0_load_7 = load i10 %m2_0_addr_7

]]></Node>
<StgValue><ssdm name="m2_0_load_7"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:351 %bitcast_ln14_39 = bitcast i64 %trunc_ln14_39

]]></Node>
<StgValue><ssdm name="bitcast_ln14_39"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:352 %zext_ln14_47 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_47"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:353 %lshr_ln14_27 = lshr i128 %m1_1_load_13_read, i128 %zext_ln14_47

]]></Node>
<StgValue><ssdm name="lshr_ln14_27"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:354 %trunc_ln14_40 = trunc i128 %lshr_ln14_27

]]></Node>
<StgValue><ssdm name="trunc_ln14_40"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:355 %bitcast_ln14_40 = bitcast i64 %trunc_ln14_40

]]></Node>
<StgValue><ssdm name="bitcast_ln14_40"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:356 %tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_39, i64 %bitcast_ln14_40, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:375 %zext_ln14_49 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_49"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:376 %lshr_ln14_28 = lshr i128 %m1_0_load_14_read, i128 %zext_ln14_49

]]></Node>
<StgValue><ssdm name="lshr_ln14_28"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:377 %trunc_ln14_42 = trunc i128 %lshr_ln14_28

]]></Node>
<StgValue><ssdm name="trunc_ln14_42"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:378 %bitcast_ln14_42 = bitcast i64 %trunc_ln14_42

]]></Node>
<StgValue><ssdm name="bitcast_ln14_42"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:379 %zext_ln14_50 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_50"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:380 %lshr_ln14_29 = lshr i128 %m1_1_load_14_read, i128 %zext_ln14_50

]]></Node>
<StgValue><ssdm name="lshr_ln14_29"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:381 %trunc_ln14_43 = trunc i128 %lshr_ln14_29

]]></Node>
<StgValue><ssdm name="trunc_ln14_43"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:382 %bitcast_ln14_43 = bitcast i64 %trunc_ln14_43

]]></Node>
<StgValue><ssdm name="bitcast_ln14_43"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:383 %tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_42, i64 %bitcast_ln14_43, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:401 %zext_ln14_52 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_52"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:402 %lshr_ln14_30 = lshr i128 %m1_0_load_15_read, i128 %zext_ln14_52

]]></Node>
<StgValue><ssdm name="lshr_ln14_30"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:403 %trunc_ln14_45 = trunc i128 %lshr_ln14_30

]]></Node>
<StgValue><ssdm name="trunc_ln14_45"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:404 %bitcast_ln14_45 = bitcast i64 %trunc_ln14_45

]]></Node>
<StgValue><ssdm name="bitcast_ln14_45"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:405 %zext_ln14_53 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_53"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:406 %lshr_ln14_31 = lshr i128 %m1_1_load_15_read, i128 %zext_ln14_53

]]></Node>
<StgValue><ssdm name="lshr_ln14_31"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:407 %trunc_ln14_46 = trunc i128 %lshr_ln14_31

]]></Node>
<StgValue><ssdm name="trunc_ln14_46"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:408 %bitcast_ln14_46 = bitcast i64 %trunc_ln14_46

]]></Node>
<StgValue><ssdm name="bitcast_ln14_46"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:409 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_45, i64 %bitcast_ln14_46, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:427 %zext_ln14_55 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_55"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:428 %lshr_ln14_32 = lshr i128 %m1_0_load_16_read, i128 %zext_ln14_55

]]></Node>
<StgValue><ssdm name="lshr_ln14_32"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:429 %trunc_ln14_48 = trunc i128 %lshr_ln14_32

]]></Node>
<StgValue><ssdm name="trunc_ln14_48"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:430 %bitcast_ln14_48 = bitcast i64 %trunc_ln14_48

]]></Node>
<StgValue><ssdm name="bitcast_ln14_48"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:431 %zext_ln14_56 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_56"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:432 %lshr_ln14_33 = lshr i128 %m1_1_load_16_read, i128 %zext_ln14_56

]]></Node>
<StgValue><ssdm name="lshr_ln14_33"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:433 %trunc_ln14_49 = trunc i128 %lshr_ln14_33

]]></Node>
<StgValue><ssdm name="trunc_ln14_49"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:434 %bitcast_ln14_49 = bitcast i64 %trunc_ln14_49

]]></Node>
<StgValue><ssdm name="bitcast_ln14_49"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:435 %tmp_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_48, i64 %bitcast_ln14_49, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:452 %zext_ln14_58 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_58"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:453 %lshr_ln14_34 = lshr i128 %m1_0_load_17_read, i128 %zext_ln14_58

]]></Node>
<StgValue><ssdm name="lshr_ln14_34"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:454 %trunc_ln14_50 = trunc i128 %lshr_ln14_34

]]></Node>
<StgValue><ssdm name="trunc_ln14_50"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:455 %bitcast_ln14_51 = bitcast i64 %trunc_ln14_50

]]></Node>
<StgValue><ssdm name="bitcast_ln14_51"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:456 %zext_ln14_59 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_59"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:457 %lshr_ln14_35 = lshr i128 %m1_1_load_17_read, i128 %zext_ln14_59

]]></Node>
<StgValue><ssdm name="lshr_ln14_35"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:458 %trunc_ln14_51 = trunc i128 %lshr_ln14_35

]]></Node>
<StgValue><ssdm name="trunc_ln14_51"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:459 %bitcast_ln14_52 = bitcast i64 %trunc_ln14_51

]]></Node>
<StgValue><ssdm name="bitcast_ln14_52"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:460 %tmp_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_51, i64 %bitcast_ln14_52, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:591 %sext_ln14_8 = sext i8 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="sext_ln14_8"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:592 %zext_ln14_76 = zext i9 %sext_ln14_8

]]></Node>
<StgValue><ssdm name="zext_ln14_76"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:617 %sext_ln14_9 = sext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_9"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:618 %zext_ln14_79 = zext i9 %sext_ln14_9

]]></Node>
<StgValue><ssdm name="zext_ln14_79"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:954 %m2_1_load_4 = load i10 %m2_1_addr_4

]]></Node>
<StgValue><ssdm name="m2_1_load_4"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:955 %trunc_ln14_95 = trunc i128 %m2_1_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_95"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:978 %m2_1_load_5 = load i10 %m2_1_addr_5

]]></Node>
<StgValue><ssdm name="m2_1_load_5"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:979 %trunc_ln14_98 = trunc i128 %m2_1_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_98"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1001 %m2_1_addr_6 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_76

]]></Node>
<StgValue><ssdm name="m2_1_addr_6"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1002 %m2_1_load_6 = load i10 %m2_1_addr_6

]]></Node>
<StgValue><ssdm name="m2_1_load_6"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1025 %m2_1_addr_7 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_79

]]></Node>
<StgValue><ssdm name="m2_1_addr_7"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1026 %m2_1_load_7 = load i10 %m2_1_addr_7

]]></Node>
<StgValue><ssdm name="m2_1_load_7"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1335 %tmp_72 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1357 %tmp_74 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_5, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:3 %zext_ln9_3 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:128 %bitcast_ln14_14 = bitcast i64 %trunc_ln14_14

]]></Node>
<StgValue><ssdm name="bitcast_ln14_14"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:154 %bitcast_ln14_17 = bitcast i64 %trunc_ln14_17

]]></Node>
<StgValue><ssdm name="bitcast_ln14_17"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:178 %m2_0_load_6 = load i10 %m2_0_addr_6

]]></Node>
<StgValue><ssdm name="m2_0_load_6"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:179 %trunc_ln14_20 = trunc i128 %m2_0_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_20"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:204 %m2_0_load_7 = load i10 %m2_0_addr_7

]]></Node>
<StgValue><ssdm name="m2_0_load_7"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:205 %trunc_ln14_23 = trunc i128 %m2_0_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_23"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:227 %zext_ln14_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:228 %zext_ln14_33 = zext i10 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln14_33"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:229 %m2_0_addr_8 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_33

]]></Node>
<StgValue><ssdm name="m2_0_addr_8"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:230 %m2_0_load_8 = load i10 %m2_0_addr_8

]]></Node>
<StgValue><ssdm name="m2_0_load_8"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:253 %zext_ln14_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:254 %zext_ln14_36 = zext i10 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="zext_ln14_36"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:255 %m2_0_addr_9 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_36

]]></Node>
<StgValue><ssdm name="m2_0_addr_9"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:256 %m2_0_load_9 = load i10 %m2_0_addr_9

]]></Node>
<StgValue><ssdm name="m2_0_load_9"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:478 %zext_ln14_61 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_61"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:479 %lshr_ln14_36 = lshr i128 %m1_0_load_18_read, i128 %zext_ln14_61

]]></Node>
<StgValue><ssdm name="lshr_ln14_36"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:480 %trunc_ln14_52 = trunc i128 %lshr_ln14_36

]]></Node>
<StgValue><ssdm name="trunc_ln14_52"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:481 %bitcast_ln14_54 = bitcast i64 %trunc_ln14_52

]]></Node>
<StgValue><ssdm name="bitcast_ln14_54"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:482 %zext_ln14_62 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_62"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:483 %lshr_ln14_37 = lshr i128 %m1_1_load_18_read, i128 %zext_ln14_62

]]></Node>
<StgValue><ssdm name="lshr_ln14_37"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:484 %trunc_ln14_53 = trunc i128 %lshr_ln14_37

]]></Node>
<StgValue><ssdm name="trunc_ln14_53"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:485 %bitcast_ln14_55 = bitcast i64 %trunc_ln14_53

]]></Node>
<StgValue><ssdm name="bitcast_ln14_55"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:486 %tmp_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_54, i64 %bitcast_ln14_55, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:504 %zext_ln14_64 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_64"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:505 %lshr_ln14_38 = lshr i128 %m1_0_load_19_read, i128 %zext_ln14_64

]]></Node>
<StgValue><ssdm name="lshr_ln14_38"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:506 %trunc_ln14_54 = trunc i128 %lshr_ln14_38

]]></Node>
<StgValue><ssdm name="trunc_ln14_54"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:507 %bitcast_ln14_57 = bitcast i64 %trunc_ln14_54

]]></Node>
<StgValue><ssdm name="bitcast_ln14_57"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:508 %zext_ln14_65 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_65"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:509 %lshr_ln14_39 = lshr i128 %m1_1_load_19_read, i128 %zext_ln14_65

]]></Node>
<StgValue><ssdm name="lshr_ln14_39"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:510 %trunc_ln14_55 = trunc i128 %lshr_ln14_39

]]></Node>
<StgValue><ssdm name="trunc_ln14_55"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:511 %bitcast_ln14_58 = bitcast i64 %trunc_ln14_55

]]></Node>
<StgValue><ssdm name="bitcast_ln14_58"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:512 %tmp_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_57, i64 %bitcast_ln14_58, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:530 %zext_ln14_67 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_67"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:531 %lshr_ln14_40 = lshr i128 %m1_0_load_20_read, i128 %zext_ln14_67

]]></Node>
<StgValue><ssdm name="lshr_ln14_40"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:532 %trunc_ln14_56 = trunc i128 %lshr_ln14_40

]]></Node>
<StgValue><ssdm name="trunc_ln14_56"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:533 %bitcast_ln14_60 = bitcast i64 %trunc_ln14_56

]]></Node>
<StgValue><ssdm name="bitcast_ln14_60"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:534 %zext_ln14_68 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_68"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:535 %lshr_ln14_41 = lshr i128 %m1_1_load_20_read, i128 %zext_ln14_68

]]></Node>
<StgValue><ssdm name="lshr_ln14_41"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:536 %trunc_ln14_57 = trunc i128 %lshr_ln14_41

]]></Node>
<StgValue><ssdm name="trunc_ln14_57"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:537 %bitcast_ln14_61 = bitcast i64 %trunc_ln14_57

]]></Node>
<StgValue><ssdm name="bitcast_ln14_61"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:538 %tmp_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_60, i64 %bitcast_ln14_61, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:556 %zext_ln14_71 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_71"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:557 %lshr_ln14_42 = lshr i128 %m1_0_load_21_read, i128 %zext_ln14_71

]]></Node>
<StgValue><ssdm name="lshr_ln14_42"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:558 %trunc_ln14_58 = trunc i128 %lshr_ln14_42

]]></Node>
<StgValue><ssdm name="trunc_ln14_58"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:559 %bitcast_ln14_63 = bitcast i64 %trunc_ln14_58

]]></Node>
<StgValue><ssdm name="bitcast_ln14_63"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:560 %zext_ln14_72 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_72"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:561 %lshr_ln14_43 = lshr i128 %m1_1_load_21_read, i128 %zext_ln14_72

]]></Node>
<StgValue><ssdm name="lshr_ln14_43"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:562 %trunc_ln14_59 = trunc i128 %lshr_ln14_43

]]></Node>
<StgValue><ssdm name="trunc_ln14_59"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:563 %bitcast_ln14_64 = bitcast i64 %trunc_ln14_59

]]></Node>
<StgValue><ssdm name="bitcast_ln14_64"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:564 %tmp_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_63, i64 %bitcast_ln14_64, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:582 %zext_ln14_74 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_74"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:583 %lshr_ln14_44 = lshr i128 %m1_0_load_22_read, i128 %zext_ln14_74

]]></Node>
<StgValue><ssdm name="lshr_ln14_44"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:584 %trunc_ln14_60 = trunc i128 %lshr_ln14_44

]]></Node>
<StgValue><ssdm name="trunc_ln14_60"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:643 %zext_ln14_88_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_88_cast"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:644 %zext_ln14_82 = zext i10 %zext_ln14_88_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_82"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:669 %add_ln14_1 = add i10 %zext_ln9_3, i10 576

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:670 %zext_ln14_85 = zext i10 %add_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_85"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1002 %m2_1_load_6 = load i10 %m2_1_addr_6

]]></Node>
<StgValue><ssdm name="m2_1_load_6"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1003 %trunc_ln14_101 = trunc i128 %m2_1_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_101"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1026 %m2_1_load_7 = load i10 %m2_1_addr_7

]]></Node>
<StgValue><ssdm name="m2_1_load_7"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1027 %trunc_ln14_104 = trunc i128 %m2_1_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_104"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1049 %m2_1_addr_8 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_82

]]></Node>
<StgValue><ssdm name="m2_1_addr_8"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1050 %m2_1_load_8 = load i10 %m2_1_addr_8

]]></Node>
<StgValue><ssdm name="m2_1_load_8"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1073 %m2_1_addr_9 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_85

]]></Node>
<StgValue><ssdm name="m2_1_addr_9"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1074 %m2_1_load_9 = load i10 %m2_1_addr_9

]]></Node>
<StgValue><ssdm name="m2_1_load_9"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1379 %tmp_76 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1401 %tmp_78 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="826" st_id="6" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:180 %bitcast_ln14_20 = bitcast i64 %trunc_ln14_20

]]></Node>
<StgValue><ssdm name="bitcast_ln14_20"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:206 %bitcast_ln14_23 = bitcast i64 %trunc_ln14_23

]]></Node>
<StgValue><ssdm name="bitcast_ln14_23"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:230 %m2_0_load_8 = load i10 %m2_0_addr_8

]]></Node>
<StgValue><ssdm name="m2_0_load_8"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:231 %trunc_ln14_26 = trunc i128 %m2_0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln14_26"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:256 %m2_0_load_9 = load i10 %m2_0_addr_9

]]></Node>
<StgValue><ssdm name="m2_0_load_9"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:257 %trunc_ln14_29 = trunc i128 %m2_0_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln14_29"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:279 %zext_ln14_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:280 %zext_ln14_39 = zext i10 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="zext_ln14_39"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:281 %m2_0_addr_10 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_39

]]></Node>
<StgValue><ssdm name="m2_0_addr_10"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:282 %m2_0_load_10 = load i10 %m2_0_addr_10

]]></Node>
<StgValue><ssdm name="m2_0_load_10"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:305 %zext_ln14_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_s"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:306 %zext_ln14_42 = zext i10 %zext_ln14_s

]]></Node>
<StgValue><ssdm name="zext_ln14_42"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:307 %m2_0_addr_11 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_42

]]></Node>
<StgValue><ssdm name="m2_0_addr_11"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:308 %m2_0_load_11 = load i10 %m2_0_addr_11

]]></Node>
<StgValue><ssdm name="m2_0_load_11"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:585 %bitcast_ln14_66 = bitcast i64 %trunc_ln14_60

]]></Node>
<StgValue><ssdm name="bitcast_ln14_66"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:586 %zext_ln14_75 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_75"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:587 %lshr_ln14_45 = lshr i128 %m1_1_load_22_read, i128 %zext_ln14_75

]]></Node>
<StgValue><ssdm name="lshr_ln14_45"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:588 %trunc_ln14_61 = trunc i128 %lshr_ln14_45

]]></Node>
<StgValue><ssdm name="trunc_ln14_61"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:589 %bitcast_ln14_67 = bitcast i64 %trunc_ln14_61

]]></Node>
<StgValue><ssdm name="bitcast_ln14_67"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:590 %tmp_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_66, i64 %bitcast_ln14_67, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:608 %zext_ln14_77 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_77"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:609 %lshr_ln14_46 = lshr i128 %m1_0_load_23_read, i128 %zext_ln14_77

]]></Node>
<StgValue><ssdm name="lshr_ln14_46"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:610 %trunc_ln14_62 = trunc i128 %lshr_ln14_46

]]></Node>
<StgValue><ssdm name="trunc_ln14_62"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:611 %bitcast_ln14_69 = bitcast i64 %trunc_ln14_62

]]></Node>
<StgValue><ssdm name="bitcast_ln14_69"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:612 %zext_ln14_78 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_78"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:613 %lshr_ln14_47 = lshr i128 %m1_1_load_23_read, i128 %zext_ln14_78

]]></Node>
<StgValue><ssdm name="lshr_ln14_47"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:614 %trunc_ln14_63 = trunc i128 %lshr_ln14_47

]]></Node>
<StgValue><ssdm name="trunc_ln14_63"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:615 %bitcast_ln14_70 = bitcast i64 %trunc_ln14_63

]]></Node>
<StgValue><ssdm name="bitcast_ln14_70"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:616 %tmp_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_69, i64 %bitcast_ln14_70, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:634 %zext_ln14_80 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_80"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:635 %lshr_ln14_48 = lshr i128 %m1_0_load_24_read, i128 %zext_ln14_80

]]></Node>
<StgValue><ssdm name="lshr_ln14_48"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:636 %trunc_ln14_64 = trunc i128 %lshr_ln14_48

]]></Node>
<StgValue><ssdm name="trunc_ln14_64"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:637 %bitcast_ln14_72 = bitcast i64 %trunc_ln14_64

]]></Node>
<StgValue><ssdm name="bitcast_ln14_72"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:638 %zext_ln14_81 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_81"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:639 %lshr_ln14_49 = lshr i128 %m1_1_load_24_read, i128 %zext_ln14_81

]]></Node>
<StgValue><ssdm name="lshr_ln14_49"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:640 %trunc_ln14_65 = trunc i128 %lshr_ln14_49

]]></Node>
<StgValue><ssdm name="trunc_ln14_65"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:641 %bitcast_ln14_73 = bitcast i64 %trunc_ln14_65

]]></Node>
<StgValue><ssdm name="bitcast_ln14_73"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:642 %tmp_32 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_72, i64 %bitcast_ln14_73, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:660 %zext_ln14_83 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_83"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:661 %lshr_ln14_50 = lshr i128 %m1_0_load_25_read, i128 %zext_ln14_83

]]></Node>
<StgValue><ssdm name="lshr_ln14_50"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:662 %trunc_ln14_66 = trunc i128 %lshr_ln14_50

]]></Node>
<StgValue><ssdm name="trunc_ln14_66"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:663 %bitcast_ln14_75 = bitcast i64 %trunc_ln14_66

]]></Node>
<StgValue><ssdm name="bitcast_ln14_75"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:664 %zext_ln14_84 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_84"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:665 %lshr_ln14_51 = lshr i128 %m1_1_load_25_read, i128 %zext_ln14_84

]]></Node>
<StgValue><ssdm name="lshr_ln14_51"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:666 %trunc_ln14_67 = trunc i128 %lshr_ln14_51

]]></Node>
<StgValue><ssdm name="trunc_ln14_67"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:667 %bitcast_ln14_76 = bitcast i64 %trunc_ln14_67

]]></Node>
<StgValue><ssdm name="bitcast_ln14_76"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:668 %tmp_34 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_75, i64 %bitcast_ln14_76, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:686 %zext_ln14_86 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_86"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:687 %lshr_ln14_52 = lshr i128 %m1_0_load_26_read, i128 %zext_ln14_86

]]></Node>
<StgValue><ssdm name="lshr_ln14_52"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:688 %trunc_ln14_68 = trunc i128 %lshr_ln14_52

]]></Node>
<StgValue><ssdm name="trunc_ln14_68"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:689 %bitcast_ln14_78 = bitcast i64 %trunc_ln14_68

]]></Node>
<StgValue><ssdm name="bitcast_ln14_78"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:690 %zext_ln14_87 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_87"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:691 %lshr_ln14_53 = lshr i128 %m1_1_load_26_read, i128 %zext_ln14_87

]]></Node>
<StgValue><ssdm name="lshr_ln14_53"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:692 %trunc_ln14_69 = trunc i128 %lshr_ln14_53

]]></Node>
<StgValue><ssdm name="trunc_ln14_69"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:693 %bitcast_ln14_79 = bitcast i64 %trunc_ln14_69

]]></Node>
<StgValue><ssdm name="bitcast_ln14_79"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:694 %tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_78, i64 %bitcast_ln14_79, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:695 %zext_ln14_91_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_91_cast"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:696 %zext_ln14_88 = zext i10 %zext_ln14_91_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_88"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:721 %add_ln14_2 = add i10 %zext_ln9_3, i10 704

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:722 %zext_ln14_91 = zext i10 %add_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_91"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1050 %m2_1_load_8 = load i10 %m2_1_addr_8

]]></Node>
<StgValue><ssdm name="m2_1_load_8"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1051 %trunc_ln14_107 = trunc i128 %m2_1_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln14_107"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1074 %m2_1_load_9 = load i10 %m2_1_addr_9

]]></Node>
<StgValue><ssdm name="m2_1_load_9"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1075 %trunc_ln14_110 = trunc i128 %m2_1_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln14_110"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1097 %m2_1_addr_10 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_88

]]></Node>
<StgValue><ssdm name="m2_1_addr_10"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1098 %m2_1_load_10 = load i10 %m2_1_addr_10

]]></Node>
<StgValue><ssdm name="m2_1_load_10"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1121 %m2_1_addr_11 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_91

]]></Node>
<StgValue><ssdm name="m2_1_addr_11"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1122 %m2_1_load_11 = load i10 %m2_1_addr_11

]]></Node>
<StgValue><ssdm name="m2_1_load_11"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1423 %tmp_80 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1445 %tmp_82 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_9, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="904" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1592 %add_ln17_1 = add i10 %zext_ln9_3, i10 %p_cast_read

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="905" st_id="7" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:25 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:51 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:232 %bitcast_ln14_26 = bitcast i64 %trunc_ln14_26

]]></Node>
<StgValue><ssdm name="bitcast_ln14_26"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:258 %bitcast_ln14_29 = bitcast i64 %trunc_ln14_29

]]></Node>
<StgValue><ssdm name="bitcast_ln14_29"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:282 %m2_0_load_10 = load i10 %m2_0_addr_10

]]></Node>
<StgValue><ssdm name="m2_0_load_10"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:283 %trunc_ln14_32 = trunc i128 %m2_0_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln14_32"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:308 %m2_0_load_11 = load i10 %m2_0_addr_11

]]></Node>
<StgValue><ssdm name="m2_0_load_11"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:309 %trunc_ln14_35 = trunc i128 %m2_0_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln14_35"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:331 %sext_ln14_3 = sext i9 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="sext_ln14_3"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:332 %zext_ln14_45 = zext i10 %sext_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14_45"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:333 %m2_0_addr_12 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_45

]]></Node>
<StgValue><ssdm name="m2_0_addr_12"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:334 %m2_0_load_12 = load i10 %m2_0_addr_12

]]></Node>
<StgValue><ssdm name="m2_0_load_12"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:357 %or_ln14_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %or_ln14

]]></Node>
<StgValue><ssdm name="or_ln14_s"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:358 %sext_ln14_4 = sext i9 %or_ln14_s

]]></Node>
<StgValue><ssdm name="sext_ln14_4"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:359 %zext_ln14_48 = zext i10 %sext_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_48"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:360 %m2_0_addr_13 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_48

]]></Node>
<StgValue><ssdm name="m2_0_addr_13"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:361 %m2_0_load_13 = load i10 %m2_0_addr_13

]]></Node>
<StgValue><ssdm name="m2_0_load_13"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:712 %zext_ln14_89 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_89"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:713 %lshr_ln14_54 = lshr i128 %m1_0_load_27_read, i128 %zext_ln14_89

]]></Node>
<StgValue><ssdm name="lshr_ln14_54"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:714 %trunc_ln14_70 = trunc i128 %lshr_ln14_54

]]></Node>
<StgValue><ssdm name="trunc_ln14_70"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:715 %bitcast_ln14_81 = bitcast i64 %trunc_ln14_70

]]></Node>
<StgValue><ssdm name="bitcast_ln14_81"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:716 %zext_ln14_90 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_90"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:717 %lshr_ln14_55 = lshr i128 %m1_1_load_27_read, i128 %zext_ln14_90

]]></Node>
<StgValue><ssdm name="lshr_ln14_55"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:718 %trunc_ln14_71 = trunc i128 %lshr_ln14_55

]]></Node>
<StgValue><ssdm name="trunc_ln14_71"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:719 %bitcast_ln14_82 = bitcast i64 %trunc_ln14_71

]]></Node>
<StgValue><ssdm name="bitcast_ln14_82"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:720 %tmp_37 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_81, i64 %bitcast_ln14_82, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:738 %zext_ln14_92 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_92"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:739 %lshr_ln14_56 = lshr i128 %m1_0_load_28_read, i128 %zext_ln14_92

]]></Node>
<StgValue><ssdm name="lshr_ln14_56"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:740 %trunc_ln14_72 = trunc i128 %lshr_ln14_56

]]></Node>
<StgValue><ssdm name="trunc_ln14_72"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:741 %bitcast_ln14_84 = bitcast i64 %trunc_ln14_72

]]></Node>
<StgValue><ssdm name="bitcast_ln14_84"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:742 %zext_ln14_93 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_93"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:743 %lshr_ln14_57 = lshr i128 %m1_1_load_28_read, i128 %zext_ln14_93

]]></Node>
<StgValue><ssdm name="lshr_ln14_57"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:744 %trunc_ln14_73 = trunc i128 %lshr_ln14_57

]]></Node>
<StgValue><ssdm name="trunc_ln14_73"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:745 %bitcast_ln14_85 = bitcast i64 %trunc_ln14_73

]]></Node>
<StgValue><ssdm name="bitcast_ln14_85"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:746 %tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_84, i64 %bitcast_ln14_85, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:747 %sext_ln14_10 = sext i9 %zext_ln14_69

]]></Node>
<StgValue><ssdm name="sext_ln14_10"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:748 %zext_ln14_94 = zext i10 %sext_ln14_10

]]></Node>
<StgValue><ssdm name="zext_ln14_94"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:764 %zext_ln14_95 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_95"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:765 %lshr_ln14_58 = lshr i128 %m1_0_load_29_read, i128 %zext_ln14_95

]]></Node>
<StgValue><ssdm name="lshr_ln14_58"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:766 %trunc_ln14_74 = trunc i128 %lshr_ln14_58

]]></Node>
<StgValue><ssdm name="trunc_ln14_74"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:767 %bitcast_ln14_87 = bitcast i64 %trunc_ln14_74

]]></Node>
<StgValue><ssdm name="bitcast_ln14_87"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:768 %zext_ln14_96 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_96"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:769 %lshr_ln14_59 = lshr i128 %m1_1_load_29_read, i128 %zext_ln14_96

]]></Node>
<StgValue><ssdm name="lshr_ln14_59"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:770 %trunc_ln14_75 = trunc i128 %lshr_ln14_59

]]></Node>
<StgValue><ssdm name="trunc_ln14_75"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:771 %bitcast_ln14_88 = bitcast i64 %trunc_ln14_75

]]></Node>
<StgValue><ssdm name="bitcast_ln14_88"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:772 %tmp_41 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_87, i64 %bitcast_ln14_88, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:773 %sext_ln14_11 = sext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_11"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:774 %zext_ln14_97 = zext i10 %sext_ln14_11

]]></Node>
<StgValue><ssdm name="zext_ln14_97"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:790 %zext_ln14_98 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_98"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:791 %lshr_ln14_60 = lshr i128 %m1_0_load_30_read, i128 %zext_ln14_98

]]></Node>
<StgValue><ssdm name="lshr_ln14_60"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:792 %trunc_ln14_76 = trunc i128 %lshr_ln14_60

]]></Node>
<StgValue><ssdm name="trunc_ln14_76"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:793 %bitcast_ln14_90 = bitcast i64 %trunc_ln14_76

]]></Node>
<StgValue><ssdm name="bitcast_ln14_90"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:794 %zext_ln14_99 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_99"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:795 %lshr_ln14_61 = lshr i128 %m1_1_load_30_read, i128 %zext_ln14_99

]]></Node>
<StgValue><ssdm name="lshr_ln14_61"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:796 %trunc_ln14_77 = trunc i128 %lshr_ln14_61

]]></Node>
<StgValue><ssdm name="trunc_ln14_77"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:797 %bitcast_ln14_91 = bitcast i64 %trunc_ln14_77

]]></Node>
<StgValue><ssdm name="bitcast_ln14_91"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:798 %tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_90, i64 %bitcast_ln14_91, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1098 %m2_1_load_10 = load i10 %m2_1_addr_10

]]></Node>
<StgValue><ssdm name="m2_1_load_10"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1099 %trunc_ln14_113 = trunc i128 %m2_1_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln14_113"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1122 %m2_1_load_11 = load i10 %m2_1_addr_11

]]></Node>
<StgValue><ssdm name="m2_1_load_11"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1123 %trunc_ln14_116 = trunc i128 %m2_1_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln14_116"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1145 %m2_1_addr_12 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_94

]]></Node>
<StgValue><ssdm name="m2_1_addr_12"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1146 %m2_1_load_12 = load i10 %m2_1_addr_12

]]></Node>
<StgValue><ssdm name="m2_1_load_12"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1169 %m2_1_addr_13 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_97

]]></Node>
<StgValue><ssdm name="m2_1_addr_13"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1170 %m2_1_load_13 = load i10 %m2_1_addr_13

]]></Node>
<StgValue><ssdm name="m2_1_load_13"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1467 %tmp_84 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1489 %tmp_86 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_11, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="982" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:77 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:104 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:284 %bitcast_ln14_32 = bitcast i64 %trunc_ln14_32

]]></Node>
<StgValue><ssdm name="bitcast_ln14_32"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:310 %bitcast_ln14_35 = bitcast i64 %trunc_ln14_35

]]></Node>
<StgValue><ssdm name="bitcast_ln14_35"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:334 %m2_0_load_12 = load i10 %m2_0_addr_12

]]></Node>
<StgValue><ssdm name="m2_0_load_12"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:335 %trunc_ln14_38 = trunc i128 %m2_0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln14_38"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:361 %m2_0_load_13 = load i10 %m2_0_addr_13

]]></Node>
<StgValue><ssdm name="m2_0_load_13"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:362 %trunc_ln14_41 = trunc i128 %m2_0_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln14_41"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:384 %sext_ln14_5 = sext i8 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_5"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:385 %zext_ln14_51 = zext i10 %sext_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln14_51"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:386 %m2_0_addr_14 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_51

]]></Node>
<StgValue><ssdm name="m2_0_addr_14"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:387 %m2_0_load_14 = load i10 %m2_0_addr_14

]]></Node>
<StgValue><ssdm name="m2_0_load_14"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:410 %sext_ln14_6 = sext i7 %or_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_6"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:411 %zext_ln14_54 = zext i10 %sext_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_54"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:412 %m2_0_addr_15 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_54

]]></Node>
<StgValue><ssdm name="m2_0_addr_15"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:413 %m2_0_load_15 = load i10 %m2_0_addr_15

]]></Node>
<StgValue><ssdm name="m2_0_load_15"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:799 %sext_ln14_12 = sext i8 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="sext_ln14_12"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:800 %zext_ln14_101 = zext i10 %sext_ln14_12

]]></Node>
<StgValue><ssdm name="zext_ln14_101"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:847 %zext_ln14_106 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_106"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:848 %lshr_ln14_65 = lshr i128 %m1_0_load_32_read, i128 %zext_ln14_106

]]></Node>
<StgValue><ssdm name="lshr_ln14_65"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:849 %trunc_ln14_81 = trunc i128 %lshr_ln14_65

]]></Node>
<StgValue><ssdm name="trunc_ln14_81"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:850 %bitcast_ln14_96 = bitcast i64 %trunc_ln14_81

]]></Node>
<StgValue><ssdm name="bitcast_ln14_96"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:851 %zext_ln14_107 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_107"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:852 %lshr_ln14_66 = lshr i128 %m1_1_load_32_read, i128 %zext_ln14_107

]]></Node>
<StgValue><ssdm name="lshr_ln14_66"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:853 %trunc_ln14_82 = trunc i128 %lshr_ln14_66

]]></Node>
<StgValue><ssdm name="trunc_ln14_82"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:854 %bitcast_ln14_97 = bitcast i64 %trunc_ln14_82

]]></Node>
<StgValue><ssdm name="bitcast_ln14_97"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:855 %tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_96, i64 %bitcast_ln14_97, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:871 %zext_ln14_108 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_108"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:872 %lshr_ln14_67 = lshr i128 %m1_0_load_33_read, i128 %zext_ln14_108

]]></Node>
<StgValue><ssdm name="lshr_ln14_67"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:873 %trunc_ln14_84 = trunc i128 %lshr_ln14_67

]]></Node>
<StgValue><ssdm name="trunc_ln14_84"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:874 %bitcast_ln14_99 = bitcast i64 %trunc_ln14_84

]]></Node>
<StgValue><ssdm name="bitcast_ln14_99"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:875 %zext_ln14_109 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_109"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:876 %lshr_ln14_68 = lshr i128 %m1_1_load_33_read, i128 %zext_ln14_109

]]></Node>
<StgValue><ssdm name="lshr_ln14_68"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:877 %trunc_ln14_85 = trunc i128 %lshr_ln14_68

]]></Node>
<StgValue><ssdm name="trunc_ln14_85"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:878 %bitcast_ln14_100 = bitcast i64 %trunc_ln14_85

]]></Node>
<StgValue><ssdm name="bitcast_ln14_100"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:879 %tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_99, i64 %bitcast_ln14_100, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:896 %zext_ln14_110 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_110"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:897 %lshr_ln14_69 = lshr i128 %m1_0_load_34_read, i128 %zext_ln14_110

]]></Node>
<StgValue><ssdm name="lshr_ln14_69"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:898 %trunc_ln14_87 = trunc i128 %lshr_ln14_69

]]></Node>
<StgValue><ssdm name="trunc_ln14_87"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:899 %bitcast_ln14_102 = bitcast i64 %trunc_ln14_87

]]></Node>
<StgValue><ssdm name="bitcast_ln14_102"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:900 %zext_ln14_111 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_111"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:901 %lshr_ln14_70 = lshr i128 %m1_1_load_34_read, i128 %zext_ln14_111

]]></Node>
<StgValue><ssdm name="lshr_ln14_70"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:902 %trunc_ln14_88 = trunc i128 %lshr_ln14_70

]]></Node>
<StgValue><ssdm name="trunc_ln14_88"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:903 %bitcast_ln14_103 = bitcast i64 %trunc_ln14_88

]]></Node>
<StgValue><ssdm name="bitcast_ln14_103"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:904 %tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_102, i64 %bitcast_ln14_103, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:920 %zext_ln14_112 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_112"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:921 %lshr_ln14_71 = lshr i128 %m1_0_load_35_read, i128 %zext_ln14_112

]]></Node>
<StgValue><ssdm name="lshr_ln14_71"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:922 %trunc_ln14_90 = trunc i128 %lshr_ln14_71

]]></Node>
<StgValue><ssdm name="trunc_ln14_90"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1146 %m2_1_load_12 = load i10 %m2_1_addr_12

]]></Node>
<StgValue><ssdm name="m2_1_load_12"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1147 %trunc_ln14_119 = trunc i128 %m2_1_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln14_119"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1170 %m2_1_load_13 = load i10 %m2_1_addr_13

]]></Node>
<StgValue><ssdm name="m2_1_load_13"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1171 %trunc_ln14_122 = trunc i128 %m2_1_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln14_122"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1193 %m2_1_addr_14 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_101

]]></Node>
<StgValue><ssdm name="m2_1_addr_14"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1194 %m2_1_load_14 = load i10 %m2_1_addr_14

]]></Node>
<StgValue><ssdm name="m2_1_load_14"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1217 %sext_ln14_14 = sext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_14"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1218 %zext_ln14_138 = zext i10 %sext_ln14_14

]]></Node>
<StgValue><ssdm name="zext_ln14_138"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1219 %m2_1_addr_15 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_138

]]></Node>
<StgValue><ssdm name="m2_1_addr_15"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1220 %m2_1_load_15 = load i10 %m2_1_addr_15

]]></Node>
<StgValue><ssdm name="m2_1_load_15"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1511 %tmp_88 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1533 %tmp_90 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1053" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:130 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:156 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:336 %bitcast_ln14_38 = bitcast i64 %trunc_ln14_38

]]></Node>
<StgValue><ssdm name="bitcast_ln14_38"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:363 %bitcast_ln14_41 = bitcast i64 %trunc_ln14_41

]]></Node>
<StgValue><ssdm name="bitcast_ln14_41"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1068" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:387 %m2_0_load_14 = load i10 %m2_0_addr_14

]]></Node>
<StgValue><ssdm name="m2_0_load_14"/></StgValue>
</operation>

<operation id="1069" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:388 %trunc_ln14_44 = trunc i128 %m2_0_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln14_44"/></StgValue>
</operation>

<operation id="1070" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:413 %m2_0_load_15 = load i10 %m2_0_addr_15

]]></Node>
<StgValue><ssdm name="m2_0_load_15"/></StgValue>
</operation>

<operation id="1071" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:414 %trunc_ln14_47 = trunc i128 %m2_0_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln14_47"/></StgValue>
</operation>

<operation id="1072" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:437 %m2_0_addr_16 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_57

]]></Node>
<StgValue><ssdm name="m2_0_addr_16"/></StgValue>
</operation>

<operation id="1073" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:438 %m2_0_load_16 = load i10 %m2_0_addr_16

]]></Node>
<StgValue><ssdm name="m2_0_load_16"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:462 %zext_ln14_60 = zext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_60"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:463 %m2_0_addr_17 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_60

]]></Node>
<StgValue><ssdm name="m2_0_addr_17"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:464 %m2_0_load_17 = load i10 %m2_0_addr_17

]]></Node>
<StgValue><ssdm name="m2_0_load_17"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:859 %bitcast_ln14_98 = bitcast i64 %trunc_ln14_83

]]></Node>
<StgValue><ssdm name="bitcast_ln14_98"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:923 %bitcast_ln14_105 = bitcast i64 %trunc_ln14_90

]]></Node>
<StgValue><ssdm name="bitcast_ln14_105"/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:924 %zext_ln14_113 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_113"/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:925 %lshr_ln14_72 = lshr i128 %m1_1_load_35_read, i128 %zext_ln14_113

]]></Node>
<StgValue><ssdm name="lshr_ln14_72"/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:926 %trunc_ln14_91 = trunc i128 %lshr_ln14_72

]]></Node>
<StgValue><ssdm name="trunc_ln14_91"/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:927 %bitcast_ln14_106 = bitcast i64 %trunc_ln14_91

]]></Node>
<StgValue><ssdm name="bitcast_ln14_106"/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:928 %tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_105, i64 %bitcast_ln14_106, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:944 %zext_ln14_114 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_114"/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:945 %lshr_ln14_73 = lshr i128 %m1_0_load_36_read, i128 %zext_ln14_114

]]></Node>
<StgValue><ssdm name="lshr_ln14_73"/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:946 %trunc_ln14_93 = trunc i128 %lshr_ln14_73

]]></Node>
<StgValue><ssdm name="trunc_ln14_93"/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:947 %bitcast_ln14_108 = bitcast i64 %trunc_ln14_93

]]></Node>
<StgValue><ssdm name="bitcast_ln14_108"/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:948 %zext_ln14_115 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_115"/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:949 %lshr_ln14_74 = lshr i128 %m1_1_load_36_read, i128 %zext_ln14_115

]]></Node>
<StgValue><ssdm name="lshr_ln14_74"/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:950 %trunc_ln14_94 = trunc i128 %lshr_ln14_74

]]></Node>
<StgValue><ssdm name="trunc_ln14_94"/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:951 %bitcast_ln14_109 = bitcast i64 %trunc_ln14_94

]]></Node>
<StgValue><ssdm name="bitcast_ln14_109"/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:952 %tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_108, i64 %bitcast_ln14_109, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:968 %zext_ln14_116 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_116"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:969 %lshr_ln14_75 = lshr i128 %m1_0_load_37_read, i128 %zext_ln14_116

]]></Node>
<StgValue><ssdm name="lshr_ln14_75"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:970 %trunc_ln14_96 = trunc i128 %lshr_ln14_75

]]></Node>
<StgValue><ssdm name="trunc_ln14_96"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:971 %bitcast_ln14_111 = bitcast i64 %trunc_ln14_96

]]></Node>
<StgValue><ssdm name="bitcast_ln14_111"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:972 %zext_ln14_117 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_117"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:973 %lshr_ln14_76 = lshr i128 %m1_1_load_37_read, i128 %zext_ln14_117

]]></Node>
<StgValue><ssdm name="lshr_ln14_76"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:974 %trunc_ln14_97 = trunc i128 %lshr_ln14_76

]]></Node>
<StgValue><ssdm name="trunc_ln14_97"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:975 %bitcast_ln14_112 = bitcast i64 %trunc_ln14_97

]]></Node>
<StgValue><ssdm name="bitcast_ln14_112"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:976 %tmp_52 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_111, i64 %bitcast_ln14_112, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:992 %zext_ln14_118 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_118"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:993 %lshr_ln14_77 = lshr i128 %m1_0_load_38_read, i128 %zext_ln14_118

]]></Node>
<StgValue><ssdm name="lshr_ln14_77"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:994 %trunc_ln14_99 = trunc i128 %lshr_ln14_77

]]></Node>
<StgValue><ssdm name="trunc_ln14_99"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:995 %bitcast_ln14_114 = bitcast i64 %trunc_ln14_99

]]></Node>
<StgValue><ssdm name="bitcast_ln14_114"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:996 %zext_ln14_119 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_119"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:997 %lshr_ln14_78 = lshr i128 %m1_1_load_38_read, i128 %zext_ln14_119

]]></Node>
<StgValue><ssdm name="lshr_ln14_78"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:998 %trunc_ln14_100 = trunc i128 %lshr_ln14_78

]]></Node>
<StgValue><ssdm name="trunc_ln14_100"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:999 %bitcast_ln14_115 = bitcast i64 %trunc_ln14_100

]]></Node>
<StgValue><ssdm name="bitcast_ln14_115"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1000 %tmp_53 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_114, i64 %bitcast_ln14_115, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1016 %zext_ln14_120 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_120"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1017 %lshr_ln14_79 = lshr i128 %m1_0_load_39_read, i128 %zext_ln14_120

]]></Node>
<StgValue><ssdm name="lshr_ln14_79"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1018 %trunc_ln14_102 = trunc i128 %lshr_ln14_79

]]></Node>
<StgValue><ssdm name="trunc_ln14_102"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1019 %bitcast_ln14_117 = bitcast i64 %trunc_ln14_102

]]></Node>
<StgValue><ssdm name="bitcast_ln14_117"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1020 %zext_ln14_121 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_121"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1021 %lshr_ln14_80 = lshr i128 %m1_1_load_39_read, i128 %zext_ln14_121

]]></Node>
<StgValue><ssdm name="lshr_ln14_80"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1022 %trunc_ln14_103 = trunc i128 %lshr_ln14_80

]]></Node>
<StgValue><ssdm name="trunc_ln14_103"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1023 %bitcast_ln14_118 = bitcast i64 %trunc_ln14_103

]]></Node>
<StgValue><ssdm name="bitcast_ln14_118"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1024 %tmp_54 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_117, i64 %bitcast_ln14_118, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1194 %m2_1_load_14 = load i10 %m2_1_addr_14

]]></Node>
<StgValue><ssdm name="m2_1_load_14"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1195 %trunc_ln14_125 = trunc i128 %m2_1_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln14_125"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1220 %m2_1_load_15 = load i10 %m2_1_addr_15

]]></Node>
<StgValue><ssdm name="m2_1_load_15"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1221 %trunc_ln14_128 = trunc i128 %m2_1_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln14_128"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1243 %m2_1_addr_16 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="m2_1_addr_16"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1244 %m2_1_load_16 = load i10 %m2_1_addr_16

]]></Node>
<StgValue><ssdm name="m2_1_load_16"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1267 %m2_1_addr_17 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_60

]]></Node>
<StgValue><ssdm name="m2_1_addr_17"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1268 %m2_1_load_17 = load i10 %m2_1_addr_17

]]></Node>
<StgValue><ssdm name="m2_1_load_17"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1555 %tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1130" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:182 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:208 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:389 %bitcast_ln14_44 = bitcast i64 %trunc_ln14_44

]]></Node>
<StgValue><ssdm name="bitcast_ln14_44"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:415 %bitcast_ln14_47 = bitcast i64 %trunc_ln14_47

]]></Node>
<StgValue><ssdm name="bitcast_ln14_47"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:438 %m2_0_load_16 = load i10 %m2_0_addr_16

]]></Node>
<StgValue><ssdm name="m2_0_load_16"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:439 %tmp_17 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_16, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:464 %m2_0_load_17 = load i10 %m2_0_addr_17

]]></Node>
<StgValue><ssdm name="m2_0_load_17"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:465 %tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_17, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:489 %m2_0_addr_18 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_63

]]></Node>
<StgValue><ssdm name="m2_0_addr_18"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:490 %m2_0_load_18 = load i10 %m2_0_addr_18

]]></Node>
<StgValue><ssdm name="m2_0_load_18"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:515 %m2_0_addr_19 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_66

]]></Node>
<StgValue><ssdm name="m2_0_addr_19"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:516 %m2_0_load_19 = load i10 %m2_0_addr_19

]]></Node>
<StgValue><ssdm name="m2_0_load_19"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:828 %sext_ln14_13 = sext i7 %xor_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_13"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:829 %zext_ln14_104 = zext i10 %sext_ln14_13

]]></Node>
<StgValue><ssdm name="zext_ln14_104"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:884 %bitcast_ln14_101 = bitcast i64 %trunc_ln14_86

]]></Node>
<StgValue><ssdm name="bitcast_ln14_101"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:908 %bitcast_ln14_104 = bitcast i64 %trunc_ln14_89

]]></Node>
<StgValue><ssdm name="bitcast_ln14_104"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1040 %zext_ln14_122 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_122"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1041 %lshr_ln14_81 = lshr i128 %m1_0_load_40_read, i128 %zext_ln14_122

]]></Node>
<StgValue><ssdm name="lshr_ln14_81"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1042 %trunc_ln14_105 = trunc i128 %lshr_ln14_81

]]></Node>
<StgValue><ssdm name="trunc_ln14_105"/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1043 %bitcast_ln14_120 = bitcast i64 %trunc_ln14_105

]]></Node>
<StgValue><ssdm name="bitcast_ln14_120"/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1044 %zext_ln14_123 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_123"/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1045 %lshr_ln14_82 = lshr i128 %m1_1_load_40_read, i128 %zext_ln14_123

]]></Node>
<StgValue><ssdm name="lshr_ln14_82"/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1046 %trunc_ln14_106 = trunc i128 %lshr_ln14_82

]]></Node>
<StgValue><ssdm name="trunc_ln14_106"/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1047 %bitcast_ln14_121 = bitcast i64 %trunc_ln14_106

]]></Node>
<StgValue><ssdm name="bitcast_ln14_121"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1048 %tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_120, i64 %bitcast_ln14_121, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1064 %zext_ln14_124 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_124"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1065 %lshr_ln14_83 = lshr i128 %m1_0_load_41_read, i128 %zext_ln14_124

]]></Node>
<StgValue><ssdm name="lshr_ln14_83"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1066 %trunc_ln14_108 = trunc i128 %lshr_ln14_83

]]></Node>
<StgValue><ssdm name="trunc_ln14_108"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1067 %bitcast_ln14_123 = bitcast i64 %trunc_ln14_108

]]></Node>
<StgValue><ssdm name="bitcast_ln14_123"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1068 %zext_ln14_125 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_125"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1069 %lshr_ln14_84 = lshr i128 %m1_1_load_41_read, i128 %zext_ln14_125

]]></Node>
<StgValue><ssdm name="lshr_ln14_84"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1070 %trunc_ln14_109 = trunc i128 %lshr_ln14_84

]]></Node>
<StgValue><ssdm name="trunc_ln14_109"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1071 %bitcast_ln14_124 = bitcast i64 %trunc_ln14_109

]]></Node>
<StgValue><ssdm name="bitcast_ln14_124"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1072 %tmp_56 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_123, i64 %bitcast_ln14_124, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1088 %zext_ln14_126 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_126"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1089 %lshr_ln14_85 = lshr i128 %m1_0_load_42_read, i128 %zext_ln14_126

]]></Node>
<StgValue><ssdm name="lshr_ln14_85"/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1090 %trunc_ln14_111 = trunc i128 %lshr_ln14_85

]]></Node>
<StgValue><ssdm name="trunc_ln14_111"/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1091 %bitcast_ln14_126 = bitcast i64 %trunc_ln14_111

]]></Node>
<StgValue><ssdm name="bitcast_ln14_126"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1092 %zext_ln14_127 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_127"/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1093 %lshr_ln14_86 = lshr i128 %m1_1_load_42_read, i128 %zext_ln14_127

]]></Node>
<StgValue><ssdm name="lshr_ln14_86"/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1094 %trunc_ln14_112 = trunc i128 %lshr_ln14_86

]]></Node>
<StgValue><ssdm name="trunc_ln14_112"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1095 %bitcast_ln14_127 = bitcast i64 %trunc_ln14_112

]]></Node>
<StgValue><ssdm name="bitcast_ln14_127"/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1096 %tmp_57 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_126, i64 %bitcast_ln14_127, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1112 %zext_ln14_128 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_128"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1113 %lshr_ln14_87 = lshr i128 %m1_0_load_43_read, i128 %zext_ln14_128

]]></Node>
<StgValue><ssdm name="lshr_ln14_87"/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1114 %trunc_ln14_114 = trunc i128 %lshr_ln14_87

]]></Node>
<StgValue><ssdm name="trunc_ln14_114"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1115 %bitcast_ln14_129 = bitcast i64 %trunc_ln14_114

]]></Node>
<StgValue><ssdm name="bitcast_ln14_129"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1116 %zext_ln14_129 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_129"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1117 %lshr_ln14_88 = lshr i128 %m1_1_load_43_read, i128 %zext_ln14_129

]]></Node>
<StgValue><ssdm name="lshr_ln14_88"/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1118 %trunc_ln14_115 = trunc i128 %lshr_ln14_88

]]></Node>
<StgValue><ssdm name="trunc_ln14_115"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1119 %bitcast_ln14_130 = bitcast i64 %trunc_ln14_115

]]></Node>
<StgValue><ssdm name="bitcast_ln14_130"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1120 %tmp_58 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_129, i64 %bitcast_ln14_130, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1136 %zext_ln14_130 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_130"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1137 %lshr_ln14_89 = lshr i128 %m1_0_load_44_read, i128 %zext_ln14_130

]]></Node>
<StgValue><ssdm name="lshr_ln14_89"/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1138 %trunc_ln14_117 = trunc i128 %lshr_ln14_89

]]></Node>
<StgValue><ssdm name="trunc_ln14_117"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1244 %m2_1_load_16 = load i10 %m2_1_addr_16

]]></Node>
<StgValue><ssdm name="m2_1_load_16"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1245 %tmp_64 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_16, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1268 %m2_1_load_17 = load i10 %m2_1_addr_17

]]></Node>
<StgValue><ssdm name="m2_1_load_17"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1269 %tmp_66 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_17, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1577 %m2_1_addr_18 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_104

]]></Node>
<StgValue><ssdm name="m2_1_addr_18"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1578 %m2_1_load_18 = load i10 %m2_1_addr_18

]]></Node>
<StgValue><ssdm name="m2_1_load_18"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1205" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1206" st_id="11" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="1207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:234 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1208" st_id="11" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="1209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:260 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1210" st_id="11" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1211" st_id="11" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1212" st_id="11" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1213" st_id="11" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1214" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1215" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:440 %bitcast_ln14_50 = bitcast i64 %tmp_17

]]></Node>
<StgValue><ssdm name="bitcast_ln14_50"/></StgValue>
</operation>

<operation id="1217" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:466 %bitcast_ln14_53 = bitcast i64 %tmp_19

]]></Node>
<StgValue><ssdm name="bitcast_ln14_53"/></StgValue>
</operation>

<operation id="1219" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1220" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:490 %m2_0_load_18 = load i10 %m2_0_addr_18

]]></Node>
<StgValue><ssdm name="m2_0_load_18"/></StgValue>
</operation>

<operation id="1221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:491 %tmp_21 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_18, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1222" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:516 %m2_0_load_19 = load i10 %m2_0_addr_19

]]></Node>
<StgValue><ssdm name="m2_0_load_19"/></StgValue>
</operation>

<operation id="1223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:517 %tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_19, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:541 %m2_0_addr_20 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_70

]]></Node>
<StgValue><ssdm name="m2_0_addr_20"/></StgValue>
</operation>

<operation id="1225" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:542 %m2_0_load_20 = load i10 %m2_0_addr_20

]]></Node>
<StgValue><ssdm name="m2_0_load_20"/></StgValue>
</operation>

<operation id="1226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:567 %m2_0_addr_21 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_73

]]></Node>
<StgValue><ssdm name="m2_0_addr_21"/></StgValue>
</operation>

<operation id="1227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:568 %m2_0_load_21 = load i10 %m2_0_addr_21

]]></Node>
<StgValue><ssdm name="m2_0_load_21"/></StgValue>
</operation>

<operation id="1228" st_id="11" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1229" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1230" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:932 %bitcast_ln14_107 = bitcast i64 %trunc_ln14_92

]]></Node>
<StgValue><ssdm name="bitcast_ln14_107"/></StgValue>
</operation>

<operation id="1232" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:956 %bitcast_ln14_110 = bitcast i64 %trunc_ln14_95

]]></Node>
<StgValue><ssdm name="bitcast_ln14_110"/></StgValue>
</operation>

<operation id="1234" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1139 %bitcast_ln14_132 = bitcast i64 %trunc_ln14_117

]]></Node>
<StgValue><ssdm name="bitcast_ln14_132"/></StgValue>
</operation>

<operation id="1236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1140 %zext_ln14_131 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_131"/></StgValue>
</operation>

<operation id="1237" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1141 %lshr_ln14_90 = lshr i128 %m1_1_load_44_read, i128 %zext_ln14_131

]]></Node>
<StgValue><ssdm name="lshr_ln14_90"/></StgValue>
</operation>

<operation id="1238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1142 %trunc_ln14_118 = trunc i128 %lshr_ln14_90

]]></Node>
<StgValue><ssdm name="trunc_ln14_118"/></StgValue>
</operation>

<operation id="1239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1143 %bitcast_ln14_133 = bitcast i64 %trunc_ln14_118

]]></Node>
<StgValue><ssdm name="bitcast_ln14_133"/></StgValue>
</operation>

<operation id="1240" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1144 %tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_132, i64 %bitcast_ln14_133, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1160 %zext_ln14_132 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_132"/></StgValue>
</operation>

<operation id="1242" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1161 %lshr_ln14_91 = lshr i128 %m1_0_load_45_read, i128 %zext_ln14_132

]]></Node>
<StgValue><ssdm name="lshr_ln14_91"/></StgValue>
</operation>

<operation id="1243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1162 %trunc_ln14_120 = trunc i128 %lshr_ln14_91

]]></Node>
<StgValue><ssdm name="trunc_ln14_120"/></StgValue>
</operation>

<operation id="1244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1163 %bitcast_ln14_135 = bitcast i64 %trunc_ln14_120

]]></Node>
<StgValue><ssdm name="bitcast_ln14_135"/></StgValue>
</operation>

<operation id="1245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1164 %zext_ln14_133 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_133"/></StgValue>
</operation>

<operation id="1246" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1165 %lshr_ln14_92 = lshr i128 %m1_1_load_45_read, i128 %zext_ln14_133

]]></Node>
<StgValue><ssdm name="lshr_ln14_92"/></StgValue>
</operation>

<operation id="1247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1166 %trunc_ln14_121 = trunc i128 %lshr_ln14_92

]]></Node>
<StgValue><ssdm name="trunc_ln14_121"/></StgValue>
</operation>

<operation id="1248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1167 %bitcast_ln14_136 = bitcast i64 %trunc_ln14_121

]]></Node>
<StgValue><ssdm name="bitcast_ln14_136"/></StgValue>
</operation>

<operation id="1249" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1168 %tmp_60 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_135, i64 %bitcast_ln14_136, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1184 %zext_ln14_134 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_134"/></StgValue>
</operation>

<operation id="1251" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1185 %lshr_ln14_93 = lshr i128 %m1_0_load_46_read, i128 %zext_ln14_134

]]></Node>
<StgValue><ssdm name="lshr_ln14_93"/></StgValue>
</operation>

<operation id="1252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1186 %trunc_ln14_123 = trunc i128 %lshr_ln14_93

]]></Node>
<StgValue><ssdm name="trunc_ln14_123"/></StgValue>
</operation>

<operation id="1253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1187 %bitcast_ln14_138 = bitcast i64 %trunc_ln14_123

]]></Node>
<StgValue><ssdm name="bitcast_ln14_138"/></StgValue>
</operation>

<operation id="1254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1188 %zext_ln14_135 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_135"/></StgValue>
</operation>

<operation id="1255" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1189 %lshr_ln14_94 = lshr i128 %m1_1_load_46_read, i128 %zext_ln14_135

]]></Node>
<StgValue><ssdm name="lshr_ln14_94"/></StgValue>
</operation>

<operation id="1256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1190 %trunc_ln14_124 = trunc i128 %lshr_ln14_94

]]></Node>
<StgValue><ssdm name="trunc_ln14_124"/></StgValue>
</operation>

<operation id="1257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1191 %bitcast_ln14_139 = bitcast i64 %trunc_ln14_124

]]></Node>
<StgValue><ssdm name="bitcast_ln14_139"/></StgValue>
</operation>

<operation id="1258" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1192 %tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_138, i64 %bitcast_ln14_139, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1208 %zext_ln14_136 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_136"/></StgValue>
</operation>

<operation id="1260" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1209 %lshr_ln14_95 = lshr i128 %m1_0_load_47_read, i128 %zext_ln14_136

]]></Node>
<StgValue><ssdm name="lshr_ln14_95"/></StgValue>
</operation>

<operation id="1261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1210 %trunc_ln14_126 = trunc i128 %lshr_ln14_95

]]></Node>
<StgValue><ssdm name="trunc_ln14_126"/></StgValue>
</operation>

<operation id="1262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1211 %bitcast_ln14_141 = bitcast i64 %trunc_ln14_126

]]></Node>
<StgValue><ssdm name="bitcast_ln14_141"/></StgValue>
</operation>

<operation id="1263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1212 %zext_ln14_137 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_137"/></StgValue>
</operation>

<operation id="1264" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1213 %lshr_ln14_96 = lshr i128 %m1_1_load_47_read, i128 %zext_ln14_137

]]></Node>
<StgValue><ssdm name="lshr_ln14_96"/></StgValue>
</operation>

<operation id="1265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1214 %trunc_ln14_127 = trunc i128 %lshr_ln14_96

]]></Node>
<StgValue><ssdm name="trunc_ln14_127"/></StgValue>
</operation>

<operation id="1266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1215 %bitcast_ln14_142 = bitcast i64 %trunc_ln14_127

]]></Node>
<StgValue><ssdm name="bitcast_ln14_142"/></StgValue>
</operation>

<operation id="1267" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1216 %tmp_62 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_141, i64 %bitcast_ln14_142, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1234 %zext_ln14_139 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_139"/></StgValue>
</operation>

<operation id="1269" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1235 %lshr_ln14_97 = lshr i128 %m1_0_load_48_read, i128 %zext_ln14_139

]]></Node>
<StgValue><ssdm name="lshr_ln14_97"/></StgValue>
</operation>

<operation id="1270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1236 %trunc_ln14_129 = trunc i128 %lshr_ln14_97

]]></Node>
<StgValue><ssdm name="trunc_ln14_129"/></StgValue>
</operation>

<operation id="1271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1237 %bitcast_ln14_144 = bitcast i64 %trunc_ln14_129

]]></Node>
<StgValue><ssdm name="bitcast_ln14_144"/></StgValue>
</operation>

<operation id="1272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1238 %zext_ln14_140 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_140"/></StgValue>
</operation>

<operation id="1273" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1239 %lshr_ln14_98 = lshr i128 %m1_1_load_48_read, i128 %zext_ln14_140

]]></Node>
<StgValue><ssdm name="lshr_ln14_98"/></StgValue>
</operation>

<operation id="1274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1240 %trunc_ln14_130 = trunc i128 %lshr_ln14_98

]]></Node>
<StgValue><ssdm name="trunc_ln14_130"/></StgValue>
</operation>

<operation id="1275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1241 %bitcast_ln14_145 = bitcast i64 %trunc_ln14_130

]]></Node>
<StgValue><ssdm name="bitcast_ln14_145"/></StgValue>
</operation>

<operation id="1276" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1242 %tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_144, i64 %bitcast_ln14_145, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1277" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1578 %m2_1_load_18 = load i10 %m2_1_addr_18

]]></Node>
<StgValue><ssdm name="m2_1_load_18"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1278" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:29 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:286 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:312 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1284" st_id="12" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1285" st_id="12" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1286" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1287" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1288" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1289" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:492 %bitcast_ln14_56 = bitcast i64 %tmp_21

]]></Node>
<StgValue><ssdm name="bitcast_ln14_56"/></StgValue>
</operation>

<operation id="1291" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:518 %bitcast_ln14_59 = bitcast i64 %tmp_23

]]></Node>
<StgValue><ssdm name="bitcast_ln14_59"/></StgValue>
</operation>

<operation id="1293" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1294" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:542 %m2_0_load_20 = load i10 %m2_0_addr_20

]]></Node>
<StgValue><ssdm name="m2_0_load_20"/></StgValue>
</operation>

<operation id="1295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:543 %tmp_25 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_20, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1296" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:568 %m2_0_load_21 = load i10 %m2_0_addr_21

]]></Node>
<StgValue><ssdm name="m2_0_load_21"/></StgValue>
</operation>

<operation id="1297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:569 %tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_21, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:593 %m2_0_addr_22 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_76

]]></Node>
<StgValue><ssdm name="m2_0_addr_22"/></StgValue>
</operation>

<operation id="1299" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:594 %m2_0_load_22 = load i10 %m2_0_addr_22

]]></Node>
<StgValue><ssdm name="m2_0_load_22"/></StgValue>
</operation>

<operation id="1300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:619 %m2_0_addr_23 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_79

]]></Node>
<StgValue><ssdm name="m2_0_addr_23"/></StgValue>
</operation>

<operation id="1301" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:620 %m2_0_load_23 = load i10 %m2_0_addr_23

]]></Node>
<StgValue><ssdm name="m2_0_load_23"/></StgValue>
</operation>

<operation id="1302" st_id="12" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1303" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1304" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1305" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1306" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:980 %bitcast_ln14_113 = bitcast i64 %trunc_ln14_98

]]></Node>
<StgValue><ssdm name="bitcast_ln14_113"/></StgValue>
</operation>

<operation id="1308" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1004 %bitcast_ln14_116 = bitcast i64 %trunc_ln14_101

]]></Node>
<StgValue><ssdm name="bitcast_ln14_116"/></StgValue>
</operation>

<operation id="1310" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1258 %zext_ln14_141 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_141"/></StgValue>
</operation>

<operation id="1312" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1259 %lshr_ln14_99 = lshr i128 %m1_0_load_49_read, i128 %zext_ln14_141

]]></Node>
<StgValue><ssdm name="lshr_ln14_99"/></StgValue>
</operation>

<operation id="1313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1260 %trunc_ln14_131 = trunc i128 %lshr_ln14_99

]]></Node>
<StgValue><ssdm name="trunc_ln14_131"/></StgValue>
</operation>

<operation id="1314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1261 %bitcast_ln14_147 = bitcast i64 %trunc_ln14_131

]]></Node>
<StgValue><ssdm name="bitcast_ln14_147"/></StgValue>
</operation>

<operation id="1315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1262 %zext_ln14_142 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_142"/></StgValue>
</operation>

<operation id="1316" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1263 %lshr_ln14_100 = lshr i128 %m1_1_load_49_read, i128 %zext_ln14_142

]]></Node>
<StgValue><ssdm name="lshr_ln14_100"/></StgValue>
</operation>

<operation id="1317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1264 %trunc_ln14_132 = trunc i128 %lshr_ln14_100

]]></Node>
<StgValue><ssdm name="trunc_ln14_132"/></StgValue>
</operation>

<operation id="1318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1265 %bitcast_ln14_148 = bitcast i64 %trunc_ln14_132

]]></Node>
<StgValue><ssdm name="bitcast_ln14_148"/></StgValue>
</operation>

<operation id="1319" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1266 %tmp_65 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_147, i64 %bitcast_ln14_148, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1282 %zext_ln14_143 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_143"/></StgValue>
</operation>

<operation id="1321" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1283 %lshr_ln14_101 = lshr i128 %m1_0_load_50_read, i128 %zext_ln14_143

]]></Node>
<StgValue><ssdm name="lshr_ln14_101"/></StgValue>
</operation>

<operation id="1322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1284 %trunc_ln14_133 = trunc i128 %lshr_ln14_101

]]></Node>
<StgValue><ssdm name="trunc_ln14_133"/></StgValue>
</operation>

<operation id="1323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1285 %bitcast_ln14_150 = bitcast i64 %trunc_ln14_133

]]></Node>
<StgValue><ssdm name="bitcast_ln14_150"/></StgValue>
</operation>

<operation id="1324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1286 %zext_ln14_144 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_144"/></StgValue>
</operation>

<operation id="1325" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1287 %lshr_ln14_102 = lshr i128 %m1_1_load_50_read, i128 %zext_ln14_144

]]></Node>
<StgValue><ssdm name="lshr_ln14_102"/></StgValue>
</operation>

<operation id="1326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1288 %trunc_ln14_134 = trunc i128 %lshr_ln14_102

]]></Node>
<StgValue><ssdm name="trunc_ln14_134"/></StgValue>
</operation>

<operation id="1327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1289 %bitcast_ln14_151 = bitcast i64 %trunc_ln14_134

]]></Node>
<StgValue><ssdm name="bitcast_ln14_151"/></StgValue>
</operation>

<operation id="1328" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1290 %tmp_67 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_150, i64 %bitcast_ln14_151, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1304 %zext_ln14_145 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_145"/></StgValue>
</operation>

<operation id="1330" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1305 %lshr_ln14_103 = lshr i128 %m1_0_load_51_read, i128 %zext_ln14_145

]]></Node>
<StgValue><ssdm name="lshr_ln14_103"/></StgValue>
</operation>

<operation id="1331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1306 %trunc_ln14_135 = trunc i128 %lshr_ln14_103

]]></Node>
<StgValue><ssdm name="trunc_ln14_135"/></StgValue>
</operation>

<operation id="1332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1307 %bitcast_ln14_153 = bitcast i64 %trunc_ln14_135

]]></Node>
<StgValue><ssdm name="bitcast_ln14_153"/></StgValue>
</operation>

<operation id="1333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1308 %zext_ln14_146 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_146"/></StgValue>
</operation>

<operation id="1334" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1309 %lshr_ln14_104 = lshr i128 %m1_1_load_51_read, i128 %zext_ln14_146

]]></Node>
<StgValue><ssdm name="lshr_ln14_104"/></StgValue>
</operation>

<operation id="1335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1310 %trunc_ln14_136 = trunc i128 %lshr_ln14_104

]]></Node>
<StgValue><ssdm name="trunc_ln14_136"/></StgValue>
</operation>

<operation id="1336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1311 %bitcast_ln14_154 = bitcast i64 %trunc_ln14_136

]]></Node>
<StgValue><ssdm name="bitcast_ln14_154"/></StgValue>
</operation>

<operation id="1337" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1312 %tmp_69 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_153, i64 %bitcast_ln14_154, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1326 %zext_ln14_147 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_147"/></StgValue>
</operation>

<operation id="1339" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1327 %lshr_ln14_105 = lshr i128 %m1_0_load_52_read, i128 %zext_ln14_147

]]></Node>
<StgValue><ssdm name="lshr_ln14_105"/></StgValue>
</operation>

<operation id="1340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1328 %trunc_ln14_137 = trunc i128 %lshr_ln14_105

]]></Node>
<StgValue><ssdm name="trunc_ln14_137"/></StgValue>
</operation>

<operation id="1341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1329 %bitcast_ln14_156 = bitcast i64 %trunc_ln14_137

]]></Node>
<StgValue><ssdm name="bitcast_ln14_156"/></StgValue>
</operation>

<operation id="1342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1330 %zext_ln14_148 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_148"/></StgValue>
</operation>

<operation id="1343" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1331 %lshr_ln14_106 = lshr i128 %m1_1_load_52_read, i128 %zext_ln14_148

]]></Node>
<StgValue><ssdm name="lshr_ln14_106"/></StgValue>
</operation>

<operation id="1344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1332 %trunc_ln14_138 = trunc i128 %lshr_ln14_106

]]></Node>
<StgValue><ssdm name="trunc_ln14_138"/></StgValue>
</operation>

<operation id="1345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1333 %bitcast_ln14_157 = bitcast i64 %trunc_ln14_138

]]></Node>
<StgValue><ssdm name="bitcast_ln14_157"/></StgValue>
</operation>

<operation id="1346" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1334 %tmp_71 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_156, i64 %bitcast_ln14_157, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1348 %zext_ln14_149 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_149"/></StgValue>
</operation>

<operation id="1348" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1349 %lshr_ln14_107 = lshr i128 %m1_0_load_53_read, i128 %zext_ln14_149

]]></Node>
<StgValue><ssdm name="lshr_ln14_107"/></StgValue>
</operation>

<operation id="1349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1350 %trunc_ln14_139 = trunc i128 %lshr_ln14_107

]]></Node>
<StgValue><ssdm name="trunc_ln14_139"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1350" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:338 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:365 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:544 %bitcast_ln14_62 = bitcast i64 %tmp_25

]]></Node>
<StgValue><ssdm name="bitcast_ln14_62"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:570 %bitcast_ln14_65 = bitcast i64 %tmp_27

]]></Node>
<StgValue><ssdm name="bitcast_ln14_65"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:594 %m2_0_load_22 = load i10 %m2_0_addr_22

]]></Node>
<StgValue><ssdm name="m2_0_load_22"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:595 %tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_22, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:620 %m2_0_load_23 = load i10 %m2_0_addr_23

]]></Node>
<StgValue><ssdm name="m2_0_load_23"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:621 %tmp_31 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_23, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:645 %m2_0_addr_24 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_82

]]></Node>
<StgValue><ssdm name="m2_0_addr_24"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:646 %m2_0_load_24 = load i10 %m2_0_addr_24

]]></Node>
<StgValue><ssdm name="m2_0_load_24"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:671 %m2_0_addr_25 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_85

]]></Node>
<StgValue><ssdm name="m2_0_addr_25"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:672 %m2_0_load_25 = load i10 %m2_0_addr_25

]]></Node>
<StgValue><ssdm name="m2_0_load_25"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:861 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_32, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1028 %bitcast_ln14_119 = bitcast i64 %trunc_ln14_104

]]></Node>
<StgValue><ssdm name="bitcast_ln14_119"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1052 %bitcast_ln14_122 = bitcast i64 %trunc_ln14_107

]]></Node>
<StgValue><ssdm name="bitcast_ln14_122"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1351 %bitcast_ln14_159 = bitcast i64 %trunc_ln14_139

]]></Node>
<StgValue><ssdm name="bitcast_ln14_159"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1352 %zext_ln14_150 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_150"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1353 %lshr_ln14_108 = lshr i128 %m1_1_load_53_read, i128 %zext_ln14_150

]]></Node>
<StgValue><ssdm name="lshr_ln14_108"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1354 %trunc_ln14_140 = trunc i128 %lshr_ln14_108

]]></Node>
<StgValue><ssdm name="trunc_ln14_140"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1355 %bitcast_ln14_160 = bitcast i64 %trunc_ln14_140

]]></Node>
<StgValue><ssdm name="bitcast_ln14_160"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1356 %tmp_73 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_159, i64 %bitcast_ln14_160, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1370 %zext_ln14_151 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_151"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1371 %lshr_ln14_109 = lshr i128 %m1_0_load_54_read, i128 %zext_ln14_151

]]></Node>
<StgValue><ssdm name="lshr_ln14_109"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1372 %trunc_ln14_141 = trunc i128 %lshr_ln14_109

]]></Node>
<StgValue><ssdm name="trunc_ln14_141"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1373 %bitcast_ln14_162 = bitcast i64 %trunc_ln14_141

]]></Node>
<StgValue><ssdm name="bitcast_ln14_162"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1374 %zext_ln14_152 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_152"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1375 %lshr_ln14_110 = lshr i128 %m1_1_load_54_read, i128 %zext_ln14_152

]]></Node>
<StgValue><ssdm name="lshr_ln14_110"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1376 %trunc_ln14_142 = trunc i128 %lshr_ln14_110

]]></Node>
<StgValue><ssdm name="trunc_ln14_142"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1377 %bitcast_ln14_163 = bitcast i64 %trunc_ln14_142

]]></Node>
<StgValue><ssdm name="bitcast_ln14_163"/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1378 %tmp_75 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_162, i64 %bitcast_ln14_163, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1392 %zext_ln14_153 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_153"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1393 %lshr_ln14_111 = lshr i128 %m1_0_load_55_read, i128 %zext_ln14_153

]]></Node>
<StgValue><ssdm name="lshr_ln14_111"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1394 %trunc_ln14_143 = trunc i128 %lshr_ln14_111

]]></Node>
<StgValue><ssdm name="trunc_ln14_143"/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1395 %bitcast_ln14_165 = bitcast i64 %trunc_ln14_143

]]></Node>
<StgValue><ssdm name="bitcast_ln14_165"/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1396 %zext_ln14_154 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_154"/></StgValue>
</operation>

<operation id="1405" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1397 %lshr_ln14_112 = lshr i128 %m1_1_load_55_read, i128 %zext_ln14_154

]]></Node>
<StgValue><ssdm name="lshr_ln14_112"/></StgValue>
</operation>

<operation id="1406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1398 %trunc_ln14_144 = trunc i128 %lshr_ln14_112

]]></Node>
<StgValue><ssdm name="trunc_ln14_144"/></StgValue>
</operation>

<operation id="1407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1399 %bitcast_ln14_166 = bitcast i64 %trunc_ln14_144

]]></Node>
<StgValue><ssdm name="bitcast_ln14_166"/></StgValue>
</operation>

<operation id="1408" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1400 %tmp_77 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_165, i64 %bitcast_ln14_166, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1414 %zext_ln14_155 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_155"/></StgValue>
</operation>

<operation id="1410" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1415 %lshr_ln14_113 = lshr i128 %m1_0_load_56_read, i128 %zext_ln14_155

]]></Node>
<StgValue><ssdm name="lshr_ln14_113"/></StgValue>
</operation>

<operation id="1411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1416 %trunc_ln14_145 = trunc i128 %lshr_ln14_113

]]></Node>
<StgValue><ssdm name="trunc_ln14_145"/></StgValue>
</operation>

<operation id="1412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1417 %bitcast_ln14_168 = bitcast i64 %trunc_ln14_145

]]></Node>
<StgValue><ssdm name="bitcast_ln14_168"/></StgValue>
</operation>

<operation id="1413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1418 %zext_ln14_156 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_156"/></StgValue>
</operation>

<operation id="1414" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1419 %lshr_ln14_114 = lshr i128 %m1_1_load_56_read, i128 %zext_ln14_156

]]></Node>
<StgValue><ssdm name="lshr_ln14_114"/></StgValue>
</operation>

<operation id="1415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1420 %trunc_ln14_146 = trunc i128 %lshr_ln14_114

]]></Node>
<StgValue><ssdm name="trunc_ln14_146"/></StgValue>
</operation>

<operation id="1416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1421 %bitcast_ln14_169 = bitcast i64 %trunc_ln14_146

]]></Node>
<StgValue><ssdm name="bitcast_ln14_169"/></StgValue>
</operation>

<operation id="1417" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1422 %tmp_79 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_168, i64 %bitcast_ln14_169, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1436 %zext_ln14_157 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_157"/></StgValue>
</operation>

<operation id="1419" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1437 %lshr_ln14_115 = lshr i128 %m1_0_load_57_read, i128 %zext_ln14_157

]]></Node>
<StgValue><ssdm name="lshr_ln14_115"/></StgValue>
</operation>

<operation id="1420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1438 %trunc_ln14_147 = trunc i128 %lshr_ln14_115

]]></Node>
<StgValue><ssdm name="trunc_ln14_147"/></StgValue>
</operation>

<operation id="1421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1439 %bitcast_ln14_171 = bitcast i64 %trunc_ln14_147

]]></Node>
<StgValue><ssdm name="bitcast_ln14_171"/></StgValue>
</operation>

<operation id="1422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1440 %zext_ln14_158 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_158"/></StgValue>
</operation>

<operation id="1423" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1441 %lshr_ln14_116 = lshr i128 %m1_1_load_57_read, i128 %zext_ln14_158

]]></Node>
<StgValue><ssdm name="lshr_ln14_116"/></StgValue>
</operation>

<operation id="1424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1442 %trunc_ln14_148 = trunc i128 %lshr_ln14_116

]]></Node>
<StgValue><ssdm name="trunc_ln14_148"/></StgValue>
</operation>

<operation id="1425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1443 %bitcast_ln14_172 = bitcast i64 %trunc_ln14_148

]]></Node>
<StgValue><ssdm name="bitcast_ln14_172"/></StgValue>
</operation>

<operation id="1426" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1444 %tmp_81 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_171, i64 %bitcast_ln14_172, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1427" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1428" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:391 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1430" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:417 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_15, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1432" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1433" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1434" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1435" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1436" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1437" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:596 %bitcast_ln14_68 = bitcast i64 %tmp_29

]]></Node>
<StgValue><ssdm name="bitcast_ln14_68"/></StgValue>
</operation>

<operation id="1439" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:622 %bitcast_ln14_71 = bitcast i64 %tmp_31

]]></Node>
<StgValue><ssdm name="bitcast_ln14_71"/></StgValue>
</operation>

<operation id="1441" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1442" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:646 %m2_0_load_24 = load i10 %m2_0_addr_24

]]></Node>
<StgValue><ssdm name="m2_0_load_24"/></StgValue>
</operation>

<operation id="1443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:647 %tmp_33 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_24, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1444" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:672 %m2_0_load_25 = load i10 %m2_0_addr_25

]]></Node>
<StgValue><ssdm name="m2_0_load_25"/></StgValue>
</operation>

<operation id="1445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:673 %tmp = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_25, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:697 %m2_0_addr_26 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_88

]]></Node>
<StgValue><ssdm name="m2_0_addr_26"/></StgValue>
</operation>

<operation id="1447" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:698 %m2_0_load_26 = load i10 %m2_0_addr_26

]]></Node>
<StgValue><ssdm name="m2_0_load_26"/></StgValue>
</operation>

<operation id="1448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:723 %m2_0_addr_27 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_91

]]></Node>
<StgValue><ssdm name="m2_0_addr_27"/></StgValue>
</operation>

<operation id="1449" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:724 %m2_0_load_27 = load i10 %m2_0_addr_27

]]></Node>
<StgValue><ssdm name="m2_0_load_27"/></StgValue>
</operation>

<operation id="1450" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:886 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_33, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1452" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:910 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_34, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1454" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1455" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1456" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1457" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1458" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1459" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1076 %bitcast_ln14_125 = bitcast i64 %trunc_ln14_110

]]></Node>
<StgValue><ssdm name="bitcast_ln14_125"/></StgValue>
</operation>

<operation id="1461" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1100 %bitcast_ln14_128 = bitcast i64 %trunc_ln14_113

]]></Node>
<StgValue><ssdm name="bitcast_ln14_128"/></StgValue>
</operation>

<operation id="1463" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1458 %zext_ln14_159 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_159"/></StgValue>
</operation>

<operation id="1465" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1459 %lshr_ln14_117 = lshr i128 %m1_0_load_58_read, i128 %zext_ln14_159

]]></Node>
<StgValue><ssdm name="lshr_ln14_117"/></StgValue>
</operation>

<operation id="1466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1460 %trunc_ln14_149 = trunc i128 %lshr_ln14_117

]]></Node>
<StgValue><ssdm name="trunc_ln14_149"/></StgValue>
</operation>

<operation id="1467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1461 %bitcast_ln14_174 = bitcast i64 %trunc_ln14_149

]]></Node>
<StgValue><ssdm name="bitcast_ln14_174"/></StgValue>
</operation>

<operation id="1468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1462 %zext_ln14_160 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_160"/></StgValue>
</operation>

<operation id="1469" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1463 %lshr_ln14_118 = lshr i128 %m1_1_load_58_read, i128 %zext_ln14_160

]]></Node>
<StgValue><ssdm name="lshr_ln14_118"/></StgValue>
</operation>

<operation id="1470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1464 %trunc_ln14_150 = trunc i128 %lshr_ln14_118

]]></Node>
<StgValue><ssdm name="trunc_ln14_150"/></StgValue>
</operation>

<operation id="1471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1465 %bitcast_ln14_175 = bitcast i64 %trunc_ln14_150

]]></Node>
<StgValue><ssdm name="bitcast_ln14_175"/></StgValue>
</operation>

<operation id="1472" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1466 %tmp_83 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_174, i64 %bitcast_ln14_175, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1480 %zext_ln14_161 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_161"/></StgValue>
</operation>

<operation id="1474" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1481 %lshr_ln14_119 = lshr i128 %m1_0_load_59_read, i128 %zext_ln14_161

]]></Node>
<StgValue><ssdm name="lshr_ln14_119"/></StgValue>
</operation>

<operation id="1475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1482 %trunc_ln14_151 = trunc i128 %lshr_ln14_119

]]></Node>
<StgValue><ssdm name="trunc_ln14_151"/></StgValue>
</operation>

<operation id="1476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1483 %bitcast_ln14_177 = bitcast i64 %trunc_ln14_151

]]></Node>
<StgValue><ssdm name="bitcast_ln14_177"/></StgValue>
</operation>

<operation id="1477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1484 %zext_ln14_162 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_162"/></StgValue>
</operation>

<operation id="1478" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1485 %lshr_ln14_120 = lshr i128 %m1_1_load_59_read, i128 %zext_ln14_162

]]></Node>
<StgValue><ssdm name="lshr_ln14_120"/></StgValue>
</operation>

<operation id="1479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1486 %trunc_ln14_152 = trunc i128 %lshr_ln14_120

]]></Node>
<StgValue><ssdm name="trunc_ln14_152"/></StgValue>
</operation>

<operation id="1480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1487 %bitcast_ln14_178 = bitcast i64 %trunc_ln14_152

]]></Node>
<StgValue><ssdm name="bitcast_ln14_178"/></StgValue>
</operation>

<operation id="1481" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1488 %tmp_85 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_177, i64 %bitcast_ln14_178, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1502 %zext_ln14_163 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_163"/></StgValue>
</operation>

<operation id="1483" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1503 %lshr_ln14_121 = lshr i128 %m1_0_load_60_read, i128 %zext_ln14_163

]]></Node>
<StgValue><ssdm name="lshr_ln14_121"/></StgValue>
</operation>

<operation id="1484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1504 %trunc_ln14_153 = trunc i128 %lshr_ln14_121

]]></Node>
<StgValue><ssdm name="trunc_ln14_153"/></StgValue>
</operation>

<operation id="1485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1505 %bitcast_ln14_180 = bitcast i64 %trunc_ln14_153

]]></Node>
<StgValue><ssdm name="bitcast_ln14_180"/></StgValue>
</operation>

<operation id="1486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1506 %zext_ln14_164 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_164"/></StgValue>
</operation>

<operation id="1487" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1507 %lshr_ln14_122 = lshr i128 %m1_1_load_60_read, i128 %zext_ln14_164

]]></Node>
<StgValue><ssdm name="lshr_ln14_122"/></StgValue>
</operation>

<operation id="1488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1508 %trunc_ln14_154 = trunc i128 %lshr_ln14_122

]]></Node>
<StgValue><ssdm name="trunc_ln14_154"/></StgValue>
</operation>

<operation id="1489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1509 %bitcast_ln14_181 = bitcast i64 %trunc_ln14_154

]]></Node>
<StgValue><ssdm name="bitcast_ln14_181"/></StgValue>
</operation>

<operation id="1490" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1510 %tmp_87 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_180, i64 %bitcast_ln14_181, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1524 %zext_ln14_165 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_165"/></StgValue>
</operation>

<operation id="1492" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1525 %lshr_ln14_123 = lshr i128 %m1_0_load_61_read, i128 %zext_ln14_165

]]></Node>
<StgValue><ssdm name="lshr_ln14_123"/></StgValue>
</operation>

<operation id="1493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1526 %trunc_ln14_155 = trunc i128 %lshr_ln14_123

]]></Node>
<StgValue><ssdm name="trunc_ln14_155"/></StgValue>
</operation>

<operation id="1494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1527 %bitcast_ln14_183 = bitcast i64 %trunc_ln14_155

]]></Node>
<StgValue><ssdm name="bitcast_ln14_183"/></StgValue>
</operation>

<operation id="1495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1528 %zext_ln14_166 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_166"/></StgValue>
</operation>

<operation id="1496" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1529 %lshr_ln14_124 = lshr i128 %m1_1_load_61_read, i128 %zext_ln14_166

]]></Node>
<StgValue><ssdm name="lshr_ln14_124"/></StgValue>
</operation>

<operation id="1497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1530 %trunc_ln14_156 = trunc i128 %lshr_ln14_124

]]></Node>
<StgValue><ssdm name="trunc_ln14_156"/></StgValue>
</operation>

<operation id="1498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1531 %bitcast_ln14_184 = bitcast i64 %trunc_ln14_156

]]></Node>
<StgValue><ssdm name="bitcast_ln14_184"/></StgValue>
</operation>

<operation id="1499" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1532 %tmp_89 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_183, i64 %bitcast_ln14_184, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1546 %zext_ln14_167 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_167"/></StgValue>
</operation>

<operation id="1501" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1547 %lshr_ln14_125 = lshr i128 %m1_0_load_62_read, i128 %zext_ln14_167

]]></Node>
<StgValue><ssdm name="lshr_ln14_125"/></StgValue>
</operation>

<operation id="1502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1548 %trunc_ln14_157 = trunc i128 %lshr_ln14_125

]]></Node>
<StgValue><ssdm name="trunc_ln14_157"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1503" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1504" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:442 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_16, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1506" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:468 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_17, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1508" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1509" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1510" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1511" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1512" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1513" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:648 %bitcast_ln14_74 = bitcast i64 %tmp_33

]]></Node>
<StgValue><ssdm name="bitcast_ln14_74"/></StgValue>
</operation>

<operation id="1515" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:674 %bitcast_ln14_77 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln14_77"/></StgValue>
</operation>

<operation id="1517" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1518" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:698 %m2_0_load_26 = load i10 %m2_0_addr_26

]]></Node>
<StgValue><ssdm name="m2_0_load_26"/></StgValue>
</operation>

<operation id="1519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:699 %tmp_36 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_26, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1520" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:724 %m2_0_load_27 = load i10 %m2_0_addr_27

]]></Node>
<StgValue><ssdm name="m2_0_load_27"/></StgValue>
</operation>

<operation id="1521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:725 %tmp_38 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_27, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:749 %m2_0_addr_28 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_94

]]></Node>
<StgValue><ssdm name="m2_0_addr_28"/></StgValue>
</operation>

<operation id="1523" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:750 %m2_0_load_28 = load i10 %m2_0_addr_28

]]></Node>
<StgValue><ssdm name="m2_0_load_28"/></StgValue>
</operation>

<operation id="1524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:775 %m2_0_addr_29 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_97

]]></Node>
<StgValue><ssdm name="m2_0_addr_29"/></StgValue>
</operation>

<operation id="1525" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:776 %m2_0_load_29 = load i10 %m2_0_addr_29

]]></Node>
<StgValue><ssdm name="m2_0_load_29"/></StgValue>
</operation>

<operation id="1526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:827 %and_ln14_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_46, i6 0

]]></Node>
<StgValue><ssdm name="and_ln14_6"/></StgValue>
</operation>

<operation id="1527" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:934 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_35, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1529" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:958 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_36, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1531" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1532" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1533" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1534" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1535" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1536" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1124 %bitcast_ln14_131 = bitcast i64 %trunc_ln14_116

]]></Node>
<StgValue><ssdm name="bitcast_ln14_131"/></StgValue>
</operation>

<operation id="1538" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1148 %bitcast_ln14_134 = bitcast i64 %trunc_ln14_119

]]></Node>
<StgValue><ssdm name="bitcast_ln14_134"/></StgValue>
</operation>

<operation id="1540" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1549 %bitcast_ln14_186 = bitcast i64 %trunc_ln14_157

]]></Node>
<StgValue><ssdm name="bitcast_ln14_186"/></StgValue>
</operation>

<operation id="1542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1550 %zext_ln14_168 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_168"/></StgValue>
</operation>

<operation id="1543" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1551 %lshr_ln14_126 = lshr i128 %m1_1_load_62_read, i128 %zext_ln14_168

]]></Node>
<StgValue><ssdm name="lshr_ln14_126"/></StgValue>
</operation>

<operation id="1544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1552 %trunc_ln14_158 = trunc i128 %lshr_ln14_126

]]></Node>
<StgValue><ssdm name="trunc_ln14_158"/></StgValue>
</operation>

<operation id="1545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1553 %bitcast_ln14_187 = bitcast i64 %trunc_ln14_158

]]></Node>
<StgValue><ssdm name="bitcast_ln14_187"/></StgValue>
</operation>

<operation id="1546" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1554 %tmp_91 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_186, i64 %bitcast_ln14_187, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1568 %zext_ln14_169 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_169"/></StgValue>
</operation>

<operation id="1548" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1569 %lshr_ln14_127 = lshr i128 %m1_0_load_63_read, i128 %zext_ln14_169

]]></Node>
<StgValue><ssdm name="lshr_ln14_127"/></StgValue>
</operation>

<operation id="1549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1570 %trunc_ln14_159 = trunc i128 %lshr_ln14_127

]]></Node>
<StgValue><ssdm name="trunc_ln14_159"/></StgValue>
</operation>

<operation id="1550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1571 %bitcast_ln14_189 = bitcast i64 %trunc_ln14_159

]]></Node>
<StgValue><ssdm name="bitcast_ln14_189"/></StgValue>
</operation>

<operation id="1551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1572 %zext_ln14_170 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_170"/></StgValue>
</operation>

<operation id="1552" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1573 %lshr_ln14_128 = lshr i128 %m1_1_load_63_read, i128 %zext_ln14_170

]]></Node>
<StgValue><ssdm name="lshr_ln14_128"/></StgValue>
</operation>

<operation id="1553" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1574 %trunc_ln14_160 = trunc i128 %lshr_ln14_128

]]></Node>
<StgValue><ssdm name="trunc_ln14_160"/></StgValue>
</operation>

<operation id="1554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1575 %bitcast_ln14_190 = bitcast i64 %trunc_ln14_160

]]></Node>
<StgValue><ssdm name="bitcast_ln14_190"/></StgValue>
</operation>

<operation id="1555" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1576 %tmp_93 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_189, i64 %bitcast_ln14_190, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1579 %zext_ln14_171 = zext i7 %and_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_171"/></StgValue>
</operation>

<operation id="1557" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1580 %lshr_ln14_129 = lshr i128 %m2_1_load_18, i128 %zext_ln14_171

]]></Node>
<StgValue><ssdm name="lshr_ln14_129"/></StgValue>
</operation>

<operation id="1558" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1581 %trunc_ln14_161 = trunc i128 %lshr_ln14_129

]]></Node>
<StgValue><ssdm name="trunc_ln14_161"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1560" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln9 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="1561" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1562" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:494 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_18, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1564" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:520 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_19, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1566" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1567" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1568" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1569" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1570" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1571" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:700 %bitcast_ln14_80 = bitcast i64 %tmp_36

]]></Node>
<StgValue><ssdm name="bitcast_ln14_80"/></StgValue>
</operation>

<operation id="1573" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:726 %bitcast_ln14_83 = bitcast i64 %tmp_38

]]></Node>
<StgValue><ssdm name="bitcast_ln14_83"/></StgValue>
</operation>

<operation id="1575" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1576" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:750 %m2_0_load_28 = load i10 %m2_0_addr_28

]]></Node>
<StgValue><ssdm name="m2_0_load_28"/></StgValue>
</operation>

<operation id="1577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:751 %tmp_40 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_28, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1578" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:776 %m2_0_load_29 = load i10 %m2_0_addr_29

]]></Node>
<StgValue><ssdm name="m2_0_load_29"/></StgValue>
</operation>

<operation id="1579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:777 %tmp_42 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_29, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:801 %m2_0_addr_30 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_101

]]></Node>
<StgValue><ssdm name="m2_0_addr_30"/></StgValue>
</operation>

<operation id="1581" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:802 %m2_0_load_30 = load i10 %m2_0_addr_30

]]></Node>
<StgValue><ssdm name="m2_0_load_30"/></StgValue>
</operation>

<operation id="1582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:830 %m2_0_addr_31 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_104

]]></Node>
<StgValue><ssdm name="m2_0_addr_31"/></StgValue>
</operation>

<operation id="1583" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:831 %m2_0_load_31 = load i10 %m2_0_addr_31

]]></Node>
<StgValue><ssdm name="m2_0_load_31"/></StgValue>
</operation>

<operation id="1584" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:982 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_37, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1586" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1006 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_38, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1588" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1589" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1590" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1591" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1592" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1593" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1172 %bitcast_ln14_137 = bitcast i64 %trunc_ln14_122

]]></Node>
<StgValue><ssdm name="bitcast_ln14_137"/></StgValue>
</operation>

<operation id="1595" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1196 %bitcast_ln14_140 = bitcast i64 %trunc_ln14_125

]]></Node>
<StgValue><ssdm name="bitcast_ln14_140"/></StgValue>
</operation>

<operation id="1597" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1590 %zext_ln17 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="1599" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.191:1593 %add_ln17_2 = add i11 %zext_ln17, i11 %trunc_ln17_1_read

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="1600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1594 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln17_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1601" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx15137.exit:0 %store_ln9 = store i7 %add_ln9, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="1602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15137.exit:1 %br_ln9 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1603" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:55 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1605" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:546 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_20, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1607" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:572 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_21, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1609" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1610" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1611" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1612" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1613" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1614" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1615" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:752 %bitcast_ln14_86 = bitcast i64 %tmp_40

]]></Node>
<StgValue><ssdm name="bitcast_ln14_86"/></StgValue>
</operation>

<operation id="1616" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1617" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:778 %bitcast_ln14_89 = bitcast i64 %tmp_42

]]></Node>
<StgValue><ssdm name="bitcast_ln14_89"/></StgValue>
</operation>

<operation id="1618" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1619" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:802 %m2_0_load_30 = load i10 %m2_0_addr_30

]]></Node>
<StgValue><ssdm name="m2_0_load_30"/></StgValue>
</operation>

<operation id="1620" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:803 %tmp_44 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_30, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1621" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:831 %m2_0_load_31 = load i10 %m2_0_addr_31

]]></Node>
<StgValue><ssdm name="m2_0_load_31"/></StgValue>
</operation>

<operation id="1622" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1623" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1030 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_39, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1624" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1625" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1054 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_40, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1626" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1627" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1628" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1629" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1630" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1631" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1632" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1222 %bitcast_ln14_143 = bitcast i64 %trunc_ln14_128

]]></Node>
<StgValue><ssdm name="bitcast_ln14_143"/></StgValue>
</operation>

<operation id="1633" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1634" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1246 %bitcast_ln14_146 = bitcast i64 %tmp_64

]]></Node>
<StgValue><ssdm name="bitcast_ln14_146"/></StgValue>
</operation>

<operation id="1635" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1636" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1637" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:598 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_22, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1639" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1640" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:624 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_23, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1641" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1642" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1643" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1644" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1645" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1646" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1647" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:804 %bitcast_ln14_92 = bitcast i64 %tmp_44

]]></Node>
<StgValue><ssdm name="bitcast_ln14_92"/></StgValue>
</operation>

<operation id="1648" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1649" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1650" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1078 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_41, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1651" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1652" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1102 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_42, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1653" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1654" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1655" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1656" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1657" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1658" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1659" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1270 %bitcast_ln14_149 = bitcast i64 %tmp_66

]]></Node>
<StgValue><ssdm name="bitcast_ln14_149"/></StgValue>
</operation>

<operation id="1660" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1661" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1292 %bitcast_ln14_152 = bitcast i64 %tmp_68

]]></Node>
<StgValue><ssdm name="bitcast_ln14_152"/></StgValue>
</operation>

<operation id="1662" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1663" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1314 %bitcast_ln14_155 = bitcast i64 %tmp_70

]]></Node>
<StgValue><ssdm name="bitcast_ln14_155"/></StgValue>
</operation>

<operation id="1664" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1665" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1666" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:650 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_24, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1668" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:676 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_25, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1670" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1671" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1672" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1673" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1674" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1675" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1676" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1126 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_43, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1677" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1150 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_44, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1679" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1680" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1681" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1682" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1683" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1684" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1685" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1686" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1336 %bitcast_ln14_158 = bitcast i64 %tmp_72

]]></Node>
<StgValue><ssdm name="bitcast_ln14_158"/></StgValue>
</operation>

<operation id="1687" st_id="19" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1688" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1358 %bitcast_ln14_161 = bitcast i64 %tmp_74

]]></Node>
<StgValue><ssdm name="bitcast_ln14_161"/></StgValue>
</operation>

<operation id="1689" st_id="19" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1690" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1691" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:702 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_26, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1693" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:728 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_27, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1695" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1696" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1697" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1698" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1174 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_45, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1700" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1701" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1198 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_46, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1702" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1703" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1704" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1705" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1706" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1707" st_id="20" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1708" st_id="20" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1709" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1380 %bitcast_ln14_164 = bitcast i64 %tmp_76

]]></Node>
<StgValue><ssdm name="bitcast_ln14_164"/></StgValue>
</operation>

<operation id="1710" st_id="20" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1711" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1402 %bitcast_ln14_167 = bitcast i64 %tmp_78

]]></Node>
<StgValue><ssdm name="bitcast_ln14_167"/></StgValue>
</operation>

<operation id="1712" st_id="20" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1713" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1714" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1715" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:754 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_28, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1716" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1717" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:780 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_29, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1718" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1719" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1720" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1224 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_47, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1721" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1722" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1248 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_48, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1723" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1724" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1725" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1726" st_id="21" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1727" st_id="21" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1728" st_id="21" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1729" st_id="21" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1730" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1424 %bitcast_ln14_170 = bitcast i64 %tmp_80

]]></Node>
<StgValue><ssdm name="bitcast_ln14_170"/></StgValue>
</operation>

<operation id="1731" st_id="21" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1732" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1446 %bitcast_ln14_173 = bitcast i64 %tmp_82

]]></Node>
<StgValue><ssdm name="bitcast_ln14_173"/></StgValue>
</operation>

<operation id="1733" st_id="21" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1734" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1735" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:81 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1736" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1737" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:806 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_30, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1738" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1739" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1272 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_49, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1740" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1741" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1294 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_50, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1742" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1743" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1316 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_51, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1744" st_id="22" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1745" st_id="22" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1746" st_id="22" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1747" st_id="22" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1748" st_id="22" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1749" st_id="22" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1750" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1468 %bitcast_ln14_176 = bitcast i64 %tmp_84

]]></Node>
<StgValue><ssdm name="bitcast_ln14_176"/></StgValue>
</operation>

<operation id="1751" st_id="22" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1752" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1490 %bitcast_ln14_179 = bitcast i64 %tmp_86

]]></Node>
<StgValue><ssdm name="bitcast_ln14_179"/></StgValue>
</operation>

<operation id="1753" st_id="22" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1754" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1755" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:816 %zext_ln14_102 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_102"/></StgValue>
</operation>

<operation id="1756" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:817 %lshr_ln14_62 = lshr i128 %m1_0_load_31_read, i128 %zext_ln14_102

]]></Node>
<StgValue><ssdm name="lshr_ln14_62"/></StgValue>
</operation>

<operation id="1757" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:818 %trunc_ln14_78 = trunc i128 %lshr_ln14_62

]]></Node>
<StgValue><ssdm name="trunc_ln14_78"/></StgValue>
</operation>

<operation id="1758" st_id="23" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1759" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1338 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_52, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1760" st_id="23" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1761" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1360 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_53, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1762" st_id="23" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1763" st_id="23" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1764" st_id="23" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1765" st_id="23" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1766" st_id="23" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1767" st_id="23" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1768" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1512 %bitcast_ln14_182 = bitcast i64 %tmp_88

]]></Node>
<StgValue><ssdm name="bitcast_ln14_182"/></StgValue>
</operation>

<operation id="1769" st_id="23" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1770" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1534 %bitcast_ln14_185 = bitcast i64 %tmp_90

]]></Node>
<StgValue><ssdm name="bitcast_ln14_185"/></StgValue>
</operation>

<operation id="1771" st_id="23" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1772" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1773" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:819 %bitcast_ln14_93 = bitcast i64 %trunc_ln14_78

]]></Node>
<StgValue><ssdm name="bitcast_ln14_93"/></StgValue>
</operation>

<operation id="1774" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:820 %zext_ln14_103 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_103"/></StgValue>
</operation>

<operation id="1775" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:821 %lshr_ln14_63 = lshr i128 %m1_1_load_31_read, i128 %zext_ln14_103

]]></Node>
<StgValue><ssdm name="lshr_ln14_63"/></StgValue>
</operation>

<operation id="1776" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:822 %trunc_ln14_79 = trunc i128 %lshr_ln14_63

]]></Node>
<StgValue><ssdm name="trunc_ln14_79"/></StgValue>
</operation>

<operation id="1777" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:823 %bitcast_ln14_94 = bitcast i64 %trunc_ln14_79

]]></Node>
<StgValue><ssdm name="bitcast_ln14_94"/></StgValue>
</operation>

<operation id="1778" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:824 %tmp_45 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_93, i64 %bitcast_ln14_94, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1779" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:832 %zext_ln14_105 = zext i7 %and_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_105"/></StgValue>
</operation>

<operation id="1780" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:833 %lshr_ln14_64 = lshr i128 %m2_0_load_31, i128 %zext_ln14_105

]]></Node>
<StgValue><ssdm name="lshr_ln14_64"/></StgValue>
</operation>

<operation id="1781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:834 %trunc_ln14_80 = trunc i128 %lshr_ln14_64

]]></Node>
<StgValue><ssdm name="trunc_ln14_80"/></StgValue>
</operation>

<operation id="1782" st_id="24" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1382 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_54, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1784" st_id="24" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1785" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1404 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_55, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1786" st_id="24" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1787" st_id="24" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1788" st_id="24" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1789" st_id="24" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1790" st_id="24" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1791" st_id="24" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1792" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1556 %bitcast_ln14_188 = bitcast i64 %tmp_92

]]></Node>
<StgValue><ssdm name="bitcast_ln14_188"/></StgValue>
</operation>

<operation id="1793" st_id="24" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1794" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1582 %bitcast_ln14_191 = bitcast i64 %trunc_ln14_161

]]></Node>
<StgValue><ssdm name="bitcast_ln14_191"/></StgValue>
</operation>

<operation id="1795" st_id="24" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1796" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1797" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:835 %bitcast_ln14_95 = bitcast i64 %trunc_ln14_80

]]></Node>
<StgValue><ssdm name="bitcast_ln14_95"/></StgValue>
</operation>

<operation id="1798" st_id="25" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1799" st_id="25" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1426 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_56, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1801" st_id="25" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1802" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1448 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_57, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1803" st_id="25" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1804" st_id="25" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1805" st_id="25" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1806" st_id="25" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1807" st_id="25" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1808" st_id="25" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1809" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1810" st_id="26" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1811" st_id="26" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1812" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1470 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_58, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1813" st_id="26" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1492 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_59, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1815" st_id="26" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1816" st_id="26" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1817" st_id="26" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1818" st_id="26" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1819" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1820" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:108 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_3, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1821" st_id="27" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1822" st_id="27" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1823" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1514 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_60, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1824" st_id="27" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1825" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1536 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_61, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1826" st_id="27" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1827" st_id="27" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1828" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1829" st_id="28" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1830" st_id="28" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1558 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_62, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1832" st_id="28" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>

<operation id="1833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1584 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_63, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1834" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1835" st_id="29" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1836" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:837 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_31, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1837" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1838" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1839" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:134 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_4, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1841" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1842" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1843" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1844" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1845" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1846" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:160 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_5, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1847" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1848" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1849" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1850" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1851" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1852" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:186 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_6, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1853" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1854" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1855" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1856" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1857" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1858" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:212 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_7, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1859" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1860" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1861" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1862" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1863" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="1864" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:238 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1865" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1866" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1867" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1868" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1869" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="1870" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:264 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_9, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1871" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1872" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1873" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1874" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1875" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="1876" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:290 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_10, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1877" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1878" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1879" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1880" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1881" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="1882" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:316 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_11, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1883" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1884" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1885" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1886" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1887" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="1888" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:342 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_12, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1889" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1890" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1891" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1892" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1893" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="1894" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:369 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_13, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1895" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1896" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1897" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1898" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1899" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="1900" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:395 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_14, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1901" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1902" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1903" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1904" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1905" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="1906" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:421 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_15, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1907" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1908" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1909" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1910" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1911" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="1912" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:446 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_16, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1913" st_id="93" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1914" st_id="94" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1915" st_id="95" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1916" st_id="96" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1917" st_id="97" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="1918" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:472 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_17, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1919" st_id="98" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1920" st_id="99" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1921" st_id="100" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1922" st_id="101" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1923" st_id="102" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="1924" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:498 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_18, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1925" st_id="103" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1926" st_id="104" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1927" st_id="105" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1928" st_id="106" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="1929" st_id="107" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="1930" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:524 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_19, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="1931" st_id="108" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="1932" st_id="109" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1933" st_id="110" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1934" st_id="111" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1935" st_id="112" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="1936" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:550 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_20, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1937" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="1938" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="1939" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="1940" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="1941" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="1942" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:576 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_21, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="1943" st_id="118" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="1944" st_id="119" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="1945" st_id="120" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="1946" st_id="121" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="1947" st_id="122" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="1948" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:602 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_22, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="1949" st_id="123" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="1950" st_id="124" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="1951" st_id="125" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="1952" st_id="126" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="1953" st_id="127" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="1954" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:628 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_23, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="1955" st_id="128" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="1956" st_id="129" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="1957" st_id="130" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="1958" st_id="131" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="1959" st_id="132" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="1960" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:654 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_24, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="1961" st_id="133" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="1962" st_id="134" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="1963" st_id="135" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="1964" st_id="136" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="1965" st_id="137" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="1966" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:680 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_25, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="1967" st_id="138" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="1968" st_id="139" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="1969" st_id="140" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="1970" st_id="141" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="1971" st_id="142" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="1972" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:706 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_26, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="1973" st_id="143" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="1974" st_id="144" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="1975" st_id="145" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="1976" st_id="146" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="1977" st_id="147" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="1978" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:732 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_27, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="1979" st_id="148" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="1980" st_id="149" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="1981" st_id="150" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="1982" st_id="151" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="1983" st_id="152" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="1984" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:758 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_28, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="1985" st_id="153" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="1986" st_id="154" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="1987" st_id="155" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="1988" st_id="156" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="1989" st_id="157" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="1990" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:784 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_29, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="1991" st_id="158" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="1992" st_id="159" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="1993" st_id="160" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="1994" st_id="161" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="1995" st_id="162" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1996" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:810 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_30, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="1997" st_id="163" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="1998" st_id="164" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="1999" st_id="165" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="2000" st_id="166" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="2001" st_id="167" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="2002" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:841 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_31, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="2003" st_id="168" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="2004" st_id="169" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="2005" st_id="170" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="2006" st_id="171" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="2007" st_id="172" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="2008" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:865 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_32, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="2009" st_id="173" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="2010" st_id="174" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="2011" st_id="175" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="2012" st_id="176" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="2013" st_id="177" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="2014" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:890 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_33, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="2015" st_id="178" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="2016" st_id="179" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="2017" st_id="180" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="2018" st_id="181" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="2019" st_id="182" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="2020" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:914 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_34, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="2021" st_id="183" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="2022" st_id="184" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="2023" st_id="185" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="2024" st_id="186" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="2025" st_id="187" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="2026" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:938 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_35, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="2027" st_id="188" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="2028" st_id="189" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="2029" st_id="190" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="2030" st_id="191" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="2031" st_id="192" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="2032" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:962 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_36, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="2033" st_id="193" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="2034" st_id="194" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="2035" st_id="195" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="2036" st_id="196" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="2037" st_id="197" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="2038" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:986 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_37, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="2039" st_id="198" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="2040" st_id="199" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="2041" st_id="200" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="2042" st_id="201" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="2043" st_id="202" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="2044" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1010 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_38, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="2045" st_id="203" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="2046" st_id="204" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="2047" st_id="205" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="2048" st_id="206" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="2049" st_id="207" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2050" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1034 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_39, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="2051" st_id="208" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="2052" st_id="209" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="2053" st_id="210" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="2054" st_id="211" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="2055" st_id="212" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="2056" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1058 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_40, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="2057" st_id="213" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">

<operation id="2058" st_id="214" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="215" st_id="216">

<operation id="2059" st_id="215" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="2060" st_id="216" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="2061" st_id="217" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="2062" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1082 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_41, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="2063" st_id="218" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="2064" st_id="219" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="2065" st_id="220" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="2066" st_id="221" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="2067" st_id="222" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="2068" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1106 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_42, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="2069" st_id="223" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="2070" st_id="224" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="2071" st_id="225" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="2072" st_id="226" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="2073" st_id="227" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="2074" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1130 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_43, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="2075" st_id="228" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="2076" st_id="229" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="230" st_id="231">

<operation id="2077" st_id="230" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="231" st_id="232">

<operation id="2078" st_id="231" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="232" st_id="233">

<operation id="2079" st_id="232" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="2080" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1154 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_44, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="233" st_id="234">

<operation id="2081" st_id="233" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="234" st_id="235">

<operation id="2082" st_id="234" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="235" st_id="236">

<operation id="2083" st_id="235" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="236" st_id="237">

<operation id="2084" st_id="236" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="237" st_id="238">

<operation id="2085" st_id="237" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="2086" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1178 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_45, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="238" st_id="239">

<operation id="2087" st_id="238" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="239" st_id="240">

<operation id="2088" st_id="239" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="240" st_id="241">

<operation id="2089" st_id="240" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="241" st_id="242">

<operation id="2090" st_id="241" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="242" st_id="243">

<operation id="2091" st_id="242" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="2092" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1202 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_46, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="243" st_id="244">

<operation id="2093" st_id="243" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="244" st_id="245">

<operation id="2094" st_id="244" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="245" st_id="246">

<operation id="2095" st_id="245" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="246" st_id="247">

<operation id="2096" st_id="246" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="247" st_id="248">

<operation id="2097" st_id="247" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="2098" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1228 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_47, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="248" st_id="249">

<operation id="2099" st_id="248" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="249" st_id="250">

<operation id="2100" st_id="249" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="250" st_id="251">

<operation id="2101" st_id="250" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="251" st_id="252">

<operation id="2102" st_id="251" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="252" st_id="253">

<operation id="2103" st_id="252" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="2104" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1252 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_48, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="253" st_id="254">

<operation id="2105" st_id="253" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="254" st_id="255">

<operation id="2106" st_id="254" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="255" st_id="256">

<operation id="2107" st_id="255" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="256" st_id="257">

<operation id="2108" st_id="256" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="257" st_id="258">

<operation id="2109" st_id="257" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="2110" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1276 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_49, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="258" st_id="259">

<operation id="2111" st_id="258" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="259" st_id="260">

<operation id="2112" st_id="259" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="260" st_id="261">

<operation id="2113" st_id="260" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="261" st_id="262">

<operation id="2114" st_id="261" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="262" st_id="263">

<operation id="2115" st_id="262" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="2116" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1298 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_50, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="263" st_id="264">

<operation id="2117" st_id="263" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="264" st_id="265">

<operation id="2118" st_id="264" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="265" st_id="266">

<operation id="2119" st_id="265" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="266" st_id="267">

<operation id="2120" st_id="266" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="267" st_id="268">

<operation id="2121" st_id="267" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="2122" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1320 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_51, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="268" st_id="269">

<operation id="2123" st_id="268" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="269" st_id="270">

<operation id="2124" st_id="269" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="270" st_id="271">

<operation id="2125" st_id="270" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="271" st_id="272">

<operation id="2126" st_id="271" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="272" st_id="273">

<operation id="2127" st_id="272" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="2128" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1342 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_52, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="273" st_id="274">

<operation id="2129" st_id="273" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="274" st_id="275">

<operation id="2130" st_id="274" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="275" st_id="276">

<operation id="2131" st_id="275" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="276" st_id="277">

<operation id="2132" st_id="276" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="277" st_id="278">

<operation id="2133" st_id="277" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="2134" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1364 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_53, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="278" st_id="279">

<operation id="2135" st_id="278" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="279" st_id="280">

<operation id="2136" st_id="279" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="280" st_id="281">

<operation id="2137" st_id="280" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="281" st_id="282">

<operation id="2138" st_id="281" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="282" st_id="283">

<operation id="2139" st_id="282" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="2140" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1386 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_54, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="283" st_id="284">

<operation id="2141" st_id="283" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="284" st_id="285">

<operation id="2142" st_id="284" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="285" st_id="286">

<operation id="2143" st_id="285" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="286" st_id="287">

<operation id="2144" st_id="286" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="287" st_id="288">

<operation id="2145" st_id="287" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="2146" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1408 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_55, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="288" st_id="289">

<operation id="2147" st_id="288" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="289" st_id="290">

<operation id="2148" st_id="289" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="290" st_id="291">

<operation id="2149" st_id="290" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="291" st_id="292">

<operation id="2150" st_id="291" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="292" st_id="293">

<operation id="2151" st_id="292" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="2152" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1430 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_56, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="293" st_id="294">

<operation id="2153" st_id="293" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="294" st_id="295">

<operation id="2154" st_id="294" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="295" st_id="296">

<operation id="2155" st_id="295" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="296" st_id="297">

<operation id="2156" st_id="296" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="297" st_id="298">

<operation id="2157" st_id="297" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="2158" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1452 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_57, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="298" st_id="299">

<operation id="2159" st_id="298" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="299" st_id="300">

<operation id="2160" st_id="299" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="300" st_id="301">

<operation id="2161" st_id="300" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="301" st_id="302">

<operation id="2162" st_id="301" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="302" st_id="303">

<operation id="2163" st_id="302" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="2164" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1474 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_58, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="303" st_id="304">

<operation id="2165" st_id="303" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="304" st_id="305">

<operation id="2166" st_id="304" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="305" st_id="306">

<operation id="2167" st_id="305" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="306" st_id="307">

<operation id="2168" st_id="306" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="307" st_id="308">

<operation id="2169" st_id="307" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="2170" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1496 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_59, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="308" st_id="309">

<operation id="2171" st_id="308" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="309" st_id="310">

<operation id="2172" st_id="309" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="310" st_id="311">

<operation id="2173" st_id="310" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="311" st_id="312">

<operation id="2174" st_id="311" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="312" st_id="313">

<operation id="2175" st_id="312" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="2176" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1518 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_60, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="313" st_id="314">

<operation id="2177" st_id="313" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="314" st_id="315">

<operation id="2178" st_id="314" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="315" st_id="316">

<operation id="2179" st_id="315" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="316" st_id="317">

<operation id="2180" st_id="316" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="317" st_id="318">

<operation id="2181" st_id="317" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="2182" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1540 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_61, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="318" st_id="319">

<operation id="2183" st_id="318" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>
</state>

<state id="319" st_id="320">

<operation id="2184" st_id="319" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2672" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0">
<![CDATA[
for.inc19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="320" st_id="321">

<operation id="2185" st_id="320" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>
</state>

<state id="321" st_id="322">

<operation id="2186" st_id="321" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2187" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1596 %zext_ln17_1 = zext i10 %add_ln17_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="2188" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx15137.case.0:0 %prod_0_addr = getelementptr i128 %prod_0, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="prod_0_addr"/></StgValue>
</operation>

<operation id="2189" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.0:1 %prod_0_load = load i10 %prod_0_addr

]]></Node>
<StgValue><ssdm name="prod_0_load"/></StgValue>
</operation>

<operation id="2190" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx15137.case.1:0 %prod_1_addr = getelementptr i128 %prod_1, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="prod_1_addr"/></StgValue>
</operation>

<operation id="2191" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.1:1 %prod_1_load = load i10 %prod_1_addr

]]></Node>
<StgValue><ssdm name="prod_1_load"/></StgValue>
</operation>
</state>

<state id="322" st_id="323">

<operation id="2192" st_id="322" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2193" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1562 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_62, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="2194" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.0:1 %prod_0_load = load i10 %prod_0_addr

]]></Node>
<StgValue><ssdm name="prod_0_load"/></StgValue>
</operation>

<operation id="2195" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.1:1 %prod_1_load = load i10 %prod_1_addr

]]></Node>
<StgValue><ssdm name="prod_1_load"/></StgValue>
</operation>
</state>

<state id="323" st_id="324">

<operation id="2196" st_id="323" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="324" st_id="325">

<operation id="2197" st_id="324" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="325" st_id="326">

<operation id="2198" st_id="325" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="326" st_id="327">

<operation id="2199" st_id="326" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="327" st_id="328">

<operation id="2200" st_id="327" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="2201" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1588 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_63, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="2202" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1598 %bitcast_ln17 = bitcast i64 %sum_63

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>
</state>

<state id="328" st_id="329">
</state>

<state id="329" st_id="330">
</state>

<state id="330" st_id="331">
</state>

<state id="331" st_id="332">
</state>

<state id="332" st_id="333">
</state>

<state id="333" st_id="334">
</state>

<state id="334" st_id="335">
</state>

<state id="335" st_id="336">

<operation id="2203" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:5 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_131

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="2204" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:6 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_175

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="2205" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:7 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="2206" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:8 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2207" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:9 %rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend206"/></StgValue>
</operation>

<operation id="2208" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:10 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="2209" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:26 %rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend204"/></StgValue>
</operation>

<operation id="2210" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:27 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="2211" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:30 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="2212" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:31 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="2213" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:32 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 64, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2214" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:33 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="2215" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:34 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="2216" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:52 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="2217" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:53 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="2218" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:56 %rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend194"/></StgValue>
</operation>

<operation id="2219" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:57 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="2220" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:58 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 128, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2221" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:59 %rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend192"/></StgValue>
</operation>

<operation id="2222" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:60 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="2223" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:78 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="2224" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:79 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="2225" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:82 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="2226" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:83 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="2227" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:84 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 192, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2228" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:85 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="2229" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:86 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="2230" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:105 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="2231" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:106 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="2232" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:109 %rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend182"/></StgValue>
</operation>

<operation id="2233" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:110 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="2234" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:111 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 256, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2235" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:112 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="2236" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:113 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="2237" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:131 %rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend176"/></StgValue>
</operation>

<operation id="2238" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:132 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="2239" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:135 %rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend174"/></StgValue>
</operation>

<operation id="2240" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:136 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="2241" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:137 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 320, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2242" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:138 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="2243" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:139 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="2244" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:157 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="2245" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:158 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="2246" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:161 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="2247" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:162 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="2248" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:163 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 384, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2249" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:164 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="2250" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:165 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="2251" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:183 %rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend164"/></StgValue>
</operation>

<operation id="2252" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:184 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="2253" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:187 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="2254" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:188 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="2255" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:189 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 448, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2256" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:190 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="2257" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:191 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="2258" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:209 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="2259" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:210 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="2260" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:213 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="2261" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:214 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="2262" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:215 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 512, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2263" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:216 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="2264" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:217 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="2265" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:235 %rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend150"/></StgValue>
</operation>

<operation id="2266" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:236 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="2267" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:239 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="2268" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:240 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="2269" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:241 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 576, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2270" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:242 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="2271" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:243 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="2272" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:261 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="2273" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:262 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="2274" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:265 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="2275" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:266 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="2276" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:267 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 640, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2277" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:268 %rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend140"/></StgValue>
</operation>

<operation id="2278" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:269 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="2279" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:287 %rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend138"/></StgValue>
</operation>

<operation id="2280" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:288 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="2281" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:291 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="2282" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:292 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="2283" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:293 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 704, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2284" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:294 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="2285" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:295 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="2286" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:313 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="2287" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:314 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="2288" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:317 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="2289" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:318 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="2290" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:319 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 768, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2291" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:320 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="2292" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:321 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="2293" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:339 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="2294" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:340 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="2295" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:343 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="2296" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:344 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="2297" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:345 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 832, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2298" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:346 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="2299" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:347 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="2300" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:366 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="2301" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:367 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="2302" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:370 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="2303" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:371 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="2304" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:372 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 896, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2305" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:373 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="2306" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:374 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="2307" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:392 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="2308" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:393 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="2309" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:396 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="2310" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:397 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="2311" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:398 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 960, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2312" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:399 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="2313" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:400 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="2314" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:418 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="2315" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:419 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="2316" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:422 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="2317" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:423 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="2318" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:424 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1024, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2319" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:425 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="2320" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:426 %rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin97"/></StgValue>
</operation>

<operation id="2321" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:443 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin97

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="2322" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:444 %rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171

]]></Node>
<StgValue><ssdm name="rbegin95"/></StgValue>
</operation>

<operation id="2323" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:447 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin95

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="2324" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:448 %rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185

]]></Node>
<StgValue><ssdm name="rbegin93"/></StgValue>
</operation>

<operation id="2325" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:449 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1088, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2326" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:450 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin93

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="2327" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:451 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="2328" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:469 %rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="2329" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:470 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="2330" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:473 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="2331" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:474 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="2332" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:475 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1152, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2333" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:476 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="2334" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:477 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="2335" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:495 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="2336" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:496 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_140

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="2337" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:499 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_140, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="2338" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:500 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="2339" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:501 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1216, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2340" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:502 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="2341" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:503 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="2342" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:521 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="2343" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:522 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="2344" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:525 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="2345" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:526 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="2346" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:527 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1280, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2347" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:528 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="2348" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:529 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="2349" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:547 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="2350" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:548 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_134

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="2351" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:551 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_134, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="2352" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:552 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="2353" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:553 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1344, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2354" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:554 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="2355" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:555 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="2356" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:573 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="2357" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:574 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="2358" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:577 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="2359" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:578 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="2360" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:579 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1408, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2361" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:580 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="2362" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:581 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="2363" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:599 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="2364" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:600 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="2365" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:603 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="2366" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:604 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="2367" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:605 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1472, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2368" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:606 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="2369" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:607 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="2370" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:625 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="2371" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:626 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="2372" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:629 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="2373" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:630 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="2374" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:631 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1536, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2375" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:632 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="2376" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:633 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="2377" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:651 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="2378" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:652 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="2379" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:655 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="2380" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:656 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="2381" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:657 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1600, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2382" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:658 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="2383" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:659 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="2384" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:677 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="2385" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:678 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="2386" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:681 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="2387" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:682 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="2388" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:683 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1664, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2389" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:684 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="2390" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:685 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="2391" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:703 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="2392" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:704 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="2393" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:707 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="2394" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:708 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="2395" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:709 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1728, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2396" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:710 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="2397" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:711 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="2398" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:729 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="2399" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:730 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="2400" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:733 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="2401" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:734 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="2402" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:735 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1792, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2403" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:736 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="2404" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:737 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="2405" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:755 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="2406" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:756 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="2407" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:759 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="2408" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:760 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="2409" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:761 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1856, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2410" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:762 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="2411" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:763 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="2412" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:781 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="2413" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:782 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="2414" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:785 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="2415" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:786 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="2416" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:787 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1920, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2417" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:788 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="2418" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:789 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="2419" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:807 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="2420" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:808 %rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159

]]></Node>
<StgValue><ssdm name="rbegin99"/></StgValue>
</operation>

<operation id="2421" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:811 %rend384 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin99

]]></Node>
<StgValue><ssdm name="rend384"/></StgValue>
</operation>

<operation id="2422" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:812 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="2423" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:813 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1984, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2424" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:814 %rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend382"/></StgValue>
</operation>

<operation id="2425" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:815 %rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin101"/></StgValue>
</operation>

<operation id="2426" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:838 %rend380 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin101

]]></Node>
<StgValue><ssdm name="rend380"/></StgValue>
</operation>

<operation id="2427" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:839 %rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin102"/></StgValue>
</operation>

<operation id="2428" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:842 %rend378 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin102

]]></Node>
<StgValue><ssdm name="rend378"/></StgValue>
</operation>

<operation id="2429" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:843 %rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin103"/></StgValue>
</operation>

<operation id="2430" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:844 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2048, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2431" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:845 %rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin103

]]></Node>
<StgValue><ssdm name="rend376"/></StgValue>
</operation>

<operation id="2432" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:846 %rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin104"/></StgValue>
</operation>

<operation id="2433" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:862 %rend374 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin104

]]></Node>
<StgValue><ssdm name="rend374"/></StgValue>
</operation>

<operation id="2434" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:863 %rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin105"/></StgValue>
</operation>

<operation id="2435" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:866 %rend372 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin105

]]></Node>
<StgValue><ssdm name="rend372"/></StgValue>
</operation>

<operation id="2436" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:867 %rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin106"/></StgValue>
</operation>

<operation id="2437" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:868 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2112, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2438" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:869 %rend370 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin106

]]></Node>
<StgValue><ssdm name="rend370"/></StgValue>
</operation>

<operation id="2439" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:870 %rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin107"/></StgValue>
</operation>

<operation id="2440" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:887 %rend368 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin107

]]></Node>
<StgValue><ssdm name="rend368"/></StgValue>
</operation>

<operation id="2441" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:888 %rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin108"/></StgValue>
</operation>

<operation id="2442" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:891 %rend366 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin108

]]></Node>
<StgValue><ssdm name="rend366"/></StgValue>
</operation>

<operation id="2443" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:892 %rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin109"/></StgValue>
</operation>

<operation id="2444" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:893 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2176, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2445" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:894 %rend362 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin109

]]></Node>
<StgValue><ssdm name="rend362"/></StgValue>
</operation>

<operation id="2446" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:895 %rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin110"/></StgValue>
</operation>

<operation id="2447" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:911 %rend360 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin110

]]></Node>
<StgValue><ssdm name="rend360"/></StgValue>
</operation>

<operation id="2448" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:912 %rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin111"/></StgValue>
</operation>

<operation id="2449" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:915 %rend358 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin111

]]></Node>
<StgValue><ssdm name="rend358"/></StgValue>
</operation>

<operation id="2450" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:916 %rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin112"/></StgValue>
</operation>

<operation id="2451" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:917 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2240, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2452" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:918 %rend356 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin112

]]></Node>
<StgValue><ssdm name="rend356"/></StgValue>
</operation>

<operation id="2453" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:919 %rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin114"/></StgValue>
</operation>

<operation id="2454" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:935 %rend354 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin114

]]></Node>
<StgValue><ssdm name="rend354"/></StgValue>
</operation>

<operation id="2455" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:936 %rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin115"/></StgValue>
</operation>

<operation id="2456" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:939 %rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin115

]]></Node>
<StgValue><ssdm name="rend352"/></StgValue>
</operation>

<operation id="2457" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:940 %rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin116"/></StgValue>
</operation>

<operation id="2458" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:941 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2304, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2459" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:942 %rend350 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin116

]]></Node>
<StgValue><ssdm name="rend350"/></StgValue>
</operation>

<operation id="2460" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:943 %rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin117"/></StgValue>
</operation>

<operation id="2461" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:959 %rend348 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin117

]]></Node>
<StgValue><ssdm name="rend348"/></StgValue>
</operation>

<operation id="2462" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:960 %rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin118"/></StgValue>
</operation>

<operation id="2463" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:963 %rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin118

]]></Node>
<StgValue><ssdm name="rend346"/></StgValue>
</operation>

<operation id="2464" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:964 %rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin119"/></StgValue>
</operation>

<operation id="2465" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:965 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2368, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2466" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:966 %rend344 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin119

]]></Node>
<StgValue><ssdm name="rend344"/></StgValue>
</operation>

<operation id="2467" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:967 %rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin120"/></StgValue>
</operation>

<operation id="2468" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:983 %rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin120

]]></Node>
<StgValue><ssdm name="rend340"/></StgValue>
</operation>

<operation id="2469" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:984 %rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin121"/></StgValue>
</operation>

<operation id="2470" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:987 %rend338 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin121

]]></Node>
<StgValue><ssdm name="rend338"/></StgValue>
</operation>

<operation id="2471" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:988 %rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin122"/></StgValue>
</operation>

<operation id="2472" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:989 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2432, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2473" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:990 %rend336 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin122

]]></Node>
<StgValue><ssdm name="rend336"/></StgValue>
</operation>

<operation id="2474" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:991 %rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin123"/></StgValue>
</operation>

<operation id="2475" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1007 %rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin123

]]></Node>
<StgValue><ssdm name="rend334"/></StgValue>
</operation>

<operation id="2476" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1008 %rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin124"/></StgValue>
</operation>

<operation id="2477" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1011 %rend332 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin124

]]></Node>
<StgValue><ssdm name="rend332"/></StgValue>
</operation>

<operation id="2478" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1012 %rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin125"/></StgValue>
</operation>

<operation id="2479" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1013 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2496, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2480" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1014 %rend330 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin125

]]></Node>
<StgValue><ssdm name="rend330"/></StgValue>
</operation>

<operation id="2481" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1015 %rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin126"/></StgValue>
</operation>

<operation id="2482" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1031 %rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin126

]]></Node>
<StgValue><ssdm name="rend328"/></StgValue>
</operation>

<operation id="2483" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1032 %rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin127"/></StgValue>
</operation>

<operation id="2484" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1035 %rend326 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin127

]]></Node>
<StgValue><ssdm name="rend326"/></StgValue>
</operation>

<operation id="2485" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1036 %rbegin128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin128"/></StgValue>
</operation>

<operation id="2486" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1037 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2560, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2487" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1038 %rend324 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin128

]]></Node>
<StgValue><ssdm name="rend324"/></StgValue>
</operation>

<operation id="2488" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1039 %rbegin129 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin129"/></StgValue>
</operation>

<operation id="2489" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1055 %rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin129

]]></Node>
<StgValue><ssdm name="rend322"/></StgValue>
</operation>

<operation id="2490" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1056 %rbegin130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin130"/></StgValue>
</operation>

<operation id="2491" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1059 %rend318 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin130

]]></Node>
<StgValue><ssdm name="rend318"/></StgValue>
</operation>

<operation id="2492" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1060 %rbegin131 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin131"/></StgValue>
</operation>

<operation id="2493" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1061 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2624, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2494" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1062 %rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin131

]]></Node>
<StgValue><ssdm name="rend316"/></StgValue>
</operation>

<operation id="2495" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1063 %rbegin132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin132"/></StgValue>
</operation>

<operation id="2496" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1079 %rend314 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin132

]]></Node>
<StgValue><ssdm name="rend314"/></StgValue>
</operation>

<operation id="2497" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1080 %rbegin133 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin133"/></StgValue>
</operation>

<operation id="2498" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1083 %rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin133

]]></Node>
<StgValue><ssdm name="rend312"/></StgValue>
</operation>

<operation id="2499" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1084 %rbegin134 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin134"/></StgValue>
</operation>

<operation id="2500" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1085 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2688, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2501" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1086 %rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin134

]]></Node>
<StgValue><ssdm name="rend310"/></StgValue>
</operation>

<operation id="2502" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1087 %rbegin136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin136"/></StgValue>
</operation>

<operation id="2503" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1103 %rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin136

]]></Node>
<StgValue><ssdm name="rend308"/></StgValue>
</operation>

<operation id="2504" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1104 %rbegin137 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin137"/></StgValue>
</operation>

<operation id="2505" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1107 %rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin137

]]></Node>
<StgValue><ssdm name="rend306"/></StgValue>
</operation>

<operation id="2506" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1108 %rbegin138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin138"/></StgValue>
</operation>

<operation id="2507" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1109 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2752, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2508" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1110 %rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin138

]]></Node>
<StgValue><ssdm name="rend304"/></StgValue>
</operation>

<operation id="2509" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1111 %rbegin139 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin139"/></StgValue>
</operation>

<operation id="2510" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1127 %rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin139

]]></Node>
<StgValue><ssdm name="rend302"/></StgValue>
</operation>

<operation id="2511" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1128 %rbegin140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin140"/></StgValue>
</operation>

<operation id="2512" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1131 %rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin140

]]></Node>
<StgValue><ssdm name="rend300"/></StgValue>
</operation>

<operation id="2513" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1132 %rbegin141 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin141"/></StgValue>
</operation>

<operation id="2514" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1133 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2816, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2515" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1134 %rend296 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin141

]]></Node>
<StgValue><ssdm name="rend296"/></StgValue>
</operation>

<operation id="2516" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1135 %rbegin142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin142"/></StgValue>
</operation>

<operation id="2517" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1151 %rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin142

]]></Node>
<StgValue><ssdm name="rend294"/></StgValue>
</operation>

<operation id="2518" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1152 %rbegin143 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin143"/></StgValue>
</operation>

<operation id="2519" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1155 %rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin143

]]></Node>
<StgValue><ssdm name="rend292"/></StgValue>
</operation>

<operation id="2520" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1156 %rbegin144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin144"/></StgValue>
</operation>

<operation id="2521" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1157 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2880, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2522" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1158 %rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin144

]]></Node>
<StgValue><ssdm name="rend290"/></StgValue>
</operation>

<operation id="2523" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1159 %rbegin145 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin145"/></StgValue>
</operation>

<operation id="2524" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1175 %rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin145

]]></Node>
<StgValue><ssdm name="rend288"/></StgValue>
</operation>

<operation id="2525" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1176 %rbegin146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin146"/></StgValue>
</operation>

<operation id="2526" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1179 %rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin146

]]></Node>
<StgValue><ssdm name="rend286"/></StgValue>
</operation>

<operation id="2527" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1180 %rbegin147 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin147"/></StgValue>
</operation>

<operation id="2528" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1181 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2944, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2529" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1182 %rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin147

]]></Node>
<StgValue><ssdm name="rend284"/></StgValue>
</operation>

<operation id="2530" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1183 %rbegin148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin148"/></StgValue>
</operation>

<operation id="2531" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1199 %rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin148

]]></Node>
<StgValue><ssdm name="rend282"/></StgValue>
</operation>

<operation id="2532" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1200 %rbegin149 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin149"/></StgValue>
</operation>

<operation id="2533" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1203 %rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin149

]]></Node>
<StgValue><ssdm name="rend280"/></StgValue>
</operation>

<operation id="2534" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1204 %rbegin150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin150"/></StgValue>
</operation>

<operation id="2535" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1205 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3008, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2536" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1206 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin150

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="2537" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1207 %rbegin151 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin151"/></StgValue>
</operation>

<operation id="2538" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1225 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin151

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="2539" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1226 %rbegin152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin152"/></StgValue>
</operation>

<operation id="2540" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1229 %rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin152

]]></Node>
<StgValue><ssdm name="rend272"/></StgValue>
</operation>

<operation id="2541" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1230 %rbegin153 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin153"/></StgValue>
</operation>

<operation id="2542" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1231 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3072, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2543" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1232 %rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin153

]]></Node>
<StgValue><ssdm name="rend270"/></StgValue>
</operation>

<operation id="2544" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1233 %rbegin154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin154"/></StgValue>
</operation>

<operation id="2545" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1249 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin154

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="2546" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1250 %rbegin155 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin155"/></StgValue>
</operation>

<operation id="2547" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1253 %rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin155

]]></Node>
<StgValue><ssdm name="rend266"/></StgValue>
</operation>

<operation id="2548" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1254 %rbegin156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin156"/></StgValue>
</operation>

<operation id="2549" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1255 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3136, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2550" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1256 %rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin156

]]></Node>
<StgValue><ssdm name="rend264"/></StgValue>
</operation>

<operation id="2551" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1257 %rbegin158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin158"/></StgValue>
</operation>

<operation id="2552" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1273 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin158

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="2553" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1274 %rbegin159 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin159"/></StgValue>
</operation>

<operation id="2554" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1277 %rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin159

]]></Node>
<StgValue><ssdm name="rend260"/></StgValue>
</operation>

<operation id="2555" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1278 %rbegin160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin160"/></StgValue>
</operation>

<operation id="2556" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1279 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3200, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2557" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1280 %rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin160

]]></Node>
<StgValue><ssdm name="rend258"/></StgValue>
</operation>

<operation id="2558" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1281 %rbegin161 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin161"/></StgValue>
</operation>

<operation id="2559" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1295 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin161

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="2560" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1296 %rbegin162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin162"/></StgValue>
</operation>

<operation id="2561" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1299 %rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin162

]]></Node>
<StgValue><ssdm name="rend252"/></StgValue>
</operation>

<operation id="2562" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1300 %rbegin163 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin163"/></StgValue>
</operation>

<operation id="2563" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1301 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3264, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2564" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1302 %rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin163

]]></Node>
<StgValue><ssdm name="rend250"/></StgValue>
</operation>

<operation id="2565" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1303 %rbegin164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin164"/></StgValue>
</operation>

<operation id="2566" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1317 %rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin164

]]></Node>
<StgValue><ssdm name="rend248"/></StgValue>
</operation>

<operation id="2567" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1318 %rbegin165 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin165"/></StgValue>
</operation>

<operation id="2568" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1321 %rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin165

]]></Node>
<StgValue><ssdm name="rend246"/></StgValue>
</operation>

<operation id="2569" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1322 %rbegin166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin166"/></StgValue>
</operation>

<operation id="2570" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1323 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3328, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2571" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1324 %rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin166

]]></Node>
<StgValue><ssdm name="rend244"/></StgValue>
</operation>

<operation id="2572" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1325 %rbegin167 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin167"/></StgValue>
</operation>

<operation id="2573" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1339 %rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin167

]]></Node>
<StgValue><ssdm name="rend242"/></StgValue>
</operation>

<operation id="2574" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1340 %rbegin168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin168"/></StgValue>
</operation>

<operation id="2575" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1343 %rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin168

]]></Node>
<StgValue><ssdm name="rend240"/></StgValue>
</operation>

<operation id="2576" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1344 %rbegin169 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin169"/></StgValue>
</operation>

<operation id="2577" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1345 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3392, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2578" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1346 %rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin169

]]></Node>
<StgValue><ssdm name="rend238"/></StgValue>
</operation>

<operation id="2579" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1347 %rbegin170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin170"/></StgValue>
</operation>

<operation id="2580" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1361 %rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin170

]]></Node>
<StgValue><ssdm name="rend236"/></StgValue>
</operation>

<operation id="2581" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1362 %rbegin171 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin171"/></StgValue>
</operation>

<operation id="2582" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1365 %rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin171

]]></Node>
<StgValue><ssdm name="rend234"/></StgValue>
</operation>

<operation id="2583" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1366 %rbegin172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin172"/></StgValue>
</operation>

<operation id="2584" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1367 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3456, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2585" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1368 %rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin172

]]></Node>
<StgValue><ssdm name="rend230"/></StgValue>
</operation>

<operation id="2586" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1369 %rbegin173 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin173"/></StgValue>
</operation>

<operation id="2587" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1383 %rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin173

]]></Node>
<StgValue><ssdm name="rend228"/></StgValue>
</operation>

<operation id="2588" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1384 %rbegin174 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin174"/></StgValue>
</operation>

<operation id="2589" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1387 %rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin174

]]></Node>
<StgValue><ssdm name="rend226"/></StgValue>
</operation>

<operation id="2590" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1388 %rbegin175 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin175"/></StgValue>
</operation>

<operation id="2591" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1389 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3520, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2592" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1390 %rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin175

]]></Node>
<StgValue><ssdm name="rend224"/></StgValue>
</operation>

<operation id="2593" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1391 %rbegin176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin176"/></StgValue>
</operation>

<operation id="2594" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1405 %rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin176

]]></Node>
<StgValue><ssdm name="rend222"/></StgValue>
</operation>

<operation id="2595" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1406 %rbegin177 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin177"/></StgValue>
</operation>

<operation id="2596" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1409 %rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin177

]]></Node>
<StgValue><ssdm name="rend220"/></StgValue>
</operation>

<operation id="2597" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1410 %rbegin178 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin178"/></StgValue>
</operation>

<operation id="2598" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1411 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3584, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2599" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1412 %rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin178

]]></Node>
<StgValue><ssdm name="rend218"/></StgValue>
</operation>

<operation id="2600" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1413 %rbegin180 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin180"/></StgValue>
</operation>

<operation id="2601" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1427 %rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin180

]]></Node>
<StgValue><ssdm name="rend216"/></StgValue>
</operation>

<operation id="2602" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1428 %rbegin181 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin181"/></StgValue>
</operation>

<operation id="2603" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1431 %rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin181

]]></Node>
<StgValue><ssdm name="rend214"/></StgValue>
</operation>

<operation id="2604" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1432 %rbegin182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin182"/></StgValue>
</operation>

<operation id="2605" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1433 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3648, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2606" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1434 %rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin182

]]></Node>
<StgValue><ssdm name="rend212"/></StgValue>
</operation>

<operation id="2607" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1435 %rbegin183 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin183"/></StgValue>
</operation>

<operation id="2608" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1449 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin183

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="2609" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1450 %rbegin179 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin179"/></StgValue>
</operation>

<operation id="2610" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1453 %rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin179

]]></Node>
<StgValue><ssdm name="rend180"/></StgValue>
</operation>

<operation id="2611" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1454 %rbegin157 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin157"/></StgValue>
</operation>

<operation id="2612" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1455 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3712, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2613" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1456 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin157

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="2614" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1457 %rbegin135 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin135"/></StgValue>
</operation>

<operation id="2615" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1471 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin135

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="2616" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1472 %rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin113"/></StgValue>
</operation>

<operation id="2617" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1475 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin113

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="2618" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1476 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="2619" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1477 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3776, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2620" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1478 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="2621" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1479 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="2622" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1493 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="2623" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1494 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="2624" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1497 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="2625" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1498 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="2626" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1499 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3840, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2627" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1500 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="2628" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1501 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="2629" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1515 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="2630" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1516 %rbegin184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin184"/></StgValue>
</operation>

<operation id="2631" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1519 %rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin184

]]></Node>
<StgValue><ssdm name="rend364"/></StgValue>
</operation>

<operation id="2632" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1520 %rbegin185 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin185"/></StgValue>
</operation>

<operation id="2633" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1521 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3904, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2634" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1522 %rend342 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin185

]]></Node>
<StgValue><ssdm name="rend342"/></StgValue>
</operation>

<operation id="2635" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1523 %rbegin186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin186"/></StgValue>
</operation>

<operation id="2636" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1537 %rend320 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin186

]]></Node>
<StgValue><ssdm name="rend320"/></StgValue>
</operation>

<operation id="2637" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1538 %rbegin187 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin187"/></StgValue>
</operation>

<operation id="2638" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1541 %rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin187

]]></Node>
<StgValue><ssdm name="rend298"/></StgValue>
</operation>

<operation id="2639" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1542 %rbegin188 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin188"/></StgValue>
</operation>

<operation id="2640" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1543 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3968, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2641" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1544 %rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin188

]]></Node>
<StgValue><ssdm name="rend276"/></StgValue>
</operation>

<operation id="2642" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1545 %rbegin189 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin189"/></StgValue>
</operation>

<operation id="2643" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1559 %rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin189

]]></Node>
<StgValue><ssdm name="rend254"/></StgValue>
</operation>

<operation id="2644" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1560 %rbegin190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin190"/></StgValue>
</operation>

<operation id="2645" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1563 %rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin190

]]></Node>
<StgValue><ssdm name="rend232"/></StgValue>
</operation>

<operation id="2646" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1564 %rbegin191 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin191"/></StgValue>
</operation>

<operation id="2647" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1565 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 4032, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2648" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1566 %rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin191

]]></Node>
<StgValue><ssdm name="rend210"/></StgValue>
</operation>

<operation id="2649" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1567 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="2650" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1585 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="2651" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1586 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="2652" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1589 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="2653" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:1595 %and_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_94, i6 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="2654" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="128" op_0_bw="7">
<![CDATA[
arrayidx15137.case.0:2 %zext_ln17_4 = zext i7 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="2655" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:3 %shl_ln17_2 = shl i128 18446744073709551615, i128 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="shl_ln17_2"/></StgValue>
</operation>

<operation id="2656" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:4 %xor_ln17_1 = xor i128 %shl_ln17_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln17_1"/></StgValue>
</operation>

<operation id="2657" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:5 %and_ln17_1 = and i128 %prod_0_load, i128 %xor_ln17_1

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="2658" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="128" op_0_bw="64">
<![CDATA[
arrayidx15137.case.0:6 %zext_ln17_5 = zext i64 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="2659" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:7 %shl_ln17_3 = shl i128 %zext_ln17_5, i128 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="shl_ln17_3"/></StgValue>
</operation>

<operation id="2660" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:8 %or_ln17_1 = or i128 %and_ln17_1, i128 %shl_ln17_3

]]></Node>
<StgValue><ssdm name="or_ln17_1"/></StgValue>
</operation>

<operation id="2661" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="128" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx15137.case.0:9 %store_ln17 = store i128 %or_ln17_1, i10 %prod_0_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="2662" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15137.case.0:10 %br_ln17 = br void %arrayidx15137.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="2663" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="128" op_0_bw="7">
<![CDATA[
arrayidx15137.case.1:2 %zext_ln17_2 = zext i7 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="2664" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:3 %shl_ln17 = shl i128 18446744073709551615, i128 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="2665" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:4 %xor_ln17 = xor i128 %shl_ln17, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="2666" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:5 %and_ln17 = and i128 %prod_1_load, i128 %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="2667" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="128" op_0_bw="64">
<![CDATA[
arrayidx15137.case.1:6 %zext_ln17_3 = zext i64 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="2668" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:7 %shl_ln17_1 = shl i128 %zext_ln17_3, i128 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="2669" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:8 %or_ln17 = or i128 %and_ln17, i128 %shl_ln17_1

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="2670" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="128" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx15137.case.1:9 %store_ln17 = store i128 %or_ln17, i10 %prod_1_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="2671" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15137.case.1:10 %br_ln17 = br void %arrayidx15137.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
