Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L xpm_cdc_gen_v1_0_2 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_14 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rhd_rhs_tb_wrapper_tb_behav xil_defaultlib.rhd_rhs_tb_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:27]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:28]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:29]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:31]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:32]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:33]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:34]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:35]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:36]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:37]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:38]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:39]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:41]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'channel' [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:42]
WARNING: [VRFC 10-5021] port 'irq1' is not connected on this instance [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:312]
WARNING: [VRFC 10-5021] port 'M_AXIS_tready' is not connected on this instance [C:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:373]
WARNING: [VRFC 10-5021] port 'biphasic_polarity' is not connected on this instance [C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:588]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
