# //  ModelSim SE-64 2021.2 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:25:02 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 17:25:02 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 17:25:03 on Mar 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:367
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlft8q3dgj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8q3dgj
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sh.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:47 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 17:27:47 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:27:48 on Mar 21,2023, Elapsed time: 0:02:45
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 17:27:48 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=1048, type=RAM at location riscv_single.sv:367
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftvq105f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvq105f
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sh.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
do ./riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Sivan@VANSY-SHLEMUTY.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jacks@DESKTOP-K531KCD.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Sivan@VANSY-SHLEMUTY.
# Error 31: Unable to unlink file "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer/#64_opt2".
# Error 133: Unable to remove directory "C:/Users/Sivan/OneDrive - Oklahoma A and M System/Documents/GitHub/ECEN4243ComputerArchitecture/lab2/sivan/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:28:32 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module branchComp
# -- Compiling module LoadDec
# -- Compiling module StoreDec
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 17:28:32 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:28:33 on Mar 21,2023, Elapsed time: 0:00:45
# Errors: 1, Warnings: 3
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 17:28:33 on Mar 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux3(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.LoadDec(fast)
# Loading work.StoreDec(fast)
# Loading work.mux2(fast)
# Loading work.alu(fast)
# Loading work.branchComp(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Sivan  Hostname: VANSY-SHLEMUTY  ProcessID: 23476
#           Attempting to use alternate WLF file "./wlftxegkhz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxegkhz
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "../riscvtest/lab1_tests/sb.memfile". (Current address [64], address range [0:63])    : riscv_single.sv(50)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
q
# End time: 17:42:24 on Mar 21,2023, Elapsed time: 0:13:51
# Errors: 1, Warnings: 3
