{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.994074,
	"cts__clock__skew__setup__pre_repair": 1.60342,
	"cts__clock__skew__hold__pre_repair": 1.60334,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.0266164,
	"cts__timing__drv__max_slew__pre_repair": 32,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0506156,
	"cts__timing__drv__max_cap__pre_repair": 2,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 3,
	"cts__power__internal__total__pre_repair": 0.134074,
	"cts__power__switching__total__pre_repair": 0.0675343,
	"cts__power__leakage__total__pre_repair": 2.17215e-06,
	"cts__power__total__pre_repair": 0.20161,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 424218,
	"cts__design__core__area__pre_repair": 418931,
	"cts__design__instance__count__pre_repair": 17853,
	"cts__design__instance__area__pre_repair": 235160,
	"cts__design__instance__count__stdcell__pre_repair": 17853,
	"cts__design__instance__area__stdcell__pre_repair": 235160,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.561333,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.561333,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.994074,
	"cts__clock__skew__setup__post_repair": 1.60342,
	"cts__clock__skew__hold__post_repair": 1.60334,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0266164,
	"cts__timing__drv__max_slew__post_repair": 32,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0506156,
	"cts__timing__drv__max_cap__post_repair": 2,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 3,
	"cts__power__internal__total__post_repair": 0.134074,
	"cts__power__switching__total__post_repair": 0.0675343,
	"cts__power__leakage__total__post_repair": 2.17215e-06,
	"cts__power__total__post_repair": 0.20161,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 424218,
	"cts__design__core__area__post_repair": 418931,
	"cts__design__instance__count__post_repair": 17853,
	"cts__design__instance__area__post_repair": 235160,
	"cts__design__instance__count__stdcell__post_repair": 17853,
	"cts__design__instance__area__stdcell__post_repair": 235160,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.561333,
	"cts__design__instance__utilization__stdcell__post_repair": 0.561333,
	"cts__design__instance__displacement__total": 1670.96,
	"cts__design__instance__displacement__mean": 0.093,
	"cts__design__instance__displacement__max": 16.542,
	"cts__route__wirelength__estimated": 572065,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 4,
	"cts__design__instance__displacement__total": 20.433,
	"cts__design__instance__displacement__mean": 0.001,
	"cts__design__instance__displacement__max": 9.57,
	"cts__route__wirelength__estimated": 572119,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.988068,
	"cts__clock__skew__setup": 1.6153,
	"cts__clock__skew__hold": 1.61522,
	"cts__timing__drv__max_slew_limit": -0.0299446,
	"cts__timing__drv__max_slew": 32,
	"cts__timing__drv__max_cap_limit": -0.0542462,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.134131,
	"cts__power__switching__total": 0.0680317,
	"cts__power__leakage__total": 2.17256e-06,
	"cts__power__total": 0.202164,
	"cts__design__io": 264,
	"cts__design__die__area": 424218,
	"cts__design__core__area": 418931,
	"cts__design__instance__count": 17857,
	"cts__design__instance__area": 235211,
	"cts__design__instance__count__stdcell": 17857,
	"cts__design__instance__area__stdcell": 235211,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.561455,
	"cts__design__instance__utilization__stdcell": 0.561455
}