package cu

import (
	"log"

	"github.com/sarchlab/akita/v3/mem/mem"
	"github.com/sarchlab/akita/v3/sim"
	"github.com/sarchlab/akita/v3/tracing"
	"github.com/sarchlab/mgpusim/v3/emu"
	"github.com/sarchlab/mgpusim/v3/insts"
	"github.com/sarchlab/mgpusim/v3/timing/wavefront"
)

// A ScalarUnit performs Scalar operations
type ScalarUnit struct {
	cu *ComputeUnit

	scratchpadPreparer ScratchpadPreparer
	alu                emu.ALU

	toRead  *wavefront.Wavefront
	toExec  *wavefront.Wavefront
	toWrite *wavefront.Wavefront

	readBufSize int
	readBuf     []*mem.ReadReq

	log2CachelineSize uint64

	isIdle bool
}

// NewScalarUnit creates a new Scalar unit, injecting the dependency of
// the compute unit.
func NewScalarUnit(
	cu *ComputeUnit,
	scratchpadPreparer ScratchpadPreparer,
	alu emu.ALU,
) *ScalarUnit {
	u := new(ScalarUnit)
	u.cu = cu
	u.scratchpadPreparer = scratchpadPreparer
	u.alu = alu
	u.readBufSize = 16
	u.readBuf = make([]*mem.ReadReq, 0, u.readBufSize)
	return u
}

// CanAcceptWave checks if the buffer of the read stage is occupied or not
func (u *ScalarUnit) CanAcceptWave() bool {
	return u.toRead == nil
}

// IsIdle checks idleness
func (u *ScalarUnit) IsIdle() bool {
	u.isIdle = (u.toRead == nil) && (u.toWrite == nil) && (u.toExec == nil) && (len(u.readBuf) == 0)
	return u.isIdle
}

// AcceptWave moves one wavefront into the read buffer of the Scalar unit
func (u *ScalarUnit) AcceptWave(wave *wavefront.Wavefront, now sim.VTimeInSec) {
	u.toRead = wave
}

// Run executes three pipeline stages that are controlled by the ScalarUnit
func (u *ScalarUnit) Run(now sim.VTimeInSec) bool {
	madeProgress := false
	madeProgress = u.sendRequest(now) || madeProgress
	madeProgress = u.runWriteStage(now) || madeProgress
	madeProgress = u.runExecStage(now) || madeProgress
	madeProgress = u.runReadStage(now) || madeProgress
	return madeProgress
}

func (u *ScalarUnit) runReadStage(now sim.VTimeInSec) bool {
	if u.toRead == nil {
		return false
	}

	if u.toExec == nil {
		u.scratchpadPreparer.Prepare(u.toRead, u.toRead)

		u.toExec = u.toRead
		u.toRead = nil
		return true
	}
	return false
}

func (u *ScalarUnit) runExecStage(now sim.VTimeInSec) bool {
	if u.toExec == nil {
		return false
	}
	if u.toWrite == nil {
		if u.toExec.Inst().FormatType == insts.SMEM {
			u.executeSMEMInst(now)
			return true
		}

		u.alu.Run(u.toExec)

		u.toWrite = u.toExec
		u.toExec = nil

		return true
	}
	return false
}

func (u *ScalarUnit) executeSMEMInst(now sim.VTimeInSec) bool {
	inst := u.toExec.Inst()
	switch inst.Opcode {
	case 0:
		return u.executeSMEMLoad(4, now)
	case 1:
		return u.executeSMEMLoad(8, now)
	case 2:
		return u.executeSMEMLoad(16, now)
	case 3:
		return u.executeSMEMLoad(32, now)
	default:
		log.Panicf("opcode %d is not supported.", inst.Opcode)
	}

	panic("never")
}

func (u *ScalarUnit) executeSMEMLoad(byteSize int, now sim.VTimeInSec) bool {
	inst := u.toExec.DynamicInst()
	sp := u.toExec.Scratchpad().AsSMEM()

	start := sp.Base + sp.Offset
	numCacheline := u.numCacheline(start, uint64(byteSize))

	if len(u.readBuf)+numCacheline > u.readBufSize {
		return false
	}

	curr := start
	bytesLeft := uint64(byteSize)
	regIndex := inst.Data.Register.RegIndex()
	for bytesLeft > 0 {
		bytesLeftInCacheline := u.byteInCacheline(curr, bytesLeft)
		bytesLeft -= bytesLeftInCacheline

		req := mem.ReadReqBuilder{}.
			WithSendTime(now).
			WithSrc(u.cu.ToScalarMem).
			WithDst(u.cu.ScalarMem).
			WithAddress(curr).
			WithPID(u.toExec.PID()).
			WithByteSize(bytesLeftInCacheline).
			Build()
		if bytesLeft > 0 {
			req.CanWaitForCoalesce = true
		}
		u.readBuf = append(u.readBuf, req)

		info := &ScalarMemAccessInfo{
			Req:       req,
			Wavefront: u.toExec,
			DstSGPR:   insts.SReg(regIndex + int((curr-start)/4)),
			Inst:      inst,
		}
		u.cu.InFlightScalarMemAccess = append(
			u.cu.InFlightScalarMemAccess, info)

		tracing.TraceReqInitiate(req, u.cu, u.toExec.DynamicInst().ID)

		curr += bytesLeftInCacheline
	}

	u.toExec.OutstandingScalarMemAccess++
	u.cu.UpdatePCAndSetReady(u.toExec)
	u.toExec = nil

	return true
}

func (u ScalarUnit) numCacheline(start, byteSize uint64) int {
	count := 1
	curr := start
	cachelineSize := uint64(1) << u.log2CachelineSize
	mask := ^(uint64(1<<u.log2CachelineSize) - 1)

	for byteSize > 0 {
		cachelineStart := curr & mask
		cachelineEnd := cachelineStart + cachelineSize
		bytesLeftInCacheline := cachelineEnd - curr
		if byteSize <= bytesLeftInCacheline {
			return count
		}
		count++
		curr += bytesLeftInCacheline
		byteSize -= bytesLeftInCacheline
	}

	return count
}

func (u ScalarUnit) byteInCacheline(curr, bytesLeft uint64) uint64 {
	mask := ^(uint64(1<<u.log2CachelineSize) - 1)
	cachelineStart := curr & mask
	cachelineEnd := cachelineStart + (1 << u.log2CachelineSize)

	bytesLeftInCacheline := cachelineEnd - curr
	if bytesLeftInCacheline < bytesLeft {
		return bytesLeftInCacheline
	}

	return bytesLeft
}

func (u *ScalarUnit) runWriteStage(now sim.VTimeInSec) bool {
	if u.toWrite == nil {
		return false
	}

	u.scratchpadPreparer.Commit(u.toWrite, u.toWrite)

	u.cu.logInstTask(now, u.toWrite, u.toWrite.DynamicInst(), true)

	u.cu.UpdatePCAndSetReady(u.toWrite)

	u.toWrite = nil
	return true
}

func (u *ScalarUnit) sendRequest(now sim.VTimeInSec) bool {
	if len(u.readBuf) > 0 {
		req := u.readBuf[0]
		req.SendTime = now
		err := u.cu.ToScalarMem.Send(req)
		if err == nil {
			u.readBuf = u.readBuf[1:]
			return true
		}
	}
	return false
}

// Flush clears the unit
func (u *ScalarUnit) Flush() {
	u.toRead = nil
	u.toExec = nil
	u.toWrite = nil
	u.readBuf = nil
}
