
---------- Begin Simulation Statistics ----------
final_tick                                  980748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855296                       # Number of bytes of host memory used
host_op_rate                                    83598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.05                       # Real time elapsed on the host
host_tick_rate                               81422754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1006944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000981                       # Number of seconds simulated
sim_ticks                                   980748500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.766989                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  200381                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               200849                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               660                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            202147                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             162                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              162                       # Number of indirect misses.
system.cpu.branchPred.lookups                  207743                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         3582                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       126240                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         3154                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       126668                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           44                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            8                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          824                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          236                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1412                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          591                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          893                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1040                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          225                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          362                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          238                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         2732                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         3784                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          171                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         4198                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        10706                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          413                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          561                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          239                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          267                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           33                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       100795                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          291                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          114                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          581                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          242                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          123                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         2000                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9           18                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          916                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          133                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         1438                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         2770                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          201                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15           16                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         3784                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         4198                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          171                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        10709                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          254                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          162                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          561                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           32                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          210                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        28293                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit            9                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           41                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    2330                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    763581                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   763725                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               463                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     134686                       # Number of branches committed
system.cpu.commit.bw_lim_events                 49449                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          198975                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000027                       # Number of instructions committed
system.cpu.commit.committedOps                1006970                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1903352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.529051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.581430                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1624847     85.37%     85.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        85631      4.50%     89.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12379      0.65%     90.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49231      2.59%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58284      3.06%     96.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21793      1.14%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          971      0.05%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          767      0.04%     97.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        49449      2.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1903352                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2158                       # Number of function calls committed.
system.cpu.commit.int_insts                    879162                       # Number of committed integer instructions.
system.cpu.commit.loads                        161698                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           625681     62.14%     62.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.06%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             23      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161698     16.06%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218868     21.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1006970                       # Class of committed instruction
system.cpu.commit.refs                         380566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       339                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1006944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.961496                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.961496                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1647816                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   202                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               185395                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1239183                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    79217                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    142072                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1988                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   753                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 57398                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      207743                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     64422                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1852627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   408                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1295277                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4370                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.105910                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              73603                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             202711                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.660351                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1928491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.676031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.761491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1643977     85.25%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3025      0.16%     85.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25385      1.32%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1234      0.06%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   190628      9.88%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4849      0.25%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6124      0.32%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3430      0.18%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    49839      2.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1928491                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           33007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  539                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   184716                       # Number of branches executed
system.cpu.iew.exec_nop                            50                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.617105                       # Inst execution rate
system.cpu.iew.exec_refs                       432521                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     268651                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24614                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                162739                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 39                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               277                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               269164                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1211943                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                163870                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               682                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1210451                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     28                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 80974                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1988                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 81014                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         79369                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3749                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1041                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        50295                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          396                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            143                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1569905                       # num instructions consuming a value
system.cpu.iew.wb_count                       1161920                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.418041                       # average fanout of values written-back
system.cpu.iew.wb_producers                    656285                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.592364                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1208711                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1602908                       # number of integer regfile reads
system.cpu.int_regfile_writes                  757605                       # number of integer regfile writes
system.cpu.ipc                               0.509815                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.509815                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                777546     64.20%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  635      0.05%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  25      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               164047     13.54%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              268787     22.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1211134                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23303                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019241                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     569      2.44%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21971     94.28%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   758      3.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1233956                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4373200                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1161517                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1416130                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1211854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1211134                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  39                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          204944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                85                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       237898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1928491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.628022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.395842                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1513888     78.50%     78.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              121000      6.27%     84.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               31671      1.64%     86.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101187      5.25%     91.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              108415      5.62%     97.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28444      1.47%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20642      1.07%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2453      0.13%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 791      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1928491                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.617454                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    474                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                946                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          403                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               719                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2099                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2216                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               162739                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              269164                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1877143                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                          1961498                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  106316                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1270067                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   7588                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   100412                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    180                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2955535                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1213947                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1526987                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    176735                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1527719                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1988                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1538180                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   256905                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1606307                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4860                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 99                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    379312                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             42                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              640                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3040140                       # The number of ROB reads
system.cpu.rob.rob_writes                     2437041                       # The number of ROB writes
system.cpu.timesIdled                             325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      458                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     126                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        164732                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        98357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       197581                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            350                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                537                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65372                       # Transaction distribution
system.membus.trans_dist::CleanEvict              168                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           537                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         95921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       167969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 167969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4392064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4392064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99175                       # Request fanout histogram
system.membus.reqLayer0.occupancy           436705000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              44.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17318250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       163555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2736                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           421                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          142                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95922                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       295889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6467712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6499200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65893                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4184000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           165117                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 164766     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    351      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             165117                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          197041500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52278000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            631500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   39                       # number of demand (read+write) hits
system.l2.demand_hits::total                       45                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                  39                       # number of overall hits
system.l2.overall_hits::total                      45                       # number of overall hits
system.l2.demand_misses::.cpu.inst                415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2839                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3254                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               415                       # number of overall misses
system.l2.overall_misses::.cpu.data              2839                       # number of overall misses
system.l2.overall_misses::total                  3254                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32613000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    227186000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        259799000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32613000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    227186000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       259799000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2878                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3299                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2878                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3299                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986360                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986360                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78585.542169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80023.247622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79839.889367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78585.542169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80023.247622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79839.889367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65375                       # number of writebacks
system.l2.writebacks::total                     65375                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3254                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3254                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28463000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    198796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    227259000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28463000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    198796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    227259000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986360                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986360                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68585.542169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70023.247622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69839.889367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68585.542169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70023.247622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69839.889367                       # average overall mshr miss latency
system.l2.replacements                          65893                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        98180                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98180                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        98180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    216717000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     216717000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79763.341921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79763.341921                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    189547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    189547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69763.341921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69763.341921                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32613000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32613000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78585.542169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78585.542169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28463000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28463000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68585.542169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68585.542169                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10469000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10469000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.859155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85811.475410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85811.475410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9249000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9249000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.859155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75811.475410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75811.475410                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        95925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1867311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1867311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19466.567282                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19466.567282                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 23292.165447                       # Cycle average of tags in use
system.l2.tags.total_refs                      101656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.030346                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   22101.183594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       161.770983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1029.210870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.674475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.710820                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        10740                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1679302                       # Number of tag accesses
system.l2.tags.data_accesses                  1679302                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          26560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         181696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4183808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4183808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65372                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          27081357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         185262583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             212343939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     27081357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27081357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     4265933621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4265933621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     4265933621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27081357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        185262583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4478277560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000056666500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16022                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67132                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3254                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65372                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65372                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4107                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31713500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                92726000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9746.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28496.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3254                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65372                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     54                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    956.986266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   889.505183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.926431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          106      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           81      1.77%      4.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           52      1.13%      5.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           90      1.96%      7.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           37      0.81%      7.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      0.83%      8.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      0.70%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           64      1.40%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4087     89.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       5.496622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.738576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           591     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           592                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     110.395270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     97.326672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     53.606284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23             9      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            17      2.87%      4.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            10      1.69%      6.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             3      0.51%      6.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            73     12.33%     18.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             2      0.34%     19.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             7      1.18%     20.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             2      0.34%     20.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87           108     18.24%     39.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             3      0.51%     39.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            6      1.01%     40.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            8      1.35%     41.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119          104     17.57%     59.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            2      0.34%     59.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          172     29.05%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175           13      2.20%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            9      1.52%     92.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            6      1.01%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            9      1.52%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            3      0.51%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            1      0.17%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            2      0.34%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            2      0.34%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            3      0.51%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            8      1.35%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            1      0.17%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            4      0.68%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            2      0.34%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            3      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           592                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 208256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4182656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4183808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       212.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      4264.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    212.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4265.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   33.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     980732500                       # Total gap between requests
system.mem_ctrls.avgGap                      14290.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4182656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 27081356.739265978336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 185262582.609099060297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4264759008.043346405029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11386750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     81339250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18580665500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27437.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28650.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    284229.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16529100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8774040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12580680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          172578420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        274550760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        145406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          707249880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        721.132767                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    366755250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     32500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    581493250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16243500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8629830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10652880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168559020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        263855280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        154413600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          699184110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        712.908671                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    389815250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     32500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    558433250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        63866                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            63866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        63866                       # number of overall hits
system.cpu.icache.overall_hits::total           63866                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          556                       # number of overall misses
system.cpu.icache.overall_misses::total           556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41925996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41925996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41925996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41925996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        64422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        64422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        64422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        64422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008631                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008631                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008631                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008631                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75406.467626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75406.467626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75406.467626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75406.467626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          750                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.692308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33317496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33317496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33317496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33317496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006535                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006535                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006535                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006535                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79138.945368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79138.945368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79138.945368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79138.945368                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        63866                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           63866                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41925996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41925996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        64422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        64422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75406.467626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75406.467626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33317496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33317496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79138.945368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79138.945368                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           342.131404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               64287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            152.700713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   342.131404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.668225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.668225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            129265                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           129265                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       259100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           259100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       259105                       # number of overall hits
system.cpu.dcache.overall_hits::total          259105                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118322                       # number of overall misses
system.cpu.dcache.overall_misses::total        118322                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4566099668                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4566099668                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4566099668                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4566099668                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       377419                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       377419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       377427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       377427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.313495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.313495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.313496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.313496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38591.432213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38591.432213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38590.453745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38590.453745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1475466                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             91881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.058445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        98182                       # number of writebacks
system.cpu.dcache.writebacks::total             98182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19519                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19519                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98803                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3303197052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3303197052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3303459052                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3303459052                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.261778                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.261778                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.261780                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.261780                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33433.168543                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33433.168543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33434.805137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33434.805137                       # average overall mshr miss latency
system.cpu.dcache.replacements                  98288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       158598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67152.564103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67152.564103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000870                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000870                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74663.043478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74663.043478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1372654102                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1372654102                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.179072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62370.688023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62370.688023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    221554486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    221554486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80829.801532                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80829.801532                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   3167256066                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   3167256066                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33019.422921                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33019.422921                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   3071339066                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   3071339066                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32019.464622                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32019.464622                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       344500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       344500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       343500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       343500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.623213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              357948                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.622955                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.623213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            853742                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           853742                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    980748500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    980748500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
