#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026c3c890620 .scope module, "Lab3TestBench" "Lab3TestBench" 2 81;
 .timescale 0 0;
v0000026c3c9175c0_0 .var "a", 0 0;
v0000026c3c917f20_0 .var "b", 0 0;
v0000026c3c916760_0 .var "c", 0 0;
v0000026c3c917660_0 .var "d", 0 0;
v0000026c3c9172a0_0 .net "fiveMaxterm", 0 0, L_0000026c3c921330;  1 drivers
v0000026c3c916940_0 .net "fiveMinterm", 0 0, L_0000026c3c9212c0;  1 drivers
v0000026c3c916ee0_0 .net "oneMaxterm", 0 0, L_0000026c3c921250;  1 drivers
v0000026c3c916e40_0 .net "oneMinterm", 0 0, L_0000026c3c8b14b0;  1 drivers
S_0000026c3c8907b0 .scope module, "P1Max" "part1Maxterm" 2 86, 2 19 0, S_0000026c3c890620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "i";
L_0000026c3c8b1600 .functor NOT 1, v0000026c3c9175c0_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c8b1520 .functor NOT 1, v0000026c3c917f20_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c9211e0 .functor NOT 1, v0000026c3c916760_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c920d80 .functor OR 1, L_0000026c3c8b1600, v0000026c3c917f20_0, v0000026c3c916760_0, C4<0>;
L_0000026c3c920b50 .functor OR 1, L_0000026c3c8b1520, L_0000026c3c9211e0, C4<0>, C4<0>;
L_0000026c3c921250 .functor AND 1, L_0000026c3c920d80, L_0000026c3c920b50, C4<1>, C4<1>;
v0000026c3c888fe0_0 .net "a", 0 0, v0000026c3c9175c0_0;  1 drivers
v0000026c3c888900_0 .net "b", 0 0, v0000026c3c917f20_0;  1 drivers
v0000026c3c889080_0 .net "c", 0 0, v0000026c3c916760_0;  1 drivers
v0000026c3c888400_0 .net "i", 0 0, L_0000026c3c921250;  alias, 1 drivers
v0000026c3c8889a0_0 .net "notA", 0 0, L_0000026c3c8b1600;  1 drivers
v0000026c3c888a40_0 .net "notABC", 0 0, L_0000026c3c920d80;  1 drivers
v0000026c3c8887c0_0 .net "notB", 0 0, L_0000026c3c8b1520;  1 drivers
v0000026c3c888b80_0 .net "notBnotC", 0 0, L_0000026c3c920b50;  1 drivers
v0000026c3c8884a0_0 .net "notC", 0 0, L_0000026c3c9211e0;  1 drivers
S_0000026c3c88a430 .scope module, "P1Min" "part1minterm" 2 85, 2 1 0, S_0000026c3c890620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "i";
L_0000026c3c8b21d0 .functor NOT 1, v0000026c3c9175c0_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c8b1ad0 .functor NOT 1, v0000026c3c917f20_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c8b16e0 .functor NOT 1, v0000026c3c916760_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c8b1d70 .functor AND 1, v0000026c3c917f20_0, L_0000026c3c8b16e0, C4<1>, C4<1>;
L_0000026c3c8b1360 .functor AND 1, L_0000026c3c8b1ad0, v0000026c3c916760_0, C4<1>, C4<1>;
L_0000026c3c8b1440 .functor AND 1, L_0000026c3c8b21d0, L_0000026c3c8b1ad0, C4<1>, C4<1>;
L_0000026c3c8b14b0 .functor OR 1, L_0000026c3c8b1440, L_0000026c3c8b1360, L_0000026c3c8b1d70, C4<0>;
v0000026c3c888540_0 .net "BnotC", 0 0, L_0000026c3c8b1d70;  1 drivers
v0000026c3c888860_0 .net "a", 0 0, v0000026c3c9175c0_0;  alias, 1 drivers
v0000026c3c916d00_0 .net "b", 0 0, v0000026c3c917f20_0;  alias, 1 drivers
v0000026c3c916800_0 .net "c", 0 0, v0000026c3c916760_0;  alias, 1 drivers
v0000026c3c9164e0_0 .net "i", 0 0, L_0000026c3c8b14b0;  alias, 1 drivers
v0000026c3c9177a0_0 .net "notA", 0 0, L_0000026c3c8b21d0;  1 drivers
v0000026c3c916300_0 .net "notAnotB", 0 0, L_0000026c3c8b1440;  1 drivers
v0000026c3c917480_0 .net "notB", 0 0, L_0000026c3c8b1ad0;  1 drivers
v0000026c3c916b20_0 .net "notBC", 0 0, L_0000026c3c8b1360;  1 drivers
v0000026c3c9166c0_0 .net "notC", 0 0, L_0000026c3c8b16e0;  1 drivers
S_0000026c3c88a5c0 .scope module, "P5Max" "part5Maxterm" 2 88, 2 58 0, S_0000026c3c890620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "i";
L_0000026c3c921170 .functor NOT 1, v0000026c3c9175c0_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c920f40 .functor NOT 1, v0000026c3c917f20_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c9216b0 .functor NOT 1, v0000026c3c916760_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c921090 .functor OR 1, L_0000026c3c921170, L_0000026c3c920f40, L_0000026c3c9216b0, C4<0>;
L_0000026c3c920a70 .functor OR 1, L_0000026c3c921170, v0000026c3c917f20_0, v0000026c3c916760_0, C4<0>;
L_0000026c3c920ae0 .functor OR 1, v0000026c3c9175c0_0, L_0000026c3c920f40, v0000026c3c917660_0, C4<0>;
L_0000026c3c9215d0 .functor OR 1, v0000026c3c9175c0_0, v0000026c3c917f20_0, L_0000026c3c9216b0, C4<0>;
L_0000026c3c920bc0 .functor OR 1, L_0000026c3c9216b0, v0000026c3c917660_0, C4<0>, C4<0>;
L_0000026c3c921330/0/0 .functor AND 1, L_0000026c3c921090, L_0000026c3c920a70, L_0000026c3c920ae0, L_0000026c3c9215d0;
L_0000026c3c921330/0/4 .functor AND 1, L_0000026c3c920bc0, C4<1>, C4<1>, C4<1>;
L_0000026c3c921330 .functor AND 1, L_0000026c3c921330/0/0, L_0000026c3c921330/0/4, C4<1>, C4<1>;
v0000026c3c916c60_0 .net "ABnotC", 0 0, L_0000026c3c9215d0;  1 drivers
v0000026c3c917c00_0 .net "AnotBD", 0 0, L_0000026c3c920ae0;  1 drivers
v0000026c3c916a80_0 .net "a", 0 0, v0000026c3c9175c0_0;  alias, 1 drivers
v0000026c3c917a20_0 .net "b", 0 0, v0000026c3c917f20_0;  alias, 1 drivers
v0000026c3c9168a0_0 .net "c", 0 0, v0000026c3c916760_0;  alias, 1 drivers
v0000026c3c917340_0 .net "d", 0 0, v0000026c3c917660_0;  1 drivers
v0000026c3c9173e0_0 .net "i", 0 0, L_0000026c3c921330;  alias, 1 drivers
v0000026c3c917980_0 .net "notA", 0 0, L_0000026c3c921170;  1 drivers
v0000026c3c917ac0_0 .net "notABC", 0 0, L_0000026c3c920a70;  1 drivers
v0000026c3c9169e0_0 .net "notAnotBnotC", 0 0, L_0000026c3c921090;  1 drivers
v0000026c3c9170c0_0 .net "notB", 0 0, L_0000026c3c920f40;  1 drivers
v0000026c3c916580_0 .net "notC", 0 0, L_0000026c3c9216b0;  1 drivers
v0000026c3c916440_0 .net "notCD", 0 0, L_0000026c3c920bc0;  1 drivers
S_0000026c3c84e3f0 .scope module, "P5Min" "part5Minterm" 2 87, 2 36 0, S_0000026c3c890620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "i";
L_0000026c3c920df0 .functor NOT 1, v0000026c3c9175c0_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c920fb0 .functor NOT 1, v0000026c3c917f20_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c921560 .functor NOT 1, v0000026c3c916760_0, C4<0>, C4<0>, C4<0>;
L_0000026c3c921100 .functor AND 1, L_0000026c3c920df0, L_0000026c3c921560, L_0000026c3c920fb0, C4<1>;
L_0000026c3c920a00 .functor AND 1, L_0000026c3c920df0, v0000026c3c917660_0, v0000026c3c917f20_0, C4<1>;
L_0000026c3c921640 .functor AND 1, L_0000026c3c920df0, v0000026c3c917660_0, L_0000026c3c921560, C4<1>;
L_0000026c3c920920 .functor AND 1, v0000026c3c9175c0_0, L_0000026c3c920fb0, v0000026c3c916760_0, v0000026c3c917660_0;
L_0000026c3c920990 .functor AND 1, v0000026c3c9175c0_0, v0000026c3c917f20_0, L_0000026c3c921560, C4<1>;
L_0000026c3c9212c0/0/0 .functor OR 1, L_0000026c3c921100, L_0000026c3c920a00, L_0000026c3c921640, L_0000026c3c920920;
L_0000026c3c9212c0/0/4 .functor OR 1, L_0000026c3c920990, C4<0>, C4<0>, C4<0>;
L_0000026c3c9212c0 .functor OR 1, L_0000026c3c9212c0/0/0, L_0000026c3c9212c0/0/4, C4<0>, C4<0>;
v0000026c3c917b60_0 .net "ABnotC", 0 0, L_0000026c3c920990;  1 drivers
v0000026c3c917840_0 .net "AnotBCD", 0 0, L_0000026c3c920920;  1 drivers
v0000026c3c917ca0_0 .net "a", 0 0, v0000026c3c9175c0_0;  alias, 1 drivers
v0000026c3c9178e0_0 .net "b", 0 0, v0000026c3c917f20_0;  alias, 1 drivers
v0000026c3c916bc0_0 .net "c", 0 0, v0000026c3c916760_0;  alias, 1 drivers
v0000026c3c917d40_0 .net "d", 0 0, v0000026c3c917660_0;  alias, 1 drivers
v0000026c3c917de0_0 .net "i", 0 0, L_0000026c3c9212c0;  alias, 1 drivers
v0000026c3c917e80_0 .net "notA", 0 0, L_0000026c3c920df0;  1 drivers
v0000026c3c916620_0 .net "notADB", 0 0, L_0000026c3c920a00;  1 drivers
v0000026c3c917520_0 .net "notADnotC", 0 0, L_0000026c3c921640;  1 drivers
v0000026c3c916260_0 .net "notAnotCnotB", 0 0, L_0000026c3c921100;  1 drivers
v0000026c3c917200_0 .net "notB", 0 0, L_0000026c3c920fb0;  1 drivers
v0000026c3c916da0_0 .net "notC", 0 0, L_0000026c3c921560;  1 drivers
    .scope S_0000026c3c890620;
T_0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %vpi_call 2 92 "$display", "part1 minterm: !A!B + !BC + B!C" {0 0 0};
    %vpi_call 2 93 "$monitor", "a=%b, b=%b, c=%b : i=%b", v0000026c3c9175c0_0, v0000026c3c917f20_0, v0000026c3c916760_0, v0000026c3c916e40_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %vpi_call 2 104 "$display", "\012part1 maxterm: (!A+B+C)(!B+!C)" {0 0 0};
    %vpi_call 2 105 "$monitor", "a=%b, b=%b, c=%b : i1=%b", v0000026c3c9175c0_0, v0000026c3c917f20_0, v0000026c3c916760_0, v0000026c3c916ee0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %vpi_call 2 115 "$display", "\012part2 minterm: (A+B+!C+D)( A+B+!C+!D)( A+!B+C+D)( A+!B+!C+D)( !A+B+C+D)( !A+B+C+!D)( !A+B+!C+D)( !A+!B+!C+D)( !A+!B+!C+!D)" {0 0 0};
    %vpi_call 2 116 "$monitor", "a=%b, b=%b, c=%b, d=%b : i1=%b", v0000026c3c9175c0_0, v0000026c3c917f20_0, v0000026c3c916760_0, v0000026c3c917660_0, v0000026c3c916940_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %vpi_call 2 134 "$display", "\012part2 maxterm:!A!B!C!D+!A!B!CD+!AB!CD+!ABCD+ A!BCD+ AB!C!D+ AB!CD" {0 0 0};
    %vpi_call 2 135 "$monitor", "a=%b, b=%b, c=%b, d=%b : i1=%b", v0000026c3c9175c0_0, v0000026c3c917f20_0, v0000026c3c916760_0, v0000026c3c917660_0, v0000026c3c9172a0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c9175c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c916760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3c917660_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "experiment3.v";
