

================================================================
== Synthesis Summary Report of 'cyclicPrefixRemoval'
================================================================
+ General Information: 
    * Date:           Tue May 23 10:36:11 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        a81
    * Solution:       solution_cpr (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |        Modules        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |           |     |
    |        & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ cyclicPrefixRemoval  |     -|  3.50|     8803|  8.803e+04|         -|     8804|     -|        no|     -|   -|  85 (~0%)|  143 (~0%)|    -|
    | o VITIS_LOOP_9_1      |     -|  7.30|     8801|  8.801e+04|         3|        1|  8800|       yes|     -|   -|         -|          -|    -|
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| inpstream | both          | 64    | 1      | 1      |
| oupstream | both          | 64    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+---------------------------------+
| Argument  | Direction | Datatype                        |
+-----------+-----------+---------------------------------+
| inpstream | in        | stream<std::complex<float>, 0>& |
| oupstream | out       | stream<std::complex<float>, 0>& |
+-----------+-----------+---------------------------------+

* SW-to-HW Mapping
+-----------+--------------+-----------+
| Argument  | HW Interface | HW Type   |
+-----------+--------------+-----------+
| inpstream | inpstream    | interface |
| oupstream | oupstream    | interface |
+-----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+----------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------+-----+--------+----------+-----+--------+---------+
| + cyclicPrefixRemoval | 0   |        |          |     |        |         |
|   v_3_fu_109_p2       | -   |        | v_3      | add | fabric | 0       |
+-----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------+---------------------------------------------------------+
| Type            | Options                                              | Location                                                |
+-----------------+------------------------------------------------------+---------------------------------------------------------+
| interface       | mode=axis register_mode=both port=inpstream register | ../../meth1/cpr.cpp:5 in cyclicprefixremoval, inpstream |
| interface       | mode=axis register_mode=both port=oupstream register | ../../meth1/cpr.cpp:6 in cyclicprefixremoval, oupstream |
| pipeline        | II=1                                                 | ../../meth1/cpr.cpp:10 in cyclicprefixremoval           |
| interface       | mode=axis register_mode=both port=gst register       | ../../meth1/datagen.cpp:4 in gen, gst                   |
| array_partition | dim=1 type=complete variable=z                       | ../../meth1/datagen.cpp:1766 in gen, z                  |
| pipeline        | II=1                                                 | ../../meth1/datagen.cpp:1770 in gen                     |
+-----------------+------------------------------------------------------+---------------------------------------------------------+


