{"vcs1":{"timestamp_begin":1704219181.571269338, "rt":1.32, "ut":0.45, "st":0.16}}
{"vcselab":{"timestamp_begin":1704219182.974690745, "rt":0.72, "ut":0.32, "st":0.10}}
{"link":{"timestamp_begin":1704219183.759341994, "rt":0.27, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704219181.089824160}
{"VCS_COMP_START_TIME": 1704219181.089824160}
{"VCS_COMP_END_TIME": 1704219185.650400983}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 342044}}
{"vcselab": {"peak_mem": 227160}}
