14:09:42 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/IDE.log'.
14:09:52 INFO  : Registering command handlers for Vitis TCF services
14:09:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\temp_xsdb_launch_script.tcl
14:09:52 INFO  : Platform repository initialization has completed.
14:09:55 INFO  : XSCT server has started successfully.
14:09:55 INFO  : plnx-install-location is set to ''
14:09:55 INFO  : Successfully done setting XSCT server connection channel  
14:09:55 INFO  : Successfully done query RDI_DATADIR 
14:09:55 INFO  : Successfully done setting workspace for the tool. 
14:25:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:25:53 INFO  : Result from executing command 'getPlatforms': 
14:25:54 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:25:54 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:26:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
12:52:22 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/IDE.log'.
12:52:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\temp_xsdb_launch_script.tcl
12:52:25 INFO  : Platform repository initialization has completed.
12:52:27 INFO  : XSCT server has started successfully.
12:52:27 INFO  : Successfully done setting XSCT server connection channel  
12:52:27 INFO  : plnx-install-location is set to ''
12:52:27 INFO  : Successfully done setting workspace for the tool. 
12:52:31 INFO  : Registering command handlers for Vitis TCF services
12:52:34 INFO  : Successfully done query RDI_DATADIR 
12:57:18 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:57:18 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:57:18 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
13:56:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:09 INFO  : 'jtag frequency' command is executed.
13:56:09 INFO  : Context for 'APU' is selected.
13:56:09 INFO  : System reset is completed.
13:56:12 INFO  : 'after 3000' command is executed.
13:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:56:15 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
13:56:15 INFO  : Context for 'APU' is selected.
13:56:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:56:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:15 INFO  : Context for 'APU' is selected.
13:56:15 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
13:56:15 INFO  : 'ps7_init' command is executed.
13:56:15 INFO  : 'ps7_post_config' command is executed.
13:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:15 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:38 INFO  : Disconnected from the channel tcfchan#3.
13:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:39 INFO  : 'jtag frequency' command is executed.
13:56:39 INFO  : Context for 'APU' is selected.
13:56:39 INFO  : System reset is completed.
13:56:42 INFO  : 'after 3000' command is executed.
13:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:56:45 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
13:56:45 INFO  : Context for 'APU' is selected.
13:56:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:45 INFO  : Context for 'APU' is selected.
13:56:45 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
13:56:45 INFO  : 'ps7_init' command is executed.
13:56:45 INFO  : 'ps7_post_config' command is executed.
13:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:45 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:46 INFO  : 'con' command is executed.
13:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:46 INFO  : Disconnected from the channel tcfchan#4.
14:06:55 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:07:26 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:08:09 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:13:06 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:24:44 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:24:54 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:25:15 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:43 INFO  : 'jtag frequency' command is executed.
14:25:43 INFO  : Context for 'APU' is selected.
14:25:43 INFO  : System reset is completed.
14:25:46 INFO  : 'after 3000' command is executed.
14:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:25:49 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:25:49 INFO  : Context for 'APU' is selected.
14:25:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:49 INFO  : Context for 'APU' is selected.
14:25:49 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:25:49 INFO  : 'ps7_init' command is executed.
14:25:49 INFO  : 'ps7_post_config' command is executed.
14:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:49 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:50 INFO  : 'con' command is executed.
14:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:50 INFO  : Disconnected from the channel tcfchan#6.
14:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:07 INFO  : 'jtag frequency' command is executed.
14:26:07 INFO  : Context for 'APU' is selected.
14:26:07 INFO  : System reset is completed.
14:26:10 INFO  : 'after 3000' command is executed.
14:26:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:26:13 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:26:13 INFO  : Context for 'APU' is selected.
14:26:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:26:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:13 INFO  : Context for 'APU' is selected.
14:26:13 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:26:13 INFO  : 'ps7_init' command is executed.
14:26:13 INFO  : 'ps7_post_config' command is executed.
14:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:13 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:28 INFO  : Disconnected from the channel tcfchan#7.
14:27:13 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:28:21 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:28:48 INFO  : 'jtag frequency' command is executed.
14:28:48 INFO  : Context for 'APU' is selected.
14:28:48 INFO  : System reset is completed.
14:28:51 INFO  : 'after 3000' command is executed.
14:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:28:54 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:28:54 INFO  : Context for 'APU' is selected.
14:28:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:54 INFO  : Context for 'APU' is selected.
14:28:54 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:28:54 INFO  : 'ps7_init' command is executed.
14:28:54 INFO  : 'ps7_post_config' command is executed.
14:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:54 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:55 INFO  : 'con' command is executed.
14:28:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:55 INFO  : Disconnected from the channel tcfchan#9.
14:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:04 INFO  : 'jtag frequency' command is executed.
14:29:04 INFO  : Context for 'APU' is selected.
14:29:04 INFO  : System reset is completed.
14:29:07 INFO  : 'after 3000' command is executed.
14:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:29:10 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:29:10 INFO  : Context for 'APU' is selected.
14:29:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:10 INFO  : Context for 'APU' is selected.
14:29:10 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:29:10 INFO  : 'ps7_init' command is executed.
14:29:10 INFO  : 'ps7_post_config' command is executed.
14:29:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:10 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:10 INFO  : 'con' command is executed.
14:29:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:10 INFO  : Disconnected from the channel tcfchan#10.
14:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:21 INFO  : 'jtag frequency' command is executed.
14:29:21 INFO  : Context for 'APU' is selected.
14:29:21 INFO  : System reset is completed.
14:29:24 INFO  : 'after 3000' command is executed.
14:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:29:26 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:29:26 INFO  : Context for 'APU' is selected.
14:29:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:26 INFO  : Context for 'APU' is selected.
14:29:26 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:29:27 INFO  : 'ps7_init' command is executed.
14:29:27 INFO  : 'ps7_post_config' command is executed.
14:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:27 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:56 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:31:27 INFO  : Disconnected from the channel tcfchan#11.
14:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:28 INFO  : 'jtag frequency' command is executed.
14:31:28 INFO  : Context for 'APU' is selected.
14:31:28 INFO  : System reset is completed.
14:31:31 INFO  : 'after 3000' command is executed.
14:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:31:34 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:31:34 INFO  : Context for 'APU' is selected.
14:31:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:31:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:34 INFO  : Context for 'APU' is selected.
14:31:34 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:31:34 INFO  : 'ps7_init' command is executed.
14:31:34 INFO  : 'ps7_post_config' command is executed.
14:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:34 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:56 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:33:24 INFO  : Disconnected from the channel tcfchan#13.
14:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:28 INFO  : 'jtag frequency' command is executed.
14:33:28 INFO  : Context for 'APU' is selected.
14:33:28 INFO  : System reset is completed.
14:33:31 INFO  : 'after 3000' command is executed.
14:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:33:34 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:33:34 INFO  : Context for 'APU' is selected.
14:33:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:34 INFO  : Context for 'APU' is selected.
14:33:34 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:33:34 INFO  : 'ps7_init' command is executed.
14:33:34 INFO  : 'ps7_post_config' command is executed.
14:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:34 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:34 INFO  : 'con' command is executed.
14:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:34 INFO  : Disconnected from the channel tcfchan#15.
14:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:49 INFO  : 'jtag frequency' command is executed.
14:34:49 INFO  : Context for 'APU' is selected.
14:34:49 INFO  : System reset is completed.
14:34:52 INFO  : 'after 3000' command is executed.
14:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:55 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:34:55 INFO  : Context for 'APU' is selected.
14:34:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:55 INFO  : Context for 'APU' is selected.
14:34:55 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:34:55 INFO  : 'ps7_init' command is executed.
14:34:55 INFO  : 'ps7_post_config' command is executed.
14:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:55 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:46 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:36:13 INFO  : Disconnected from the channel tcfchan#16.
14:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:14 INFO  : 'jtag frequency' command is executed.
14:36:14 INFO  : Context for 'APU' is selected.
14:36:14 INFO  : System reset is completed.
14:36:17 INFO  : 'after 3000' command is executed.
14:36:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:36:19 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:36:19 INFO  : Context for 'APU' is selected.
14:36:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:36:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:19 INFO  : Context for 'APU' is selected.
14:36:19 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:36:20 INFO  : 'ps7_init' command is executed.
14:36:20 INFO  : 'ps7_post_config' command is executed.
14:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:20 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:38 INFO  : Disconnected from the channel tcfchan#18.
14:37:42 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:19 INFO  : 'jtag frequency' command is executed.
14:38:19 INFO  : Context for 'APU' is selected.
14:38:19 INFO  : System reset is completed.
14:38:22 INFO  : 'after 3000' command is executed.
14:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:38:24 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:38:24 INFO  : Context for 'APU' is selected.
14:38:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:24 INFO  : Context for 'APU' is selected.
14:38:24 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:38:24 INFO  : 'ps7_init' command is executed.
14:38:24 INFO  : 'ps7_post_config' command is executed.
14:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:25 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:41 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:41:14 INFO  : Disconnected from the channel tcfchan#20.
14:41:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:41:24 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:41:49 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
14:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:05 INFO  : 'jtag frequency' command is executed.
14:42:05 INFO  : Context for 'APU' is selected.
14:42:05 INFO  : System reset is completed.
14:42:08 INFO  : 'after 3000' command is executed.
14:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:42:10 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
14:42:10 INFO  : Context for 'APU' is selected.
14:42:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:10 INFO  : Context for 'APU' is selected.
14:42:10 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
14:42:11 INFO  : 'ps7_init' command is executed.
14:42:11 INFO  : 'ps7_post_config' command is executed.
14:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:11 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:42 INFO  : Disconnected from the channel tcfchan#22.
15:03:12 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
15:34:53 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
15:37:59 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
15:39:55 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/IDE.log'.
15:39:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\temp_xsdb_launch_script.tcl
15:39:59 INFO  : XSCT server has started successfully.
15:39:59 INFO  : plnx-install-location is set to ''
15:39:59 INFO  : Successfully done setting XSCT server connection channel  
15:39:59 INFO  : Successfully done setting workspace for the tool. 
15:40:03 INFO  : Platform repository initialization has completed.
15:40:03 INFO  : Successfully done query RDI_DATADIR 
15:40:03 INFO  : Registering command handlers for Vitis TCF services
15:43:57 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
15:44:43 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
15:45:58 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
15:46:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:58 INFO  : 'jtag frequency' command is executed.
15:46:58 INFO  : Context for 'APU' is selected.
15:46:58 INFO  : System reset is completed.
15:47:01 INFO  : 'after 3000' command is executed.
15:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:47:04 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
15:47:04 INFO  : Context for 'APU' is selected.
15:47:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:04 INFO  : Context for 'APU' is selected.
15:47:04 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
15:47:04 INFO  : 'ps7_init' command is executed.
15:47:04 INFO  : 'ps7_post_config' command is executed.
15:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:04 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:31 INFO  : Disconnected from the channel tcfchan#2.
19:17:20 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:18:34 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:19:31 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:20:23 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:24:13 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:24:56 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:25:29 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:25:51 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:26:41 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:27:53 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:27:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:28:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:57 INFO  : 'jtag frequency' command is executed.
19:28:57 INFO  : Context for 'APU' is selected.
19:28:57 INFO  : System reset is completed.
19:29:00 INFO  : 'after 3000' command is executed.
19:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:29:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
19:29:02 INFO  : Context for 'APU' is selected.
19:29:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:02 INFO  : Context for 'APU' is selected.
19:29:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
19:29:03 INFO  : 'ps7_init' command is executed.
19:29:03 INFO  : 'ps7_post_config' command is executed.
19:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:49 INFO  : Disconnected from the channel tcfchan#4.
19:30:57 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
19:31:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:31:24 INFO  : 'jtag frequency' command is executed.
19:31:24 INFO  : Context for 'APU' is selected.
19:31:24 INFO  : System reset is completed.
19:31:27 INFO  : 'after 3000' command is executed.
19:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:31:30 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
19:31:30 INFO  : Context for 'APU' is selected.
19:31:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:30 INFO  : Context for 'APU' is selected.
19:31:30 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
19:31:30 INFO  : 'ps7_init' command is executed.
19:31:30 INFO  : 'ps7_post_config' command is executed.
19:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:31 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:00 INFO  : Disconnected from the channel tcfchan#6.
19:32:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:32:10 INFO  : 'jtag frequency' command is executed.
19:32:10 INFO  : Context for 'APU' is selected.
19:32:10 INFO  : System reset is completed.
19:32:13 INFO  : 'after 3000' command is executed.
19:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:32:15 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
19:32:15 INFO  : Context for 'APU' is selected.
19:32:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:17 INFO  : Context for 'APU' is selected.
19:32:17 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
19:32:18 INFO  : 'ps7_init' command is executed.
19:32:18 INFO  : 'ps7_post_config' command is executed.
19:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:18 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:18 INFO  : 'con' command is executed.
19:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:18 INFO  : Disconnected from the channel tcfchan#7.
19:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:32:40 INFO  : 'jtag frequency' command is executed.
19:32:40 INFO  : Context for 'APU' is selected.
19:32:40 INFO  : System reset is completed.
19:32:43 INFO  : 'after 3000' command is executed.
19:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:32:45 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
19:32:45 INFO  : Context for 'APU' is selected.
19:32:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:48 INFO  : Context for 'APU' is selected.
19:32:48 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
19:32:48 INFO  : 'ps7_init' command is executed.
19:32:48 INFO  : 'ps7_post_config' command is executed.
19:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:48 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:02 INFO  : Disconnected from the channel tcfchan#8.
10:32:05 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/IDE.log'.
10:32:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\temp_xsdb_launch_script.tcl
10:32:10 INFO  : XSCT server has started successfully.
10:32:10 INFO  : plnx-install-location is set to ''
10:32:10 INFO  : Successfully done setting XSCT server connection channel  
10:32:10 INFO  : Successfully done setting workspace for the tool. 
10:32:17 INFO  : Registering command handlers for Vitis TCF services
10:32:17 INFO  : Platform repository initialization has completed.
10:32:19 INFO  : Successfully done query RDI_DATADIR 
10:51:59 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
10:56:14 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
10:56:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

10:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:02 INFO  : 'jtag frequency' command is executed.
10:58:02 INFO  : Context for 'APU' is selected.
10:58:02 INFO  : System reset is completed.
10:58:05 INFO  : 'after 3000' command is executed.
10:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:58:08 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
10:58:08 INFO  : Context for 'APU' is selected.
10:58:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:08 INFO  : Context for 'APU' is selected.
10:58:08 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
10:58:08 INFO  : 'ps7_init' command is executed.
10:58:08 INFO  : 'ps7_post_config' command is executed.
10:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:08 INFO  : 'con' command is executed.
10:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:58:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\audio_app_system\_ide\scripts\debugger_audio_app-default.tcl'
10:59:01 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
10:59:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

10:59:17 INFO  : Result from executing command 'removePlatformRepo': 
11:00:08 INFO  : Disconnected from the channel tcfchan#2.
11:00:09 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_audio_app-Default_1'. 
Make sure that the application 'audio_app' is built properly for configuration 'Debug' before launching.
11:00:16 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_audio_app-Default_2'. 
Make sure that the application 'audio_app' is built properly for configuration 'Debug' before launching.
11:00:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:00:37 INFO  : Result from executing command 'getPlatforms': 
11:00:38 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:00:53 INFO  : 'jtag frequency' command is executed.
11:00:53 INFO  : Context for 'APU' is selected.
11:00:53 INFO  : System reset is completed.
11:00:56 INFO  : 'after 3000' command is executed.
11:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:00:58 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
11:00:58 INFO  : Context for 'APU' is selected.
11:00:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:58 INFO  : Context for 'APU' is selected.
11:00:58 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
11:00:59 INFO  : 'ps7_init' command is executed.
11:00:59 INFO  : 'ps7_post_config' command is executed.
11:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:59 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:59 INFO  : 'con' command is executed.
11:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:00:59 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\audio_app_system\_ide\scripts\debugger_audio_app-default_3.tcl'
11:02:34 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:02:50 INFO  : Disconnected from the channel tcfchan#7.
11:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:52 INFO  : 'jtag frequency' command is executed.
11:02:52 INFO  : Context for 'APU' is selected.
11:02:52 INFO  : System reset is completed.
11:02:55 INFO  : 'after 3000' command is executed.
11:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:02:57 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
11:02:57 INFO  : Context for 'APU' is selected.
11:02:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:57 INFO  : Context for 'APU' is selected.
11:02:57 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
11:02:57 INFO  : 'ps7_init' command is executed.
11:02:57 INFO  : 'ps7_post_config' command is executed.
11:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:58 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:58 INFO  : 'con' command is executed.
11:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:58 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\audio_app_system\_ide\scripts\debugger_audio_app-default_4.tcl'
11:04:05 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:04:21 INFO  : Disconnected from the channel tcfchan#9.
11:04:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:04:31 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:41 INFO  : 'jtag frequency' command is executed.
11:04:41 INFO  : Context for 'APU' is selected.
11:04:41 INFO  : System reset is completed.
11:04:44 INFO  : 'after 3000' command is executed.
11:04:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:04:47 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
11:04:47 INFO  : Context for 'APU' is selected.
11:04:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:47 INFO  : Context for 'APU' is selected.
11:04:47 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
11:04:47 INFO  : 'ps7_init' command is executed.
11:04:47 INFO  : 'ps7_post_config' command is executed.
11:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:47 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:48 INFO  : 'con' command is executed.
11:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:48 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\audio_app_system\_ide\scripts\debugger_audio_app-default.tcl'
11:05:40 INFO  : Disconnected from the channel tcfchan#11.
11:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:05:41 INFO  : 'jtag frequency' command is executed.
11:05:41 INFO  : Context for 'APU' is selected.
11:05:41 INFO  : System reset is completed.
11:05:44 INFO  : 'after 3000' command is executed.
11:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:05:46 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
11:05:46 INFO  : Context for 'APU' is selected.
11:05:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:46 INFO  : Context for 'APU' is selected.
11:05:46 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
11:05:46 INFO  : 'ps7_init' command is executed.
11:05:46 INFO  : 'ps7_post_config' command is executed.
11:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:47 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Debug/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:47 INFO  : 'con' command is executed.
11:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:05:47 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\audio_app_system\_ide\scripts\debugger_audio_app-default_5.tcl'
11:11:55 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:12:02 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:12:36 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:13:07 INFO  : Result from executing command 'removePlatformRepo': 
11:14:37 ERROR : Invalid hardware specification '${sdxTcfLaunchFile:project=audio_app;fileType=hw;}' in launch configuration 'Debugger_audio_app-GDB_12'.
11:14:44 INFO  : Disconnected from the channel tcfchan#12.
11:14:45 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_audio_app-Default_8'. 
Make sure that the application 'audio_app' is built properly for configuration 'Debug' before launching.
11:14:46 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_audio_app-Default_8'. 
Make sure that the application 'audio_app' is built properly for configuration 'Debug' before launching.
11:14:49 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_audio_app-Default_8'. 
Make sure that the application 'audio_app' is built properly for configuration 'Debug' before launching.
11:17:13 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_audio_app-Default_9'. 
Make sure that the application 'audio_app' is built properly for configuration 'Debug' before launching.
11:17:39 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/IDE.log'.
11:17:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\temp_xsdb_launch_script.tcl
11:17:43 INFO  : XSCT server has started successfully.
11:17:43 INFO  : plnx-install-location is set to ''
11:17:43 INFO  : Successfully done setting XSCT server connection channel  
11:17:43 INFO  : Successfully done setting workspace for the tool. 
11:17:49 INFO  : Platform repository initialization has completed.
11:17:49 INFO  : Registering command handlers for Vitis TCF services
11:17:49 INFO  : Successfully done query RDI_DATADIR 
11:18:01 INFO  : Build configuration of 'audio_app_system' is updated to 'Release'
11:18:01 INFO  : Build configuration of system project is automatically updated to 'Release'.
11:18:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:18:20 INFO  : Result from executing command 'getPlatforms': 
11:18:20 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:18:56 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/IDE.log'.
11:18:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\temp_xsdb_launch_script.tcl
11:19:00 INFO  : XSCT server has started successfully.
11:19:00 INFO  : Successfully done setting XSCT server connection channel  
11:19:00 INFO  : plnx-install-location is set to ''
11:19:00 INFO  : Successfully done setting workspace for the tool. 
11:19:03 INFO  : Platform repository initialization has completed.
11:19:03 INFO  : Registering command handlers for Vitis TCF services
11:19:03 INFO  : Successfully done query RDI_DATADIR 
11:19:27 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:23:17 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:25:23 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:55 INFO  : 'jtag frequency' command is executed.
11:25:55 INFO  : Context for 'APU' is selected.
11:25:55 INFO  : System reset is completed.
11:25:59 INFO  : 'after 3000' command is executed.
11:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:26:01 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
11:26:01 INFO  : Context for 'APU' is selected.
11:26:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:01 INFO  : Context for 'APU' is selected.
11:26:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
11:26:01 INFO  : 'ps7_init' command is executed.
11:26:01 INFO  : 'ps7_post_config' command is executed.
11:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Release/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Release/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:02 INFO  : 'con' command is executed.
11:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\audio_app_system\_ide\scripts\debugger_audio_app-default_11.tcl'
11:33:09 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:37:20 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:37:39 INFO  : Checking for BSP changes to sync application flags for project 'audio_app'...
11:37:51 INFO  : Disconnected from the channel tcfchan#1.
11:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:52 ERROR : port closed
11:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:37:52 ERROR : port closed
11:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:03 INFO  : 'jtag frequency' command is executed.
11:38:03 INFO  : Context for 'APU' is selected.
11:38:03 INFO  : System reset is completed.
11:38:06 INFO  : 'after 3000' command is executed.
11:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:38:09 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit"
11:38:09 INFO  : Context for 'APU' is selected.
11:38:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:11 INFO  : Context for 'APU' is selected.
11:38:11 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl' is done.
11:38:11 INFO  : 'ps7_init' command is executed.
11:38:11 INFO  : 'ps7_post_config' command is executed.
11:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:11 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Release/audio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/bitstream/design_1_wrapper2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis_audio/vitis/audio_app/Release/audio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:12 INFO  : 'con' command is executed.
11:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:12 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis_audio\vitis\audio_app_system\_ide\scripts\debugger_audio_app-default_13.tcl'
11:39:29 INFO  : Disconnected from the channel tcfchan#2.
