#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec  8 15:04:47 2023
# Process ID: 7696
# Current directory: E:/DigitalCircuit-Verilog-Base-Learning/lab2/lab2.runs/synth_1_copy_1
# Command line: vivado.exe -log cla.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cla.tcl
# Log file: E:/DigitalCircuit-Verilog-Base-Learning/lab2/lab2.runs/synth_1_copy_1/cla.vds
# Journal file: E:/DigitalCircuit-Verilog-Base-Learning/lab2/lab2.runs/synth_1_copy_1\vivado.jou
# Running On: Raphaetop, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16781 MB
#-----------------------------------------------------------
source cla.tcl -notrace
