// Seed: 3597073043
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wor id_6,
    input supply0 id_7
);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd70,
    parameter id_6 = 32'd85
) (
    input supply1 _id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor _id_6,
    input wire id_7,
    input tri0 id_8
    , id_10
);
  assign id_10[1] = 1;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_3,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5
  );
  logic [id_0 : id_6] id_12;
endmodule
