{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542423497996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542423497996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 13:58:10 2018 " "Processing started: Sat Nov 17 13:58:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542423497996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542423497996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map divider -c divider --generate_functional_sim_netlist " "Command: quartus_map divider -c divider --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542423497996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542423498312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exam-bav " "Found design unit 1: exam-bav" {  } { { "exam.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/exam.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423498868 ""} { "Info" "ISGN_ENTITY_NAME" "1 exam " "Found entity 1: exam" {  } { { "exam.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/exam.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423498868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542423498868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-beh " "Found design unit 1: divider-beh" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423498876 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423498876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542423498876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542423498912 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr divider.vhd(61) " "VHDL Process Statement warning at divider.vhd(61): signal \"curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542423498913 "|divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Done divider.vhd(56) " "VHDL Process Statement warning at divider.vhd(56): inferring latch(es) for signal or variable \"Done\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542423498914 "|divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Div3 divider.vhd(56) " "VHDL Process Statement warning at divider.vhd(56): inferring latch(es) for signal or variable \"Div3\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542423498914 "|divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain divider.vhd(88) " "VHDL Process Statement warning at divider.vhd(88): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542423498915 "|divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div3 divider.vhd(56) " "Inferred latch for \"Div3\" at divider.vhd(56)" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542423498915 "|divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done divider.vhd(56) " "Inferred latch for \"Done\" at divider.vhd(56)" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542423498915 "|divider"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542423499101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 13:58:19 2018 " "Processing ended: Sat Nov 17 13:58:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542423499101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542423499101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542423499101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542423499101 ""}
