<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.907</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>137028</Best-caseLatency>
            <Average-caseLatency>137028</Average-caseLatency>
            <Worst-caseLatency>137028</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.685 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.685 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.685 ms</Worst-caseRealTimeLatency>
            <Interval-min>137029</Interval-min>
            <Interval-max>137029</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:24</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>6</BRAM_18K>
            <DSP>8</DSP>
            <FF>10027</FF>
            <LUT>13058</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_32_1_fu_46</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_32_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46</ID>
                    <BindInstances>add_ln32_fu_108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_getTanh_fu_58</InstName>
                    <ModuleName>getTanh</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>58</ID>
                    <BindInstances>add_ln27_fu_312_p2 sub_ln33_fu_404_p2 add_ln58_1_fu_430_p2 add_ln58_fu_443_p2 add_ln58_3_fu_455_p2 x_new_56_fu_646_p2 y_44_fu_652_p2 x_new_57_fu_658_p2 y_45_fu_664_p2 add_ln58_2_fu_468_p2 add_ln58_5_fu_480_p2 x_new_59_fu_730_p2 y_47_fu_735_p2 x_new_60_fu_740_p2 y_48_fu_745_p2 add_ln43_fu_493_p2 add_ln43_1_fu_505_p2 x_new_62_fu_805_p2 y_50_fu_811_p2 add_ln46_fu_518_p2 x_new_63_fu_816_p2 y_51_fu_822_p2 add_ln52_fu_523_p2 x_new_65_fu_889_p2 y_53_fu_895_p2 x_new_66_fu_901_p2 y_54_fu_907_p2 add_ln58_4_fu_542_p2 add_ln58_7_fu_554_p2 x_new_68_fu_972_p2 y_56_fu_977_p2 x_new_69_fu_982_p2 y_57_fu_987_p2 add_ln58_6_fu_567_p2 add_ln58_9_fu_711_p2 x_new_71_fu_1037_p2 y_59_fu_1042_p2 x_new_72_fu_1047_p2 y_60_fu_1052_p2 add_ln43_2_fu_791_p2 add_ln43_3_fu_861_p2 x_new_74_fu_1120_p2 y_62_fu_1125_p2 add_ln46_1_fu_873_p2 x_new_75_fu_1131_p2 y_63_fu_1136_p2 add_ln52_1_fu_947_p2 x_new_77_fu_1187_p2 y_65_fu_1192_p2 x_new_78_fu_1197_p2 y_66_fu_1202_p2 add_ln58_8_fu_1026_p2 add_ln58_11_fu_1098_p2 x_new_80_fu_1267_p2 y_68_fu_1272_p2 x_new_81_fu_1277_p2 y_69_fu_1282_p2 add_ln58_10_fu_1176_p2 add_ln58_13_fu_1248_p2 x_new_83_fu_1339_p2 y_71_fu_1344_p2 x_new_84_fu_1349_p2 y_72_fu_1354_p2 add_ln43_4_fu_1328_p2 add_ln43_5_fu_1373_p2 x_new_86_fu_1415_p2 y_74_fu_1420_p2 add_ln46_2_fu_1405_p2 x_new_87_fu_1425_p2 y_75_fu_1430_p2 add_ln52_2_fu_1435_p2 x_new_89_fu_1494_p2 y_77_fu_1499_p2 x_new_90_fu_1504_p2 y_78_fu_1509_p2 add_ln58_12_fu_1528_p2 add_ln58_14_fu_1560_p2 x_new_92_fu_1579_p2 y_80_fu_1584_p2 x_new_93_fu_1589_p2 y_81_fu_1594_p2 result_cosh_fu_1635_p2 add_ln77_fu_1639_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_inlined_fu_69</InstName>
                    <ModuleName>inlined</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>69</ID>
                    <BindInstances>add_ln33_fu_326_p2 beta_1_fu_478_p2 beta_2_fu_504_p2 add_ln76_fu_517_p2 beta_3_fu_529_p2 x_new_3_fu_720_p2 y_3_fu_726_p2 x_new_4_fu_732_p2 y_4_fu_738_p2 add_ln76_2_fu_542_p2 beta_4_fu_554_p2 x_new_6_fu_804_p2 y_6_fu_809_p2 x_new_7_fu_814_p2 y_7_fu_819_p2 add_ln61_fu_567_p2 beta_5_fu_579_p2 x_new_9_fu_879_p2 y_9_fu_885_p2 beta_6_fu_592_p2 x_new_10_fu_890_p2 y_10_fu_896_p2 beta_7_fu_597_p2 x_new_12_fu_963_p2 y_12_fu_969_p2 x_new_13_fu_975_p2 y_13_fu_981_p2 add_ln76_4_fu_616_p2 beta_9_fu_628_p2 x_new_15_fu_1046_p2 y_15_fu_1051_p2 x_new_16_fu_1056_p2 y_16_fu_1061_p2 add_ln76_6_fu_641_p2 beta_10_fu_785_p2 x_new_18_fu_1111_p2 y_18_fu_1116_p2 x_new_19_fu_1121_p2 y_19_fu_1126_p2 add_ln61_2_fu_865_p2 beta_11_fu_935_p2 x_new_21_fu_1194_p2 y_21_fu_1199_p2 beta_12_fu_947_p2 x_new_22_fu_1205_p2 y_22_fu_1210_p2 beta_13_fu_1021_p2 x_new_24_fu_1261_p2 y_24_fu_1266_p2 x_new_25_fu_1271_p2 y_25_fu_1276_p2 add_ln76_8_fu_1100_p2 beta_15_fu_1172_p2 x_new_27_fu_1341_p2 y_27_fu_1346_p2 x_new_28_fu_1351_p2 y_28_fu_1356_p2 add_ln76_10_fu_1250_p2 beta_16_fu_1322_p2 x_new_30_fu_1413_p2 y_30_fu_1418_p2 x_new_31_fu_1423_p2 y_31_fu_1428_p2 add_ln61_4_fu_1402_p2 beta_17_fu_1433_p2 x_new_33_fu_1489_p2 y_33_fu_1494_p2 beta_18_fu_1479_p2 x_new_34_fu_1499_p2 y_34_fu_1504_p2 beta_19_fu_1509_p2 x_new_36_fu_1568_p2 y_36_fu_1573_p2 x_new_37_fu_1578_p2 y_37_fu_1583_p2 add_ln76_12_fu_1588_p2 beta_21_fu_1634_p2 x_new_39_fu_1653_p2 y_39_fu_1658_p2 x_new_40_fu_1663_p2 y_40_fu_1668_p2 result_cosh_fu_1709_p2 add_ln95_fu_1713_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_44_2_fu_80</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_44_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>80</ID>
                    <BindInstances>add_ln44_fu_94_p2 results_1_fu_121_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_U addr_out_U addr_in_U gold_U sinh_U cosh_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_32_1</Name>
            <Loops>
                <VITIS_LOOP_32_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.907</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1002</Best-caseLatency>
                    <Average-caseLatency>1002</Average-caseLatency>
                    <Worst-caseLatency>1002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1>
                        <Name>VITIS_LOOP_32_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>1000</Latency>
                        <AbsoluteTimeLatency>5.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_1>
                            <Name>VITIS_LOOP_32_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:32</SourceLocation>
                        </VITIS_LOOP_32_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_108_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>getTanh</Name>
            <Loops>
                <VITIS_LOOP_27_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67007</Best-caseLatency>
                    <Average-caseLatency>67007</Average-caseLatency>
                    <Worst-caseLatency>67007</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.335 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.335 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67007</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1>
                        <Name>VITIS_LOOP_27_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>67005</Latency>
                        <AbsoluteTimeLatency>0.335 ms</AbsoluteTimeLatency>
                        <PipelineII>67</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_27_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_1>
                            <Name>VITIS_LOOP_27_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27</SourceLocation>
                        </VITIS_LOOP_27_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4790</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6055</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_312_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_404_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_430_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_443_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_455_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_56_fu_646_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_44_fu_652_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_57_fu_658_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_45_fu_664_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="y_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_468_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_480_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_59_fu_730_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_47_fu_735_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="y_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_60_fu_740_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_48_fu_745_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="y_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_493_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_505_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_62_fu_805_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_50_fu_811_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="y_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_518_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_63_fu_816_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_51_fu_822_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="y_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_523_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_65_fu_889_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_53_fu_895_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_66_fu_901_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_54_fu_907_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="y_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_542_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_554_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_68_fu_972_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_56_fu_977_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_69_fu_982_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_57_fu_987_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="y_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_6_fu_567_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_9_fu_711_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_71_fu_1037_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_59_fu_1042_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="y_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_72_fu_1047_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_60_fu_1052_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="y_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_791_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_861_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_74_fu_1120_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_62_fu_1125_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="y_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_873_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_75_fu_1131_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_63_fu_1136_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="y_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_947_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_77_fu_1187_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_65_fu_1192_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_78_fu_1197_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_66_fu_1202_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="y_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_1026_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_11_fu_1098_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_80_fu_1267_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_68_fu_1272_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_81_fu_1277_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_69_fu_1282_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="y_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_10_fu_1176_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_13_fu_1248_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_83_fu_1339_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_71_fu_1344_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="y_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_84_fu_1349_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_72_fu_1354_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="y_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_1328_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_5_fu_1373_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_86_fu_1415_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_74_fu_1420_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="y_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_1405_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_87_fu_1425_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_75_fu_1430_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="y_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_2_fu_1435_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_89_fu_1494_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_77_fu_1499_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_90_fu_1504_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_78_fu_1509_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="y_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_12_fu_1528_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_14_fu_1560_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_92_fu_1579_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_80_fu_1584_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="y_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_93_fu_1589_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="y_81_fu_1594_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="y_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="result_cosh_fu_1635_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_cosh"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_1639_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/g.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inlined</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68007</Best-caseLatency>
                    <Average-caseLatency>68007</Average-caseLatency>
                    <Worst-caseLatency>68007</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68007</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>68005</Latency>
                        <AbsoluteTimeLatency>0.340 ms</AbsoluteTimeLatency>
                        <PipelineII>68</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/getTanh/src/inlined.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_33_1>
                            <Name>VITIS_LOOP_33_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/getTanh/src/inlined.cpp:33</SourceLocation>
                        </VITIS_LOOP_33_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4793</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6142</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_326_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="beta_1_fu_478_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_2_fu_504_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_517_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_3_fu_529_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_3_fu_720_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_3_fu_726_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="y_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_4_fu_732_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_4_fu_738_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_542_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_4_fu_554_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_6_fu_804_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_6_fu_809_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_7_fu_814_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_7_fu_819_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_567_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_5_fu_579_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_9_fu_879_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_9_fu_885_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="y_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_6_fu_592_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_10_fu_890_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_10_fu_896_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="y_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_7_fu_597_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_12_fu_963_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_12_fu_969_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="y_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_13_fu_975_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_13_fu_981_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="y_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_4_fu_616_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_9_fu_628_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_15_fu_1046_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_15_fu_1051_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="y_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_16_fu_1056_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_16_fu_1061_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="y_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_6_fu_641_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_10_fu_785_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_18_fu_1111_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_18_fu_1116_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="y_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_19_fu_1121_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_19_fu_1126_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="y_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_865_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_11_fu_935_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_21_fu_1194_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_21_fu_1199_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="y_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_12_fu_947_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_22_fu_1205_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_22_fu_1210_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="y_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_13_fu_1021_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_24_fu_1261_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_24_fu_1266_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="y_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_25_fu_1271_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_25_fu_1276_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="y_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_8_fu_1100_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_15_fu_1172_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_27_fu_1341_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_27_fu_1346_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="y_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_28_fu_1351_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_28_fu_1356_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="y_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_10_fu_1250_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_16_fu_1322_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_30_fu_1413_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_30_fu_1418_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="y_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_31_fu_1423_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_31_fu_1428_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="y_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_1402_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_17_fu_1433_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_33_fu_1489_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_33_fu_1494_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="y_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_18_fu_1479_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_34_fu_1499_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_34_fu_1504_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="y_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_19_fu_1509_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_36_fu_1568_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_36_fu_1573_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="y_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_37_fu_1578_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_37_fu_1583_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="y_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_12_fu_1588_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="beta_21_fu_1634_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="beta_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_new_39_fu_1653_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_39_fu_1658_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="y_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="x_new_40_fu_1663_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="x_new_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="y_40_fu_1668_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="y_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="result_cosh_fu_1709_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="result_cosh"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1713_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/inlined.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_44_2</Name>
            <Loops>
                <VITIS_LOOP_44_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.907</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1004</Best-caseLatency>
                    <Average-caseLatency>1004</Average-caseLatency>
                    <Worst-caseLatency>1004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_2>
                        <Name>VITIS_LOOP_44_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>1002</Latency>
                        <AbsoluteTimeLatency>5.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_2>
                            <Name>VITIS_LOOP_44_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:44</SourceLocation>
                        </VITIS_LOOP_44_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>94</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_94_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2" OPTYPE="add" PRAGMA="" RTLNAME="results_1_fu_121_p2" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="results_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.907</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>137028</Best-caseLatency>
                    <Average-caseLatency>137028</Average-caseLatency>
                    <Worst-caseLatency>137028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.685 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.685 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.685 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>137029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>10027</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>13058</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_U" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:30" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="addr_out_U" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:30" STORAGESIZE="10 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="addr_out"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="addr_in_U" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:30" STORAGESIZE="10 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="addr_in"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="gold_U" SOURCE="benchmarks/jianyicheng/getTanh/src/getTanh_tb.cpp:30" STORAGESIZE="32 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="gold"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sinh_U" SOURCE="" STORAGESIZE="17 5 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sinh"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cosh_U" SOURCE="" STORAGESIZE="17 5 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="cosh"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

