(lp0
(S'explicit data graph execution'
p1
cnumpy.core.multiarray
scalar
p2
(cnumpy
dtype
p3
(S'f8'
p4
I0
I1
tp5
Rp6
(I3
S'<'
p7
NNNI-1
I-1
I0
tp8
bS'\xff\xff\xff\xff\xff\xff\xef?'
p9
tp10
Rp11
tp12
a(S'trips architecture'
p13
g2
(g6
S'mq\x04\xa9(\x81\xe5?'
p14
tp15
Rp16
tp17
a(S'central processing unit'
p18
g2
(g6
S'\x1b\x00\x14-\xfa5\xe1?'
p19
tp20
Rp21
tp22
a(S'microarchitecture'
p23
g2
(g6
S'\x049(\x18\xa8\x10\xe1?'
p24
tp25
Rp26
tp27
a(S'majc'
p28
g2
(g6
S'~\xb5\xf5\x13<\xc3\xe0?'
p29
tp30
Rp31
tp32
a(S'history of general-purpose cpus'
p33
g2
(g6
S'~\xf7\xd7\x86\x0cY\xe0?'
p34
tp35
Rp36
tp37
a(S'superscalar processor'
p38
g2
(g6
S'\xbf\xfd\xb9\xeb\xbeH\xe0?'
p39
tp40
Rp41
tp42
a(S'very long instruction word'
p43
g2
(g6
S'\xcd\x0c\x11\xcf\xf6$\xe0?'
p44
tp45
Rp46
tp47
a(S'microcode'
p48
g2
(g6
S'\xa4\x91Bp\x86\x80\xdf?'
p49
tp50
Rp51
tp52
a(S'control unit'
p53
g2
(g6
S'\x15\xd2%\xb9\x85\xd6\xde?'
p54
tp55
Rp56
tp57
a(S'complex instruction set computing'
p58
g2
(g6
S"'\xae^\r\xbd\xf4\xdd?"
p59
tp60
Rp61
tp62
a(S'instruction set'
p63
g2
(g6
S'\xa7\x13\xa0\xc1\x9a\xec\xdd?'
p64
tp65
Rp66
tp67
a(S'transputer'
p68
g2
(g6
S']\xf4\xa1E\xfe=\xdd?'
p69
tp70
Rp71
tp72
a(S'harvard architecture'
p73
g2
(g6
S'-\xb9\x01\xf2y\xd5\xdc?'
p74
tp75
Rp76
tp77
a(S'dlx'
p78
g2
(g6
S' \x8b\x90\xe6\x11*\xdc?'
p79
tp80
Rp81
tp82
a(S'reduced instruction set computing'
p83
g2
(g6
S'\xb6\xef\xa8\xc4\xfe\xb2\xdb?'
p84
tp85
Rp86
tp87
a(S'millicode'
p88
g2
(g6
S'D\xfa_9L\xac\xdb?'
p89
tp90
Rp91
tp92
a(S'apollo prism'
p93
g2
(g6
S'\x87\xfad\xee}\x8c\xdb?'
p94
tp95
Rp96
tp97
a(S'cdc 6600'
p98
g2
(g6
S'\xacA\xae\x1f$\xd4\xda?'
p99
tp100
Rp101
tp102
a(S'cycle stealing'
p103
g2
(g6
S'2s\x04D\x14\xcc\xda?'
p104
tp105
Rp106
tp107
a(S'risc-v'
p108
g2
(g6
S'p\xc0\x87$\x18\xc4\xda?'
p109
tp110
Rp111
tp112
a(S'address generation unit'
p113
g2
(g6
S'\xd3\x88\xa2\xc7\x18\xb7\xda?'
p114
tp115
Rp116
tp117
a(S'i/o bound'
p118
g2
(g6
S'\xb1\xf7#U\xf5\x91\xda?'
p119
tp120
Rp121
tp122
a(S'latency oriented processor architecture'
p123
g2
(g6
S'\xb8*]\xba<\xfc\xd8?'
p124
tp125
Rp126
tp127
a(S'processor design'
p128
g2
(g6
S'\x9a\x9c\xea\xb0\x90f\xd8?'
p129
tp130
Rp131
tp132
a(S'instruction prefetch'
p133
g2
(g6
S'Z\xc0y5\xabZ\xd8?'
p134
tp135
Rp136
tp137
a(S'explicitly parallel instruction computing'
p138
g2
(g6
S'\x04\x8dz\xf2\x8fO\xd8?'
p139
tp140
Rp141
tp142
a(S'dataflow architecture'
p143
g2
(g6
S'\x84\xb8$\xb4\x0c7\xd8?'
p144
tp145
Rp146
tp147
a(S'machine code'
p148
g2
(g6
S'\x88`Dh\xfb"\xd8?'
p149
tp150
Rp151
tp152
a(S'instruction-level parallelism'
p153
g2
(g6
S'\xb5a\xae\x99\x98!\xd8?'
p154
tp155
Rp156
tp157
a(S'program counter'
p158
g2
(g6
S' \x1f)\xc4E\x08\xd8?'
p159
tp160
Rp161
tp162
a(S'power1'
p163
g2
(g6
S'K~ h\x06\xcd\xd7?'
p164
tp165
Rp166
tp167
a(S'computer architecture'
p168
g2
(g6
S'X&@\x8f\x12\xca\xd7?'
p169
tp170
Rp171
tp172
a(S'cpu time'
p173
g2
(g6
S'\xa6\xbcYe\x17\xb1\xd7?'
p174
tp175
Rp176
tp177
a(S'openrisc 1200'
p178
g2
(g6
S'\x1f\xbb\xd1=\xf6\xa5\xd7?'
p179
tp180
Rp181
tp182
a(S'illegal opcode'
p183
g2
(g6
S'K\xd9(P\n\x95\xd7?'
p184
tp185
Rp186
tp187
a(S'minimal instruction set computer'
p188
g2
(g6
S'\x85\xb7C\x96\t\x8b\xd7?'
p189
tp190
Rp191
tp192
a(S'vector processor'
p193
g2
(g6
S'\xef\x9b\xd8\x84\xec\x89\xd7?'
p194
tp195
Rp196
tp197
a(S'memory-mapped i/o'
p198
g2
(g6
S'\x94%`\xe2<z\xd7?'
p199
tp200
Rp201
tp202
a(S'berkeley risc'
p203
g2
(g6
S'B\xe2\xc4\x96]b\xd7?'
p204
tp205
Rp206
tp207
a(S'out-of-order execution'
p208
g2
(g6
S'\x0e\x81\xb5[U1\xd7?'
p209
tp210
Rp211
tp212
a(S'micro-operation'
p213
g2
(g6
S'\x1c\n,L\xdf)\xd7?'
p214
tp215
Rp216
tp217
a(S'ibm power instruction set architecture'
p218
g2
(g6
S'\xb6\x95\xdc\xcc\x9e"\xd7?'
p219
tp220
Rp221
tp222
a(S'modified harvard architecture'
p223
g2
(g6
S'\x10\xfa\x12p$\n\xd7?'
p224
tp225
Rp226
tp227
a(S'processor supplementary capability'
p228
g2
(g6
S'W\x98\xac\xe3\xe1\xed\xd6?'
p229
tp230
Rp231
tp232
a(S'cdc star-100'
p233
g2
(g6
S'8\x1e\x85\xf6-\xe4\xd6?'
p234
tp235
Rp236
tp237
a(S'halt and catch fire'
p238
g2
(g6
S'\xfb\xbc\x9a*\xa8\xdd\xd6?'
p239
tp240
Rp241
tp242
a(S'task parallelism'
p243
g2
(g6
S'\xde\xc5*{\x97\xbf\xd6?'
p244
tp245
Rp246
tp247
a(S'instruction cycle'
p248
g2
(g6
S'\x93\xf2?\xde\x17V\xd6?'
p249
tp250
Rp251
tp252
a(S'x86 assembly language'
p253
g2
(g6
S'#\xcf\xa4\x055A\xd6?'
p254
tp255
Rp256
tp257
a(S'classic risc pipeline'
p258
g2
(g6
S'\x1d\x83\xa7@k\x07\xd6?'
p259
tp260
Rp261
tp262
a(S'kendall square research'
p263
g2
(g6
S'z\xac\xdd\x15\x9e\xfe\xd5?'
p264
tp265
Rp266
tp267
a(S'zilog z80'
p268
g2
(g6
S'\r>\xfe\xc2\xae\xe6\xd5?'
p269
tp270
Rp271
tp272
a(S'branch predication'
p273
g2
(g6
S'\xd1\xc2e\x8a\x0f\xb7\xd5?'
p274
tp275
Rp276
tp277
a(S'power3'
p278
g2
(g6
S'\x865\xfe^\xf1\xa5\xd5?'
p279
tp280
Rp281
tp282
a(S'basic block'
p283
g2
(g6
S'\xbf\x16\xfd\xa9\xca\xa3\xd5?'
p284
tp285
Rp286
tp287
a(S'xcore architecture'
p288
g2
(g6
S'\xc8\xe8("=\xa0\xd5?'
p289
tp290
Rp291
tp292
a(S'no instruction set computing'
p293
g2
(g6
S'C\xa8 -\xac\x92\xd5?'
p294
tp295
Rp296
tp297
a(S'instruction pipelining'
p298
g2
(g6
S'\x8d\x9d1\x13\xc6u\xd5?'
p299
tp300
Rp301
tp302
a(S'illiac iv'
p303
g2
(g6
S'\x1b*\x1b$%t\xd5?'
p304
tp305
Rp306
tp307
a(S'cdc 7600'
p308
g2
(g6
S'\xb0."\x94>l\xd5?'
p309
tp310
Rp311
tp312
a(S'parallel computing'
p313
g2
(g6
S'hPK\x8d\x1b_\xd5?'
p314
tp315
Rp316
tp317
a(S'cache control instruction'
p318
g2
(g6
S'\x92\x99\x03o\x1a\x1e\xd5?'
p319
tp320
Rp321
tp322
a(S'branch (computer science)'
p323
g2
(g6
S'\xadc\x96\x18L\x1c\xd5?'
p324
tp325
Rp326
tp327
a(S'blitter'
p328
g2
(g6
S'\x84\xb7q\x1e\x80\x11\xd5?'
p329
tp330
Rp331
tp332
a(S'register renaming'
p333
g2
(g6
S'\x0c\x90\xe6\xb3\xe5\x04\xd5?'
p334
tp335
Rp336
tp337
a(S'optimizing compiler'
p338
g2
(g6
S'\x1e]\xfd\xba\xe7\xfa\xd4?'
p339
tp340
Rp341
tp342
a(S'intel 8088'
p343
g2
(g6
S'a\xa2o5\xa9\xf7\xd4?'
p344
tp345
Rp346
tp347
a(S'popek and goldberg virtualization requirements'
p348
g2
(g6
S'{\x0b\x85\x0c\x9b\xf4\xd4?'
p349
tp350
Rp351
tp352
a(S'shelving buffer'
p353
g2
(g6
S'z\x11@R2\xea\xd4?'
p354
tp355
Rp356
tp357
a(S'capricorn (microprocessor)'
p358
g2
(g6
S'7w\x8d\xc2\x01\xd5\xd4?'
p359
tp360
Rp361
tp362
a(S'instruction scheduling'
p363
g2
(g6
S'\xb6W\xd5\x0e\x86\xa7\xd4?'
p364
tp365
Rp366
tp367
a(S'data parallelism'
p368
g2
(g6
S'\xa4\x97\xb1\x1f\xe1\x9b\xd4?'
p369
tp370
Rp371
tp372
a(S'cpu shim'
p373
g2
(g6
S'\x88XA\xd9\x9a\x95\xd4?'
p374
tp375
Rp376
tp377
a(S'cdc 160 series'
p378
g2
(g6
S'\xc1x:\xcf\xca\x83\xd4?'
p379
tp380
Rp381
tp382
a(S'idle (cpu)'
p383
g2
(g6
S'>S\x8e\xfff~\xd4?'
p384
tp385
Rp386
tp387
a(S'cpu-bound'
p388
g2
(g6
S'\xeb;L\xa6\x0bm\xd4?'
p389
tp390
Rp391
tp392
a(S'scratchpad memory'
p393
g2
(g6
S'\xa8\n[z\x88i\xd4?'
p394
tp395
Rp396
tp397
a(S'system idle process'
p398
g2
(g6
S'\xdf\x07\xe1\x96\xcaX\xd4?'
p399
tp400
Rp401
tp402
a(S'time (unix)'
p403
g2
(g6
S'#\x1d\xa9^ZU\xd4?'
p404
tp405
Rp406
tp407
a(S'ubicom'
p408
g2
(g6
S'\xa8=\x11aMS\xd4?'
p409
tp410
Rp411
tp412
a(S'columbia pacific university'
p413
g2
(g6
S'\x87\x96\xb5X0I\xd4?'
p414
tp415
Rp416
tp417
a(S'instruction set simulator'
p418
g2
(g6
S'\n\xe6H\x86\x94H\xd4?'
p419
tp420
Rp421
tp422
a(S'intel 8085'
p423
g2
(g6
S'\x17*/\xdb$7\xd4?'
p424
tp425
Rp426
tp427
a(S'orthogonal instruction set'
p428
g2
(g6
S'\x02\x8c\xf44\x97\x0f\xd4?'
p429
tp430
Rp431
tp432
a(S'dec alpha'
p433
g2
(g6
S'mM\x1f\x8c\xe4\x0b\xd4?'
p434
tp435
Rp436
tp437
a(S'list of devices using mediatek socs'
p438
g2
(g6
S'Jc\xde\xce\x8b\x02\xd4?'
p439
tp440
Rp441
tp442
a(S'super harvard architecture single-chip computer'
p443
g2
(g6
S'\x14*\xbf\x9aS\xe9\xd3?'
p444
tp445
Rp446
tp447
a(S'instruction unit'
p448
g2
(g6
S'\xdf\xaf$.\xfd\xe2\xd3?'
p449
tp450
Rp451
tp452
a(S'pyramid technology'
p453
g2
(g6
S'\xd9\x9f\xd0}=\xdf\xd3?'
p454
tp455
Rp456
tp457
a(S'memory address register'
p458
g2
(g6
S'\xf0\x84\xbe+\x95\xc8\xd3?'
p459
tp460
Rp461
tp462
a(S'input/output'
p463
g2
(g6
S'\xc4\xee\x90\x95\x1b\xc7\xd3?'
p464
tp465
Rp466
tp467
a(S'lc-3'
p468
g2
(g6
S'\xd0\xc5>E\x08\xc4\xd3?'
p469
tp470
Rp471
tp472
a(S'intel i860'
p473
g2
(g6
S'm\r\x96\xa9\xac\xc2\xd3?'
p474
tp475
Rp476
tp477
a(S'instruction window'
p478
g2
(g6
S'\x86\xa2f\x8c\xc8\xc1\xd3?'
p479
tp480
Rp481
tp482
a(S'cycles per instruction'
p483
g2
(g6
S'1\x01\xe6S\x97\xbb\xd3?'
p484
tp485
Rp486
tp487
a(S'emotion engine'
p488
g2
(g6
S'\x0c\xb9\xaa\xd4\xd7\xba\xd3?'
p489
tp490
Rp491
tp492
a(S'cpu modes'
p493
g2
(g6
S'eI{\xd2q\x99\xd3?'
p494
tp495
Rp496
tp497
a(S'intel 8080'
p498
g2
(g6
S'\x13I\xd5\x9fR\x88\xd3?'
p499
tp500
Rp501
tp502
a(S'rmclock'
p503
g2
(g6
S'T\x9a,\x97\xe1d\xd3?'
p504
tp505
Rp506
tp507
a(S'underclocking'
p508
g2
(g6
S'>\xf5B0\xfe^\xd3?'
p509
tp510
Rp511
tp512
a(S'computer performance'
p513
g2
(g6
S'j\xa3V\xf6\x15G\xd3?'
p514
tp515
Rp516
tp517
a(S'motorola 68020'
p518
g2
(g6
S'\xf5\x83\x0b\x84\xfeA\xd3?'
p519
tp520
Rp521
tp522
a(S'intel iapx 432'
p523
g2
(g6
S'\x81\xa3\x8dE\x81 \xd3?'
p524
tp525
Rp526
tp527
a(S'ensilica'
p528
g2
(g6
S'\xebfX\x082\x18\xd3?'
p529
tp530
Rp531
tp532
a(S'translation lookaside buffer'
p533
g2
(g6
S'\x16\x1e\x88\xf9\x10\x12\xd3?'
p534
tp535
Rp536
tp537
a(S'wide-issue'
p538
g2
(g6
S'\x84\x15b\xbd\x81\x01\xd3?'
p539
tp540
Rp541
tp542
a(S'streaming simd extensions'
p543
g2
(g6
S' \x86\xe73a\xfd\xd2?'
p544
tp545
Rp546
tp547
a(S'nord-100'
p548
g2
(g6
S'\xc4\x01\xf2X\xef\xf4\xd2?'
p549
tp550
Rp551
tp552
a(S'clock rate'
p553
g2
(g6
S'\xe8\x15\xbe\xb5d\xdf\xd2?'
p554
tp555
Rp556
tp557
a(S'ti advanced scientific computer'
p558
g2
(g6
S'\xa6\xe0\xb9f\xd2\xc7\xd2?'
p559
tp560
Rp561
tp562
a(S'zero-copy'
p563
g2
(g6
S'K\x8c\x15\xb8Y\xc6\xd2?'
p564
tp565
Rp566
tp567
a(S'comparison of programming languages (basic instructions)'
p568
g2
(g6
S'\xb2::\xb9r\xbd\xd2?'
p569
tp570
Rp571
tp572
a(S'hlt (x86 instruction)'
p573
g2
(g6
S'\xe1\xd0`\x17O\xb0\xd2?'
p574
tp575
Rp576
tp577
a(S'opcode'
p578
g2
(g6
S'G5^{\x82\xa2\xd2?'
p579
tp580
Rp581
tp582
a(S'model-specific register'
p583
g2
(g6
S'K\xaa\xf2\xede\x9f\xd2?'
p584
tp585
Rp586
tp587
a(S'unisys 2200 series system architecture'
p588
g2
(g6
S'n\x1e\xf5\xdc:\x9d\xd2?'
p589
tp590
Rp591
tp592
a(S'list of cpu architectures'
p593
g2
(g6
S'\xcbD\x8a\xa6\x0f\x9a\xd2?'
p594
tp595
Rp596
tp597
a(S'data in use'
p598
g2
(g6
S'F\x83\xe3=\x1e\x8b\xd2?'
p599
tp600
Rp601
tp602
a(S'swar'
p603
g2
(g6
S'\xd1\x8e\xba\xe1\xdc\x84\xd2?'
p604
tp605
Rp606
tp607
a(S'cop8'
p608
g2
(g6
S'\xa8h\xf5K\xc7\x7f\xd2?'
p609
tp610
Rp611
tp612
a(S'hot spot (computer programming)'
p613
g2
(g6
S'\xe3l\x807Cz\xd2?'
p614
tp615
Rp616
tp617
a(S'flat memory model'
p618
g2
(g6
S"\xd8\x85'\xfb\x0ey\xd2?"
p619
tp620
Rp621
tp622
a(S'list of instruction sets'
p623
g2
(g6
S'\xbb\n\xe3\xae\x03t\xd2?'
p624
tp625
Rp626
tp627
a(S'processor register'
p628
g2
(g6
S'\xbb\xdf\xde\xd5\x12b\xd2?'
p629
tp630
Rp631
tp632
a(S'motorola 68000'
p633
g2
(g6
S'\x1e\xb1MkN\\\xd2?'
p634
tp635
Rp636
tp637
a(S'completely fair scheduler'
p638
g2
(g6
S'\xa2\xf6\x9dn\x13Q\xd2?'
p639
tp640
Rp641
tp642
a(S'memory barrier'
p643
g2
(g6
S'}\xc8dt\x93M\xd2?'
p644
tp645
Rp646
tp647
a(S'runahead'
p648
g2
(g6
S'\xf6\xaaSn\xe2B\xd2?'
p649
tp650
Rp651
tp652
a(S'big memory'
p653
g2
(g6
S'Z\xd5v\xb09A\xd2?'
p654
tp655
Rp656
tp657
a(S'cpu sim'
p658
g2
(g6
S'x\x1d\xe5\xf6\x05<\xd2?'
p659
tp660
Rp661
tp662
a(S'oblivious ram'
p663
g2
(g6
S'5\xd9\x91\n\xda6\xd2?'
p664
tp665
Rp666
tp667
a(S'x86'
p668
g2
(g6
S"\x9fD\x99\x1a\x85'\xd2?"
p669
tp670
Rp671
tp672
a(S'blackfin'
p673
g2
(g6
S'l\xbc5\x0eW\x1d\xd2?'
p674
tp675
Rp676
tp677
a(S'hitachi 6309'
p678
g2
(g6
S',\xbe.N(\x07\xd2?'
p679
tp680
Rp681
tp682
a(S'ti-990'
p683
g2
(g6
S'S\xca\xa3\xc8y\xfb\xd1?'
p684
tp685
Rp686
tp687
a(S'cache prefetching'
p688
g2
(g6
S'\xfd\xef;\xc9s\xf5\xd1?'
p689
tp690
Rp691
tp692
a(S'transport triggered architecture'
p693
g2
(g6
S'\x80\x94y\xa0\xe7\xf2\xd1?'
p694
tp695
Rp696
tp697
a(S'intel 82497'
p698
g2
(g6
S'~\x12)~\x0b\xf1\xd1?'
p699
tp700
Rp701
tp702
a(S'hlh orion'
p703
g2
(g6
S'\xb4\xbd$\x07\xd7\xef\xd1?'
p704
tp705
Rp706
tp707
a(S'one instruction set computer'
p708
g2
(g6
S'W\xbb+\xb2\xa8\xee\xd1?'
p709
tp710
Rp711
tp712
a(S'memory disambiguation'
p713
g2
(g6
S'\x8b8\xb3l\xa3\xea\xd1?'
p714
tp715
Rp716
tp717
a(S'multimedia acceleration extensions'
p718
g2
(g6
S' q$\xf6\xd3\xe9\xd1?'
p719
tp720
Rp721
tp722
a(S'nord-10'
p723
g2
(g6
S'\xec<\xd3\x9bA\xe6\xd1?'
p724
tp725
Rp726
tp727
a(S'latticemico32'
p728
g2
(g6
S'\x96h\xf9\xf5\xce\xe0\xd1?'
p729
tp730
Rp731
tp732
a(S'intel 8086'
p733
g2
(g6
S'\xd1\x8f\xe0`\x83\xdf\xd1?'
p734
tp735
Rp736
tp737
a(S'von neumann architecture'
p738
g2
(g6
S'r\x9e\xd2\xc2*\xd9\xd1?'
p739
tp740
Rp741
tp742
a(S'royal instructions'
p743
g2
(g6
S'\xf1\x8a\xc3\x95N\xd6\xd1?'
p744
tp745
Rp746
tp747
a(S'an/gyk-12'
p748
g2
(g6
S'\xf4\x96\xac\x8b\xef\xcd\xd1?'
p749
tp750
Rp751
tp752
a(S'fermi (microarchitecture)'
p753
g2
(g6
S'\xc5:\xbd\x982\xcd\xd1?'
p754
tp755
Rp756
tp757
a(S'ibm 709'
p758
g2
(g6
S'm\x91Vx\x83\xc3\xd1?'
p759
tp760
Rp761
tp762
a(S'nios ii'
p763
g2
(g6
S'\x11/\x93\xd4v\xbf\xd1?'
p764
tp765
Rp766
tp767
a(S'load (computing)'
p768
g2
(g6
S'\xf8pw\x7f\xa0\xb8\xd1?'
p769
tp770
Rp771
tp772
a(S'hazard (computer architecture)'
p773
g2
(g6
S'>r"\xb9S\xb8\xd1?'
p774
tp775
Rp776
tp777
a(S'cpu power dissipation'
p778
g2
(g6
S'\x12\xe3\xbc\xbaQ\xb4\xd1?'
p779
tp780
Rp781
tp782
a(S'data (computing)'
p783
g2
(g6
S'\x06\xab\x17eP\xac\xd1?'
p784
tp785
Rp786
tp787
a(S'memory mapping'
p788
g2
(g6
S'\xec\x1c:\xbe\xbb\xa4\xd1?'
p789
tp790
Rp791
tp792
a(S'risc single chip'
p793
g2
(g6
S'\xb9z\xc2\xae\xbd\xa3\xd1?'
p794
tp795
Rp796
tp797
a(S'bmdfm'
p798
g2
(g6
S'\x85U\xff\xd3\r\x91\xd1?'
p799
tp800
Rp801
tp802
a(S'memory type range register'
p803
g2
(g6
S'\xea \x1aGb\x84\xd1?'
p804
tp805
Rp806
tp807
a(S'freescale 683xx'
p808
g2
(g6
S'Z\xcb\x92\xaa\xea\x83\xd1?'
p809
tp810
Rp811
tp812
a(S'ultrasparc'
p813
g2
(g6
S'\x96i\x15\xd9^z\xd1?'
p814
tp815
Rp816
tp817
a(S'special function register'
p818
g2
(g6
S'\x96\xe3\x9b:$w\xd1?'
p819
tp820
Rp821
tp822
a(S'scalar processor'
p823
g2
(g6
S'\x92LE\x98\xefu\xd1?'
p824
tp825
Rp826
tp827
a(S'data dependency'
p828
g2
(g6
S'\xa9\x81{>\\u\xd1?'
p829
tp830
Rp831
tp832
a(S'reservation station'
p833
g2
(g6
S'\xbf\xbe\xbdU\x93q\xd1?'
p834
tp835
Rp836
tp837
a(S'centaur technology'
p838
g2
(g6
S'\xe4Jm\\9l\xd1?'
p839
tp840
Rp841
tp842
a(S'ibm scalable powerparallel'
p843
g2
(g6
S'6T\x87\xc7\xa4e\xd1?'
p844
tp845
Rp846
tp847
a(S'cpuid'
p848
g2
(g6
S'\xc7a\xb7q\xbc\\\xd1?'
p849
tp850
Rp851
tp852
a(S'fps ap-120b'
p853
g2
(g6
S'C\xc2\r\x9c_N\xd1?'
p854
tp855
Rp856
tp857
a(S'arm architecture'
p858
g2
(g6
S'\x94\x81\xf9\x83\xe5A\xd1?'
p859
tp860
Rp861
tp862
a(S'bus (computing)'
p863
g2
(g6
S'\xf3\xd2\x04\x90\x9b@\xd1?'
p864
tp865
Rp866
tp867
a(S"computer professionals' union"
p868
g2
(g6
S'\xd2\x1b\xc1\xdc67\xd1?'
p869
tp870
Rp871
tp872
a(S'hp focus'
p873
g2
(g6
S'\xf1\xa1\x87\xc5\xc4+\xd1?'
p874
tp875
Rp876
tp877
a(S'nice (unix)'
p878
g2
(g6
S'{z\x85=\xa4&\xd1?'
p879
tp880
Rp881
tp882
a(S'opnav instruction'
p883
g2
(g6
S'c\x01\x1bXm&\xd1?'
p884
tp885
Rp886
tp887
a(S'breakpoint'
p888
g2
(g6
S'p\xb2P\n\x91 \xd1?'
p889
tp890
Rp891
tp892
a(S'mikrosim'
p893
g2
(g6
S'1\xa3\xe9\x80\x84\x12\xd1?'
p894
tp895
Rp896
tp897
a(S'random-access memory'
p898
g2
(g6
S'\xefJ\x8a\x08\x1c\x10\xd1?'
p899
tp900
Rp901
tp902
a(S'at&t hobbit'
p903
g2
(g6
S'\x1b\x9a@\x11s\x0f\xd1?'
p904
tp905
Rp906
tp907
a(S'ia-64'
p908
g2
(g6
S'\xd0\xedb\x9d\x9b\r\xd1?'
p909
tp910
Rp911
tp912
a(S'jury instructions'
p913
g2
(g6
S';uGo\xf6\n\xd1?'
p914
tp915
Rp916
tp917
a(S'internal ram'
p918
g2
(g6
S'\xef~\xc0\xce\xe7\x03\xd1?'
p919
tp920
Rp921
tp922
a(S'mill architecture'
p923
g2
(g6
S"'\x1c\xd6L9\x01\xd1?"
p924
tp925
Rp926
tp927
a(S'longhaul'
p928
g2
(g6
S'o\x1d\xf6\x95\xf9\xe7\xd0?'
p929
tp930
Rp931
tp932
a(S'prefetch input queue'
p933
g2
(g6
S'!\xf8\x8d\x0f7\xe2\xd0?'
p934
tp935
Rp936
tp937
a(S'addressing mode'
p938
g2
(g6
S'\xb9`Z\xfb\xc7\xe1\xd0?'
p939
tp940
Rp941
tp942
a(S'spmd'
p943
g2
(g6
S'\xa5\xf9\x80\xc3\xb0\xd4\xd0?'
p944
tp945
Rp946
tp947
a(S'self-modifying code'
p948
g2
(g6
S'p\xcb\xb6.\xb9\xd0\xd0?'
p949
tp950
Rp951
tp952
a(S'autonetics recomp ii'
p953
g2
(g6
S'\xe9\x02\xbe (\xca\xd0?'
p954
tp955
Rp956
tp957
a(S'direct memory access'
p958
g2
(g6
S'*0r\xeem\xbe\xd0?'
p959
tp960
Rp961
tp962
a(S'3dnow!'
p963
g2
(g6
S'z\xe0#\x04e\xba\xd0?'
p964
tp965
Rp966
tp967
a(S'marconi transistorised automatic computer (t.a.c.)'
p968
g2
(g6
S'\xa5\xb0\x0by/\xb3\xd0?'
p969
tp970
Rp971
tp972
a(S'memory address'
p973
g2
(g6
S'U%\xd0\xb5%\xb1\xd0?'
p974
tp975
Rp976
tp977
a(S'computer'
p978
g2
(g6
S'\x92P\xe2"\xad\xb0\xd0?'
p979
tp980
Rp981
tp982
a(S'r3000'
p983
g2
(g6
S'\x13\xd1\xa8\x86\xf6\xab\xd0?'
p984
tp985
Rp986
tp987
a(S'datapath'
p988
g2
(g6
S'\x1c\xd5F\xb7\xe6\xaa\xd0?'
p989
tp990
Rp991
tp992
a(S'aquosa'
p993
g2
(g6
S'\xc1\xd51G\x84\xa6\xd0?'
p994
tp995
Rp996
tp997
a(S'instruction register'
p998
g2
(g6
S'\x9d\x89K\xcdK\xa4\xd0?'
p999
tp1000
Rp1001
tp1002
a(S'bus encryption'
p1003
g2
(g6
S'\xc7g\xc0 \xe3\xa2\xd0?'
p1004
tp1005
Rp1006
tp1007
a(S'zpu (microprocessor)'
p1008
g2
(g6
S'\xcc=\xa9q/\x9b\xd0?'
p1009
tp1010
Rp1011
tp1012
a(S'clipper architecture'
p1013
g2
(g6
S'\xb2\xcb$\xa9c\x99\xd0?'
p1014
tp1015
Rp1016
tp1017
a(S'master-checker'
p1018
g2
(g6
S'\x88\xb9( \x18\x97\xd0?'
p1019
tp1020
Rp1021
tp1022
a(S'control bus'
p1023
g2
(g6
S'1iN\xba#q\xd0?'
p1024
tp1025
Rp1026
tp1027
a(S'electronika 60'
p1028
g2
(g6
S':\xc2?\xeb]k\xd0?'
p1029
tp1030
Rp1031
tp1032
a(S'r8000'
p1033
g2
(g6
S'\x10\x05\xa2\xa9\xfdf\xd0?'
p1034
tp1035
Rp1036
tp1037
a(S'motorola 88000'
p1038
g2
(g6
S't\xeaH\x8a\xdae\xd0?'
p1039
tp1040
Rp1041
tp1042
a(S'via nano'
p1043
g2
(g6
S'\xae\x036iE[\xd0?'
p1044
tp1045
Rp1046
tp1047
a(S'intel 8008'
p1048
g2
(g6
S'\xd6~@*\xaaZ\xd0?'
p1049
tp1050
Rp1051
tp1052
a(S'tresor'
p1053
g2
(g6
S"\x17\xca\xeb\xb1'Y\xd0?"
p1054
tp1055
Rp1056
tp1057
a(S'channel i/o'
p1058
g2
(g6
S'\xf4\t[\xdeQU\xd0?'
p1059
tp1060
Rp1061
tp1062
a(S'speedstep'
p1063
g2
(g6
S'\xdb\x82\xf9o2R\xd0?'
p1064
tp1065
Rp1066
tp1067
a(S'test-and-set'
p1068
g2
(g6
S'\xf6\xb1\x12\xa9\xb0M\xd0?'
p1069
tp1070
Rp1071
tp1072
a(S'microprocessor'
p1073
g2
(g6
S'\xa1H.k=M\xd0?'
p1074
tp1075
Rp1076
tp1077
a(S'wall-clock time'
p1078
g2
(g6
S'$\xc34\xa9\x96H\xd0?'
p1079
tp1080
Rp1081
tp1082
a(S're-order buffer'
p1083
g2
(g6
S'O\xa8\xebx\xdc?\xd0?'
p1084
tp1085
Rp1086
tp1087
a(S'bellmac 32'
p1088
g2
(g6
S'\xd4KYx\x8f:\xd0?'
p1089
tp1090
Rp1091
tp1092
a(S'instruction path length'
p1093
g2
(g6
S'\xcf\xe3S\xa4\xb09\xd0?'
p1094
tp1095
Rp1096
tp1097
a(S"flynn's taxonomy"
p1098
g2
(g6
S'\xaf\x12D\xd9P5\xd0?'
p1099
tp1100
Rp1101
tp1102
a(S'rca 1802'
p1103
g2
(g6
S'\xbd\xc1N\xb5G.\xd0?'
p1104
tp1105
Rp1106
tp1107
a(S'register window'
p1108
g2
(g6
S'b\x1a\xa5%\xc8-\xd0?'
p1109
tp1110
Rp1111
tp1112
a(S'memory bound function'
p1113
g2
(g6
S'xH^\xfbj&\xd0?'
p1114
tp1115
Rp1116
tp1117
a(S'm\xc2\xb7core'
p1118
g2
(g6
S'\xea\x98\x99\xd7,"\xd0?'
p1119
tp1120
Rp1121
tp1122
a(S'sse5'
p1123
g2
(g6
S'q\xa4\xe9\xde\xed\x1d\xd0?'
p1124
tp1125
Rp1126
tp1127
a(S'process control block'
p1128
g2
(g6
S'\xb0\xc4\xfc\x01\xae\x1c\xd0?'
p1129
tp1130
Rp1131
tp1132
a(S'sgi challenge'
p1133
g2
(g6
S't\x06\xe1\x9fM\x1b\xd0?'
p1134
tp1135
Rp1136
tp1137
a(S'microsequencer'
p1138
g2
(g6
S'\xdf\x9b\xcd\xa6K\x18\xd0?'
p1139
tp1140
Rp1141
tp1142
a(S'thrashing (computer science)'
p1143
g2
(g6
S'j5\xb7;\x1f\x14\xd0?'
p1144
tp1145
Rp1146
tp1147
a(S'amd am29000'
p1148
g2
(g6
S'5\xdbk\xc39\x0f\xd0?'
p1149
tp1150
Rp1151
tp1152
a(S'intel mcs-51'
p1153
g2
(g6
S'\xb4IHM\xef\x0b\xd0?'
p1154
tp1155
Rp1156
tp1157
a(S'wdc 65816/65802'
p1158
g2
(g6
S'\xe1\x1398\xaa\x0b\xd0?'
p1159
tp1160
Rp1161
tp1162
a(S'berkeley iram project'
p1163
g2
(g6
S'D\x98\x10\x19\x99\x0b\xd0?'
p1164
tp1165
Rp1166
tp1167
a(S'fairchild f8'
p1168
g2
(g6
S'\xf77\xde\x85C\x0b\xd0?'
p1169
tp1170
Rp1171
tp1172
a(S'comparison of programming languages (object-oriented programming)'
p1173
g2
(g6
S"\x9fe'\xa1r\t\xd0?"
p1174
tp1175
Rp1176
tp1177
a(S'specint'
p1178
g2
(g6
S'*u\\\x03\xa4\x06\xd0?'
p1179
tp1180
Rp1181
tp1182
a(S'pic microcontroller'
p1183
g2
(g6
S'\xd3)\xf2\xb5\xf8\xff\xcf?'
p1184
tp1185
Rp1186
tp1187
a(S'colorburst'
p1188
g2
(g6
S'\x02T\xa6\x12 \xf7\xcf?'
p1189
tp1190
Rp1191
tp1192
a(S'processor affinity'
p1193
g2
(g6
S'/\xb2\x13\xce \xee\xcf?'
p1194
tp1195
Rp1196
tp1197
a(S'semiconductor memory'
p1198
g2
(g6
S'\xde\xc9bSF\xe6\xcf?'
p1199
tp1200
Rp1201
tp1202
a(S'ibm blu acceleration'
p1203
g2
(g6
S'\x04\xcc\xf6\xaeL\xde\xcf?'
p1204
tp1205
Rp1206
tp1207
a(S'buddy memory allocation'
p1208
g2
(g6
S'a>\x8d\xe7y\xd3\xcf?'
p1209
tp1210
Rp1211
tp1212
a(S'optimum programming'
p1213
g2
(g6
S'A\x9b\x04\xb1\x96\xd0\xcf?'
p1214
tp1215
Rp1216
tp1217
a(S'retargeting'
p1218
g2
(g6
S'\xa5\xec\xe6\x91L\xd0\xcf?'
p1219
tp1220
Rp1221
tp1222
a(S'ibm system/360 model 65'
p1223
g2
(g6
S'\xc3\xc7\xfd\xfen\xb4\xcf?'
p1224
tp1225
Rp1226
tp1227
a(S'write-only memory (engineering)'
p1228
g2
(g6
S'\x92b\xfewF\xb3\xcf?'
p1229
tp1230
Rp1231
tp1232
a(S'avx-512'
p1233
g2
(g6
S'\x95%d\xbe\xb8\xb1\xcf?'
p1234
tp1235
Rp1236
tp1237
a(S'jtag'
p1238
g2
(g6
S'\xe4\xfaR\xda\xca\xaa\xcf?'
p1239
tp1240
Rp1241
tp1242
a(S'control store'
p1243
g2
(g6
S'u\xf5E\xc9?\xaa\xcf?'
p1244
tp1245
Rp1246
tp1247
a(S'comparison of instruction set architectures'
p1248
g2
(g6
S'V)\x85rc\x9f\xcf?'
p1249
tp1250
Rp1251
tp1252
a(S'amber (processor core)'
p1253
g2
(g6
S'p\xbag\xbd\x1c\x98\xcf?'
p1254
tp1255
Rp1256
tp1257
a(S'via c3'
p1258
g2
(g6
S'\xfc\x04\xfb\xe0\xf8\x82\xcf?'
p1259
tp1260
Rp1261
tp1262
a(S'trace scheduling'
p1263
g2
(g6
S'\x98\xf8E\x94\xc8~\xcf?'
p1264
tp1265
Rp1266
tp1267
a(S'trace cache'
p1268
g2
(g6
S'\xeer{5\x08m\xcf?'
p1269
tp1270
Rp1271
tp1272
a(S'ssse3'
p1273
g2
(g6
S'\xd5X\xd2\xc6\xdak\xcf?'
p1274
tp1275
Rp1276
tp1277
a(S'cpu shielding'
p1278
g2
(g6
S'\x1bk\xcb\x8b\x0ed\xcf?'
p1279
tp1280
Rp1281
tp1282
a(S'univac 1100/2200 series'
p1283
g2
(g6
S'\xe2\x92~G\xa2\\\xcf?'
p1284
tp1285
Rp1286
tp1287
a(S'whitestar'
p1288
g2
(g6
S'0\x04s\xa6\xb9W\xcf?'
p1289
tp1290
Rp1291
tp1292
a(S'cpu multiplier'
p1293
g2
(g6
S'\xa6c\x06\xd6$P\xcf?'
p1294
tp1295
Rp1296
tp1297
a(S'cdc 6400'
p1298
g2
(g6
S'\xa8\xdf_\x02\xe3D\xcf?'
p1299
tp1300
Rp1301
tp1302
a(S'software pipelining'
p1303
g2
(g6
S'\xd3\xf4\xe9N\xd5@\xcf?'
p1304
tp1305
Rp1306
tp1307
a(S'il2cpu'
p1308
g2
(g6
S'\xfa?h\xf1n9\xcf?'
p1309
tp1310
Rp1311
tp1312
a(S'scheduling (computing)'
p1313
g2
(g6
S'\xe7\x8f\x94\xed\x11\x12\xcf?'
p1314
tp1315
Rp1316
tp1317
a(S'local bus'
p1318
g2
(g6
S'\x80\xc9z\xb0\x91\x0b\xcf?'
p1319
tp1320
Rp1321
tp1322
a(S'project denver'
p1323
g2
(g6
S"\xdc\xae\xbb'$\xe8\xce?"
p1324
tp1325
Rp1326
tp1327
a(S'memory ordering'
p1328
g2
(g6
S'\xdb\xf7u\xf8\xc9\xe5\xce?'
p1329
tp1330
Rp1331
tp1332
a(S'coherent accelerator processor interface'
p1333
g2
(g6
S'\xdc>\x1d\xd8V\xd0\xce?'
p1334
tp1335
Rp1336
tp1337
a(S'elliott 803'
p1338
g2
(g6
S'\x05F7\xed4\xcc\xce?'
p1339
tp1340
Rp1341
tp1342
a(S'china pharmaceutical university'
p1343
g2
(g6
S'\x99\x87\x88\xb6\x87\xab\xce?'
p1344
tp1345
Rp1346
tp1347
a(S'viatron'
p1348
g2
(g6
S'\x05D\x0eS\xcd\xa7\xce?'
p1349
tp1350
Rp1351
tp1352
a(S'motorola 6809'
p1353
g2
(g6
S'\xdf\xe7}\xa6\xa9\x9e\xce?'
p1354
tp1355
Rp1356
tp1357
a(S"duncan's taxonomy"
p1358
g2
(g6
S'.\xe6L8\xcc\x9a\xce?'
p1359
tp1360
Rp1361
tp1362
a(S'pa-8000'
p1363
g2
(g6
S'\xd2I\x896\xa6\x88\xce?'
p1364
tp1365
Rp1366
tp1367
a(S'cell software development'
p1368
g2
(g6
S'nN\xd3\xa8d{\xce?'
p1369
tp1370
Rp1371
tp1372
a(S'microcontroller'
p1373
g2
(g6
S'X\x88.P\t{\xce?'
p1374
tp1375
Rp1376
tp1377
a(S'algorithmic efficiency'
p1378
g2
(g6
S'\x1c\x17\x86uzk\xce?'
p1379
tp1380
Rp1381
tp1382
a(S'xap processor'
p1383
g2
(g6
S'\xf6\x7f/\xee!G\xce?'
p1384
tp1385
Rp1386
tp1387
a(S'maspar'
p1388
g2
(g6
S'\xd9$\xf5+\x9c>\xce?'
p1389
tp1390
Rp1391
tp1392
a(S'cpu card'
p1393
g2
(g6
S'\xe1\xe3\x1bU\xd75\xce?'
p1394
tp1395
Rp1396
tp1397
a(S'northbridge (computing)'
p1398
g2
(g6
S'29\x98uB#\xce?'
p1399
tp1400
Rp1401
tp1402
a(S'hardware scout'
p1403
g2
(g6
S'\xe2\x90vK\xc3 \xce?'
p1404
tp1405
Rp1406
tp1407
a(S'computer multitasking'
p1408
g2
(g6
S'\t\xb0I\xdfF\x11\xce?'
p1409
tp1410
Rp1411
tp1412
a(S'execute in place'
p1413
g2
(g6
S'\xde\x11k\x044\x08\xce?'
p1414
tp1415
Rp1416
tp1417
a(S'xcore-200'
p1418
g2
(g6
S'.\x07[\xf8\\\x03\xce?'
p1419
tp1420
Rp1421
tp1422
a(S'weitek'
p1423
g2
(g6
S'>\x1d\x1cds\x01\xce?'
p1424
tp1425
Rp1426
tp1427
a(S'hong kong royal instructions 1917'
p1428
g2
(g6
S'\x05\xb2e7\xd6\xfd\xcd?'
p1429
tp1430
Rp1431
tp1432
a(S'hiperdispatch'
p1433
g2
(g6
S'\xa2\x9f\x18%\xc1\xfd\xcd?'
p1434
tp1435
Rp1436
tp1437
a(S'ibm 8000'
p1438
g2
(g6
S's7\xd8}\x8b\xfa\xcd?'
p1439
tp1440
Rp1441
tp1442
a(S'ibm zec12 (microprocessor)'
p1443
g2
(g6
S'\xf3Y\x9b\x12G\xf6\xcd?'
p1444
tp1445
Rp1446
tp1447
a(S'intel i960'
p1448
g2
(g6
S'\x17\xe4.\x0f\xc5\xf1\xcd?'
p1449
tp1450
Rp1451
tp1452
a(S'computer hardware'
p1453
g2
(g6
S'\x81kbk\xd6\xf0\xcd?'
p1454
tp1455
Rp1456
tp1457
a(S'stack machine'
p1458
g2
(g6
S'\x9fo"\xb5;\xed\xcd?'
p1459
tp1460
Rp1461
tp1462
a(S'scratchbox2'
p1463
g2
(g6
S'\xe9\x8f_*|\xe8\xcd?'
p1464
tp1465
Rp1466
tp1467
a(S'multithreading (computer architecture)'
p1468
g2
(g6
S'\x04\xb3\n\x01\x86\xdc\xcd?'
p1469
tp1470
Rp1471
tp1472
a(S'digital signal processor'
p1473
g2
(g6
S'\xf7\\\xc4\x16\x9d\xd4\xcd?'
p1474
tp1475
Rp1476
tp1477
a(S'burroughs large systems'
p1478
g2
(g6
S'K\xda\xffH\xa8\xd2\xcd?'
p1479
tp1480
Rp1481
tp1482
a(S'mp6'
p1483
g2
(g6
S'\xee\xea\x84\xb8\x7f\xbf\xcd?'
p1484
tp1485
Rp1486
tp1487
a(S'cvax'
p1488
g2
(g6
S'\xb6\x93V\xe3\xa3\xba\xcd?'
p1489
tp1490
Rp1491
tp1492
a(S'cpu-z'
p1493
g2
(g6
S'\xdb\xfe\x17\x9f\x9d\xba\xcd?'
p1494
tp1495
Rp1496
tp1497
a(S'power processing element'
p1498
g2
(g6
S'\xf0\xbe\xc9/u\xb8\xcd?'
p1499
tp1500
Rp1501
tp1502
a(S'advanced vector extensions'
p1503
g2
(g6
S'K\x1d\xebx\x0c\xb5\xcd?'
p1504
tp1505
Rp1506
tp1507
a(S'playstation 2 technical specifications'
p1508
g2
(g6
S'\xf2cWg\x1b\xae\xcd?'
p1509
tp1510
Rp1511
tp1512
a.