[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  16729       tick       3414991       1082179       1047312       3414991 
      2  16729       tick       7466986       2435825       2399573       7466986 
      3  16729       tick       7476979       2438916       2412903       7476979 
      4  16729       tick       7494215       2444296       2418209       7494215 
      5  16729       tick       7489210       2441395       2424489       7489210 
      6  16729       tick       7490682       2441627       2425928       7490682 
      7  16729       tick       7473690       2434898       2417083       7473690 
      8  16729       tick       7490128       2442315       2425893       7490128 
      9  16729       tick       7474693       2437453       2416608       7474693 
     10  16729       tick       7484166       2441093       2422334       7484166 
     11  16729       tick       7506016       2445030       2427766       7506016 
     12  16729       tick       7490329       2442111       2424880       7490329 
     13  16729       tick       7482210       2441237       2421730       7482210 
     14  16729       tick       7496597       2442507       2424670       7496597 
     15  16729       tick       7486172       2441913       2422385       7486172 
     16  16729       tick       7493285       2442745       2426400       7493285 
     17  16729       tick       7486321       2442126       2419114       7486321 
     18  16729       tick       7490340       2442805       2425565       7490340 
     19  16729       tick       7491019       2441772       2424524       7491019 
     20  16729       tick       7503498       2446079       2426417       7503498 
     21  16729       tick       7503698       2444036       2424146       7503698 
     22  16729       exit       5042642       1644945       1632285       5042642 
