Command: /home/ian/project/uvm_sha1/vcs/simv -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli -l /home/ian/project/uvm_sha1/vcs/verdiLog/sim.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Apr 10 15:34 2023
<slp!&*()_+>
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------
  ***********       IMPORTANT RELEASE NOTES         ************
  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM_NO_RELNOTES to turn off this notice)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/base/uvm_root.svh<sls!&*()_+>line: 402<sls!&*()_+>time: 0 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /opt/synopsys/verdi/verdi/Verdi_O-2018.09-SP2//share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd

ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};set watch::resultTagsForVerdiBP {<ucli_break_bp_status_begin> <ucli_break_bp_status_end>};cbug::config pretty_print auto;fsdbDumpfile {/home/ian/project/uvm_sha1/vcs/inter.fsdb} ;fsdbDumpflush ; 
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file '/home/ian/project/uvm_sha1/vcs/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi* : Enable RPC Server(10636)

ucli% ucliCore::getToolPID
10636
ucli% ucliCore::getToolPID
10636
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
10636
ucli% pid
10646
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.ian.10636 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% save::getUserdefinedProcs
::ipi_get_str ::fsdbDumpMDAByFile ::fsdbDumpMDA ::fsdbDumpMemNow ::fsdbAutoSwitchDumpfile ::sps_interactive ::fsdbDumpfile ::stateVerdiChangeCB ::fsdbDumpSingle ::ipi_begin ::fsdbDumpoff ::fsdbDumplimit ::fsdbDumpPattern ::ipi_handle ::fsdbDumpvarsByFile ::fsdbDumpMDAInScope ::ipi_sim_get ::fsdbAddRuntimeSignal ::fsdbDumpSC ::ridbDump ::fsdbDumpSVAoff ::fsdbSuppress ::fsdbDumpvars ::fsdbDumpMDAOnChange ::ipi_control ::fsdbDumpMem ::ipi_handle_by_name ::fsdbDumpMemInScope ::fsdbDumpFinish ::fsdbDumpon ::fsdbQueryInfo ::LoadFSDBDumpCmd ::fsdbDumpPSL ::fsdbDumpSVA ::ipi_end ::fsdbDumpSVAon ::fsdbDumpClassObjectByFile ::fsdbDumpPSLon ::ipi_get_int64 ::fsdbSubstituteHier ::ipi_get_value ::ipi_iterate ::fsdbDumpMemInFile ::fsdbDumpflush ::ipi_scan ::fsdbDumpPSLoff ::fsdbDumpClassObject ::fsdbDumpvarsToFile ::fsdbDumpStrength ::fsdbSwitchDumpfile ::fsdbDumpvarsES ::fsdbDisplay ::ipi_handle_free ::ipi_get ::fsdbDumpMDANow ::ipi_init_play_tcl ::fsdbDumpIO
ucli% info procs
ipi_get_str fsdbDumpMDAByFile fsdbDumpMDA echo fsdbDumpMemNow fsdbAutoSwitchDumpfile unknown sps_interactive auto_import stat fsdbDumpfile setenv auto_execok pkg_mkIndex stateVerdiChangeCB fsdbDumpSingle proc_body ipi_begin fsdbDumpoff getenv fsdbDumplimit fsdbDumpPattern ipi_handle fsdbDumpvarsByFile fsdbDumpMDAInScope lminus ipi_sim_get interp ls auto_load_index proc_args fsdbAddRuntimeSignal fsdbDumpSC print_message_info ridbDump fsdbDumpSVAoff fsdbSuppress fsdbDumpvars help fsdbDumpMDAOnChange ipi_control auto_qualify fsdbDumpMem tclPkgUnknown printenv ipi_handle_by_name helpdoc fsdbDumpMemInScope fsdbDumpFinish is_true fsdbDumpon sh fsdbQueryInfo puts LoadFSDBDumpCmd fsdbDumpPSL fsdbDumpSVA ipi_end wrapperSpecmanSn fsdbDumpSVAon fsdbDumpClassObjectByFile is_false auto_load fsdbDumpPSLon ipi_get_int64 fsdbSubstituteHier ipi_get_value ipi_iterate exit fsdbDumpMemInFile tclLog fsdbDumpflush get_unix_variable mem_debug ipi_scan fsdbDumpPSLoff fsdbDumpClassObject fsdbDumpvarsToFile set_unix_variable bgerror fsdbDumpStrength clock add_group fsdbSwitchDumpfile source add_wave unsetenv fsdbDumpvarsES readline fsdbDisplay ipi_handle_free set_group ipi_get quit define_proc_attributes tclPkgSetup fsdbDumpMDANow ipi_init_play_tcl fsdbDumpIO
ucli% lappend ucliCore::resultTagsForVerdi <?special_verdi_begin?> <?special_verdi_end?>
<?special_verdi_begin?> <?special_verdi_end?>
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/uvm_pkg.sv
activeFrame: -1
activeLine: 1
activeScope: _vcs_unit__1174793006
activeThread: 0
endCol: 0
file: /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/uvm_pkg.sv
frame: -1
fsdbFilename: 
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 1
logFilename: /home/ian/project/uvm_sha1/vcs/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 10636
scope: _vcs_unit__1174793006
startCol: 0
state: stopped
thread: 0
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ps
CPU Time:      0.210 seconds;       Data structure size:   0.4Mb
Mon Apr 10 15:37:32 2023

VERDI_SIM_Terminated

