{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589535811085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589535811093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 11:43:30 2020 " "Processing started: Fri May 15 11:43:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589535811093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535811093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535811093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589535811725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589535811725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/instruction_rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/instruction_rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_rom_block-SYN " "Found design unit 1: instruction_rom_block-SYN" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821502 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_ROM_Block " "Found entity 1: instruction_ROM_Block" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535821502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/data_rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/data_rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_rom_block-SYN " "Found design unit 1: data_rom_block-SYN" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821508 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ROM_Block " "Found entity 1: data_ROM_Block" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535821508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.qxp 1 1 " "Found 1 design units, including 1 entities, in source file register_file.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/register_file.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535821564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535821623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x16.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535821687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x5.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535821837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.qxp 1 1 " "Found 1 design units, including 1 entities, in source file ir.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535821992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535821992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.qxp 1 1 " "Found 1 design units, including 1 entities, in source file extend.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/extend.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file decoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/decoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.qxp 1 1 " "Found 1 design units, including 1 entities, in source file alu.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/ALU.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/rgb_led96.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/rgb_led96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack " "Found design unit 1: pack" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822255 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack-body " "Found design unit 2: pack-body" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822255 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rgb_led96-arch " "Found design unit 3: rgb_led96-arch" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822255 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_led96 " "Found entity 1: rgb_led96" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/rgb_led96.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/instruction_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/instruction_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InsTRUctIOn_rOM-id_S_10643F3b_2FC543EB_e " "Found design unit 1: InsTRUctIOn_rOM-id_S_10643F3b_2FC543EB_e" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822260 ""} { "Info" "ISGN_ENTITY_NAME" "1 iNStrUctiOn_RoM " "Found entity 1: iNStrUctiOn_RoM" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/data_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/data_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_roM-id_S_10643F3b_2fc543EB_e " "Found design unit 1: DATA_roM-id_S_10643F3b_2fc543EB_e" {  } { { "../vhdl/data_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822266 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATa_rOM " "Found entity 1: DATa_rOM" {  } { { "../vhdl/data_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_mw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_mw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_MW-synth " "Found design unit 1: pipeline_reg_MW-synth" {  } { { "../vhdl/pipeline_reg_MW.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_MW.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822271 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_MW " "Found entity 1: pipeline_reg_MW" {  } { { "../vhdl/pipeline_reg_MW.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_MW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_FD-synth " "Found design unit 1: pipeline_reg_FD-synth" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822276 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_FD " "Found entity 1: pipeline_reg_FD" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_em.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_em.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_EM-synth " "Found design unit 1: pipeline_reg_EM-synth" {  } { { "../vhdl/pipeline_reg_EM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_EM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822281 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_EM " "Found entity 1: pipeline_reg_EM" {  } { { "../vhdl/pipeline_reg_EM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_EM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pipeline_reg_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_DE-synth " "Found design unit 1: pipeline_reg_DE-synth" {  } { { "../vhdl/pipeline_reg_DE.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_DE.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822286 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_DE " "Found entity 1: pipeline_reg_DE" {  } { { "../vhdl/pipeline_reg_DE.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_DE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822299 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822304 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822310 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822315 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp7 08.05/project_template/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ID_s_10643F3B_2fc543eB_E " "Found design unit 1: RAM-ID_s_10643F3B_2fc543eB_E" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822320 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589535822441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822471 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk IR inst " "Port \"clk\" of type IR and instance \"inst\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -968 -672 -560 -872 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1589535822473 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk IR IR_0 " "Port \"clk\" of type IR and instance \"IR_0\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -824 -672 -560 -728 "IR_0" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1589535822473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_DE CPU:inst\|pipeline_reg_DE:inst5 " "Elaborating entity \"pipeline_reg_DE\" for hierarchy \"CPU:inst\|pipeline_reg_DE:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -440 480 736 -136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:inst7 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -496 0 200 -224 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822479 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_alu controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"op_alu\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589535822480 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] controller.vhd(42) " "Inferred latch for \"op_alu\[0\]\" at controller.vhd(42)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822481 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] controller.vhd(42) " "Inferred latch for \"op_alu\[1\]\" at controller.vhd(42)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822482 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] controller.vhd(42) " "Inferred latch for \"op_alu\[2\]\" at controller.vhd(42)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822482 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] controller.vhd(42) " "Inferred latch for \"op_alu\[3\]\" at controller.vhd(42)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822482 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[4\] controller.vhd(42) " "Inferred latch for \"op_alu\[4\]\" at controller.vhd(42)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822482 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[5\] controller.vhd(42) " "Inferred latch for \"op_alu\[5\]\" at controller.vhd(42)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822482 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_FD CPU:inst\|pipeline_reg_FD:inst3 " "Elaborating entity \"pipeline_reg_FD\" for hierarchy \"CPU:inst\|pipeline_reg_FD:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -432 -424 -168 -320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:inst6 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -392 -712 -488 -184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822508 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_conc PC.vhd(40) " "VHDL Process Statement warning at PC.vhd(40): signal \"sel_conc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "big_mux PC.vhd(37) " "VHDL Process Statement warning at PC.vhd(37): inferring latch(es) for signal or variable \"big_mux\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[0\] PC.vhd(37) " "Inferred latch for \"big_mux\[0\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[1\] PC.vhd(37) " "Inferred latch for \"big_mux\[1\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[2\] PC.vhd(37) " "Inferred latch for \"big_mux\[2\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[3\] PC.vhd(37) " "Inferred latch for \"big_mux\[3\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[4\] PC.vhd(37) " "Inferred latch for \"big_mux\[4\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[5\] PC.vhd(37) " "Inferred latch for \"big_mux\[5\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[6\] PC.vhd(37) " "Inferred latch for \"big_mux\[6\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[7\] PC.vhd(37) " "Inferred latch for \"big_mux\[7\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822509 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[8\] PC.vhd(37) " "Inferred latch for \"big_mux\[8\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[9\] PC.vhd(37) " "Inferred latch for \"big_mux\[9\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[10\] PC.vhd(37) " "Inferred latch for \"big_mux\[10\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[11\] PC.vhd(37) " "Inferred latch for \"big_mux\[11\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[12\] PC.vhd(37) " "Inferred latch for \"big_mux\[12\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[13\] PC.vhd(37) " "Inferred latch for \"big_mux\[13\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[14\] PC.vhd(37) " "Inferred latch for \"big_mux\[14\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "big_mux\[15\] PC.vhd(37) " "Inferred latch for \"big_mux\[15\]\" at PC.vhd(37)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822510 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -504 880 968 -392 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:inst\|mux2x32:mux_mem " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:inst\|mux2x32:mux_mem\"" {  } { { "CPU.bdf" "mux_mem" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -472 800 856 -376 "mux_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -768 8 160 -624 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_MW CPU:inst\|pipeline_reg_MW:inst2 " "Elaborating entity \"pipeline_reg_MW\" for hierarchy \"CPU:inst\|pipeline_reg_MW:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -416 1608 1840 -272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_EM CPU:inst\|pipeline_reg_EM:inst4 " "Elaborating entity \"pipeline_reg_EM\" for hierarchy \"CPU:inst\|pipeline_reg_EM:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -328 1240 1472 -184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:inst1 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -592 0 184 -512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:inst\|mux2x5:mux_aw " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:inst\|mux2x5:mux_aw\"" {  } { { "CPU.bdf" "mux_aw" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -88 400 456 8 "mux_aw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:inst " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -968 -672 -560 -872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -1112 -680 -624 -1016 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATa_rOM DATa_rOM:inst3 " "Elaborating entity \"DATa_rOM\" for hierarchy \"DATa_rOM:inst3\"" {  } { { "GECKO.bdf" "inst3" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { { 176 616 736 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ROM_Block DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e " "Elaborating entity \"data_ROM_Block\" for hierarchy \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\"" {  } { { "../vhdl/data_ROM.vhd" "iD_S_5C1c22e5_6Fcf72ff_e" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM.vhd" 1 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/data_ROM_Block.vhd" "altsyncram_component" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/data_ROM.hex " "Parameter \"init_file\" = \"../quartus/data_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822825 ""}  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/data_ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589535822825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7b1 " "Found entity 1: altsyncram_k7b1" {  } { { "db/altsyncram_k7b1.tdf" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/db/altsyncram_k7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535822887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535822887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7b1 DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\|altsyncram_k7b1:auto_generated " "Elaborating entity \"altsyncram_k7b1\" for hierarchy \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\|altsyncram_k7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:buttons_0 " "Elaborating entity \"buttons\" for hierarchy \"buttons:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { { 160 1248 1384 336 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iNStrUctiOn_RoM iNStrUctiOn_RoM:inst4 " "Elaborating entity \"iNStrUctiOn_RoM\" for hierarchy \"iNStrUctiOn_RoM:inst4\"" {  } { { "GECKO.bdf" "inst4" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/GECKO.bdf" { { 144 168 288 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_ROM_Block iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E " "Elaborating entity \"instruction_ROM_Block\" for hierarchy \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\"" {  } { { "../vhdl/instruction_ROM.vhd" "iD_S_36FDD56D_59c20fa9_E" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/instruction_ROM_Block.vhd" "altsyncram_component" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535822987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component " "Instantiated megafunction \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/instruction_ROM.hex " "Parameter \"init_file\" = \"../quartus/instruction_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535822987 ""}  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589535822987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535823049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535823049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535823052 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1589535823443 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/CPU.bdf" { { -400 1536 1592 -304 "mux_data" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[0\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[0\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[1\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[1\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[2\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[2\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[3\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[3\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[4\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[4\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[5\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[5\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[6\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[6\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[7\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[7\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[8\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[8\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[9\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[9\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[10\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[10\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[11\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[11\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[12\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[12\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[13\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[13\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[14\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[14\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[15\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[15\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[16\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[16\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[17\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[17\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[18\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[18\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[19\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[19\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[20\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[20\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[21\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[21\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[22\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[22\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[23\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[23\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[24\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[24\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[25\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[25\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[26\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[26\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[27\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[27\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[28\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[28\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[29\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[29\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[30\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[30\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[31\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[31\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1589535823569 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1589535823569 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[2\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[2\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[3\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[3\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[4\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[4\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[5\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[5\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[6\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[6\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[7\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[7\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[8\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[8\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[9\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[9\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[10\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[10\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[11\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[11\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[0\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[0\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[12\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[12\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[13\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[13\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[14\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[14\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[15\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[15\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:inst\|PC:inst6\|big_mux\[1\] " "LATCH primitive \"CPU:inst\|PC:inst6\|big_mux\[1\]\" is permanently enabled" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/PC.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589535823734 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM_0\|Id_S_B889004_7e48Ff67_e_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:RAM_0\|Id_S_B889004_7e48Ff67_e_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589535823792 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589535823792 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589535823792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 " "Elaborated megafunction instantiation \"RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535823814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 " "Instantiated megafunction \"RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589535823814 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589535823814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh41 " "Found entity 1: altsyncram_vh41" {  } { { "db/altsyncram_vh41.tdf" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/db/altsyncram_vh41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589535823873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535823873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|op_alu\[0\] " "Latch CPU:inst\|controller:inst7\|op_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[3\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589535824156 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589535824156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|op_alu\[1\] " "Latch CPU:inst\|controller:inst7\|op_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[4\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589535824156 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589535824156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|op_alu\[2\] " "Latch CPU:inst\|controller:inst7\|op_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[5\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589535824156 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589535824156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|op_alu\[3\] " "Latch CPU:inst\|controller:inst7\|op_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[0\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589535824156 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589535824156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|op_alu\[4\] " "Latch CPU:inst\|controller:inst7\|op_alu\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[0\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589535824156 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589535824156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|op_alu\[5\] " "Latch CPU:inst\|controller:inst7\|op_alu\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out_s\[0\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/pipeline_reg_FD.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589535824157 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/controller.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589535824157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/LEDs.vhd" 79 -1 0 } } { "../vhdl/buttons.vhd" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/vhdl/buttons.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589535824158 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589535824158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535824359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589535824870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589535825325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589535825325 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "187 " "Optimize away 187 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[0\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[0\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[1\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[1\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[2\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[2\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[3\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[3\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[4\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[4\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[5\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[5\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[6\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[6\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[7\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[7\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[8\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[8\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[9\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[9\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[10\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[10\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[11\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[11\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[12\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[12\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[13\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[13\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[14\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[14\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[15\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[15\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[16\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[16\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[17\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[17\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[18\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[18\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[19\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[19\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[20\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[20\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[21\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[21\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[22\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[22\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[23\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[23\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[24\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[24\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[25\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[25\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[26\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[26\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[27\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[27\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[28\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[28\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[29\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[29\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[30\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[30\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|Q\[31\] " "Node: \"CPU:inst\|IR:IR_0\|Q\[31\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[0\] " "Node: \"CPU:inst\|IR:inst\|Q\[0\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[1\] " "Node: \"CPU:inst\|IR:inst\|Q\[1\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[2\] " "Node: \"CPU:inst\|IR:inst\|Q\[2\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[3\] " "Node: \"CPU:inst\|IR:inst\|Q\[3\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[4\] " "Node: \"CPU:inst\|IR:inst\|Q\[4\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[5\] " "Node: \"CPU:inst\|IR:inst\|Q\[5\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[6\] " "Node: \"CPU:inst\|IR:inst\|Q\[6\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[7\] " "Node: \"CPU:inst\|IR:inst\|Q\[7\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[8\] " "Node: \"CPU:inst\|IR:inst\|Q\[8\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[9\] " "Node: \"CPU:inst\|IR:inst\|Q\[9\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[10\] " "Node: \"CPU:inst\|IR:inst\|Q\[10\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[11\] " "Node: \"CPU:inst\|IR:inst\|Q\[11\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[12\] " "Node: \"CPU:inst\|IR:inst\|Q\[12\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[13\] " "Node: \"CPU:inst\|IR:inst\|Q\[13\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[14\] " "Node: \"CPU:inst\|IR:inst\|Q\[14\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[15\] " "Node: \"CPU:inst\|IR:inst\|Q\[15\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[16\] " "Node: \"CPU:inst\|IR:inst\|Q\[16\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[17\] " "Node: \"CPU:inst\|IR:inst\|Q\[17\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[18\] " "Node: \"CPU:inst\|IR:inst\|Q\[18\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[19\] " "Node: \"CPU:inst\|IR:inst\|Q\[19\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[20\] " "Node: \"CPU:inst\|IR:inst\|Q\[20\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[21\] " "Node: \"CPU:inst\|IR:inst\|Q\[21\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[22\] " "Node: \"CPU:inst\|IR:inst\|Q\[22\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[23\] " "Node: \"CPU:inst\|IR:inst\|Q\[23\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[24\] " "Node: \"CPU:inst\|IR:inst\|Q\[24\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[25\] " "Node: \"CPU:inst\|IR:inst\|Q\[25\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[26\] " "Node: \"CPU:inst\|IR:inst\|Q\[26\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[27\] " "Node: \"CPU:inst\|IR:inst\|Q\[27\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[28\] " "Node: \"CPU:inst\|IR:inst\|Q\[28\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[29\] " "Node: \"CPU:inst\|IR:inst\|Q\[29\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[30\] " "Node: \"CPU:inst\|IR:inst\|Q\[30\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|Q\[31\] " "Node: \"CPU:inst\|IR:inst\|Q\[31\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "decoder:decoder_0\|cs_TIMER " "Node: \"decoder:decoder_0\|cs_TIMER\"" {  } { { "decoder.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/decoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "decoder:decoder_0\|cs_UART " "Node: \"decoder:decoder_0\|cs_UART\"" {  } { { "decoder.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/decoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[0\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[0\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[1\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[1\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[2\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[2\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[3\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[3\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[4\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[4\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[5\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[5\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[6\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[6\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[7\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[7\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[8\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[8\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[9\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[9\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[10\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[10\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[11\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[11\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[12\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[12\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[13\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[13\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[14\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[14\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|o\[15\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|o\[15\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[15\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[15\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[15\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[15\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[14\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[14\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[14\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[14\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[13\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[13\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[13\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[13\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[12\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[12\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[12\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[12\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[11\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[11\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[11\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[11\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[10\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[10\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[10\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[10\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[9\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[9\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[9\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[9\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[8\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[8\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[8\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[8\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[7\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[7\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[7\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[7\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[6\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[6\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[6\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[6\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[5\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[5\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[5\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[5\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[4\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[4\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[4\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[4\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[3\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[3\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[3\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[3\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[2\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[2\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[2\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[2\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[1\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[1\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[1\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[1\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|sel " "Node: \"CPU:inst\|mux2x16:mux_addr\|sel\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i0\[0\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i0\[0\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|mux2x16:mux_addr\|i1\[0\] " "Node: \"CPU:inst\|mux2x16:mux_addr\|i1\[0\]\"" {  } { { "mux2x16.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[31\] " "Node: \"CPU:inst\|IR:inst\|D\[31\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[30\] " "Node: \"CPU:inst\|IR:inst\|D\[30\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[29\] " "Node: \"CPU:inst\|IR:inst\|D\[29\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[28\] " "Node: \"CPU:inst\|IR:inst\|D\[28\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[27\] " "Node: \"CPU:inst\|IR:inst\|D\[27\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[26\] " "Node: \"CPU:inst\|IR:inst\|D\[26\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[25\] " "Node: \"CPU:inst\|IR:inst\|D\[25\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[24\] " "Node: \"CPU:inst\|IR:inst\|D\[24\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[23\] " "Node: \"CPU:inst\|IR:inst\|D\[23\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[22\] " "Node: \"CPU:inst\|IR:inst\|D\[22\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[21\] " "Node: \"CPU:inst\|IR:inst\|D\[21\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[20\] " "Node: \"CPU:inst\|IR:inst\|D\[20\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[19\] " "Node: \"CPU:inst\|IR:inst\|D\[19\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[18\] " "Node: \"CPU:inst\|IR:inst\|D\[18\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[17\] " "Node: \"CPU:inst\|IR:inst\|D\[17\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[16\] " "Node: \"CPU:inst\|IR:inst\|D\[16\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[15\] " "Node: \"CPU:inst\|IR:inst\|D\[15\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[14\] " "Node: \"CPU:inst\|IR:inst\|D\[14\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[13\] " "Node: \"CPU:inst\|IR:inst\|D\[13\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[12\] " "Node: \"CPU:inst\|IR:inst\|D\[12\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[11\] " "Node: \"CPU:inst\|IR:inst\|D\[11\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[10\] " "Node: \"CPU:inst\|IR:inst\|D\[10\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[9\] " "Node: \"CPU:inst\|IR:inst\|D\[9\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[8\] " "Node: \"CPU:inst\|IR:inst\|D\[8\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[7\] " "Node: \"CPU:inst\|IR:inst\|D\[7\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[6\] " "Node: \"CPU:inst\|IR:inst\|D\[6\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[5\] " "Node: \"CPU:inst\|IR:inst\|D\[5\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[4\] " "Node: \"CPU:inst\|IR:inst\|D\[4\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[3\] " "Node: \"CPU:inst\|IR:inst\|D\[3\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[2\] " "Node: \"CPU:inst\|IR:inst\|D\[2\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[1\] " "Node: \"CPU:inst\|IR:inst\|D\[1\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|enable " "Node: \"CPU:inst\|IR:inst\|enable\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|clk " "Node: \"CPU:inst\|IR:inst\|clk\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:inst\|D\[0\] " "Node: \"CPU:inst\|IR:inst\|D\[0\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[31\] " "Node: \"CPU:inst\|IR:IR_0\|D\[31\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[30\] " "Node: \"CPU:inst\|IR:IR_0\|D\[30\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[29\] " "Node: \"CPU:inst\|IR:IR_0\|D\[29\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[28\] " "Node: \"CPU:inst\|IR:IR_0\|D\[28\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[27\] " "Node: \"CPU:inst\|IR:IR_0\|D\[27\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[26\] " "Node: \"CPU:inst\|IR:IR_0\|D\[26\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[25\] " "Node: \"CPU:inst\|IR:IR_0\|D\[25\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[24\] " "Node: \"CPU:inst\|IR:IR_0\|D\[24\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[23\] " "Node: \"CPU:inst\|IR:IR_0\|D\[23\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[22\] " "Node: \"CPU:inst\|IR:IR_0\|D\[22\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[21\] " "Node: \"CPU:inst\|IR:IR_0\|D\[21\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[20\] " "Node: \"CPU:inst\|IR:IR_0\|D\[20\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[19\] " "Node: \"CPU:inst\|IR:IR_0\|D\[19\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[18\] " "Node: \"CPU:inst\|IR:IR_0\|D\[18\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[17\] " "Node: \"CPU:inst\|IR:IR_0\|D\[17\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[16\] " "Node: \"CPU:inst\|IR:IR_0\|D\[16\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[15\] " "Node: \"CPU:inst\|IR:IR_0\|D\[15\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[14\] " "Node: \"CPU:inst\|IR:IR_0\|D\[14\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[13\] " "Node: \"CPU:inst\|IR:IR_0\|D\[13\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[12\] " "Node: \"CPU:inst\|IR:IR_0\|D\[12\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[11\] " "Node: \"CPU:inst\|IR:IR_0\|D\[11\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[10\] " "Node: \"CPU:inst\|IR:IR_0\|D\[10\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[9\] " "Node: \"CPU:inst\|IR:IR_0\|D\[9\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[8\] " "Node: \"CPU:inst\|IR:IR_0\|D\[8\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[7\] " "Node: \"CPU:inst\|IR:IR_0\|D\[7\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[6\] " "Node: \"CPU:inst\|IR:IR_0\|D\[6\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[5\] " "Node: \"CPU:inst\|IR:IR_0\|D\[5\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[4\] " "Node: \"CPU:inst\|IR:IR_0\|D\[4\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[3\] " "Node: \"CPU:inst\|IR:IR_0\|D\[3\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[2\] " "Node: \"CPU:inst\|IR:IR_0\|D\[2\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[1\] " "Node: \"CPU:inst\|IR:IR_0\|D\[1\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|enable " "Node: \"CPU:inst\|IR:IR_0\|enable\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|clk " "Node: \"CPU:inst\|IR:IR_0\|clk\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:inst\|IR:IR_0\|D\[0\] " "Node: \"CPU:inst\|IR:IR_0\|D\[0\]\"" {  } { { "IR.qxp" "" { Text "C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP7 08.05/project_template/quartus/IR.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589535825395 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1589535825395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3939 " "Implemented 3939 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589535825564 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589535825564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3741 " "Implemented 3741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589535825564 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589535825564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589535825564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589535825621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 11:43:45 2020 " "Processing ended: Fri May 15 11:43:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589535825621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589535825621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589535825621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589535825621 ""}
