# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/528a/hdl/decoder_v1_0_M00_AXI.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/528a/hdl/decoder_v1_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/sim/decoderTest_decoder_0_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_rst_s00_axi_aclk_100M_0/sim/decoderTest_rst_s00_axi_aclk_100M_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/d8cc/hdl/Instructions_v1_0_S00_AXI.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/d8cc/hdl/Instructions_v1_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_Instructions_0_0/sim/decoderTest_Instructions_0_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_axi_cdma_0_0/sim/decoderTest_axi_cdma_0_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7988_psr_aclk_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/sim/decoderTest_smartconnect_0_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_axi_bram_ctrl_0_0/sim/decoderTest_axi_bram_ctrl_0_0.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/sim/decoderTest.vhd" \
"../../../../decoderTest.srcs/sim_1/imports/new/constantsTb.vhd" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd" \
"../../../../decoderTest.srcs/sim_1/imports/new/tb.vhd" \

# Do not sort compile order
nosort
