// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module DCO(
  input        clock,
               reset,
  input  [7:0] io_adcIn,	// @[generators/baseband/src/main/scala/modem/DCO.scala:22:14]
  output [4:0] io_dcoLUTIndex,	// @[generators/baseband/src/main/scala/modem/DCO.scala:22:14]
  input  [8:0] io_control_gain,	// @[generators/baseband/src/main/scala/modem/DCO.scala:22:14]
  input        io_control_reset	// @[generators/baseband/src/main/scala/modem/DCO.scala:22:14]
);

  reg  [7:0]  dadc;	// @[generators/baseband/src/main/scala/modem/DCO.scala:30:23]
  reg  [15:0] integral;	// @[generators/baseband/src/main/scala/modem/DCO.scala:34:27]
  wire [17:0] _gainProduct_new_WIRE = {{9{io_control_gain[8]}}, io_control_gain} * {{2{integral[15]}}, integral};	// @[generators/baseband/src/main/scala/modem/DCO.scala:34:27, :38:36]
  always @(posedge clock) begin
    dadc <= io_adcIn;	// @[generators/baseband/src/main/scala/modem/DCO.scala:30:23]
    if (reset | io_control_reset)	// @[generators/baseband/src/main/scala/modem/DCO.scala:28:26]
      integral <= 16'h0;	// @[generators/baseband/src/main/scala/modem/DCO.scala:34:27]
    else
      integral <= integral + {{8{~(dadc[7])}}, dadc[6:0], 1'h0};	// @[generators/baseband/src/main/scala/modem/DCO.scala:30:23, :31:{20,25,49}, :34:27, :35:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        dadc = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[generators/baseband/src/main/scala/modem/DCO.scala:30:23]
        integral = _RANDOM[/*Zero width*/ 1'b0][23:8];	// @[generators/baseband/src/main/scala/modem/DCO.scala:30:23, :34:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dcoLUTIndex = _gainProduct_new_WIRE[17:13];	// @[generators/baseband/src/main/scala/modem/DCO.scala:38:36, tools/fixedpoint/src/main/scala/fixedpoint/FixedPoint.scala:390:47]
endmodule

