{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 15:43:22 2019 " "Info: Processing started: Sat Apr 13 15:43:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/lpm_compare0.qip " "Warning: Tcl Script File F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/lpm_compare0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/lpm_compare0.qip\" " "Info: set_global_assignment -name QIP_FILE \"F:/Study/Documents/Luan van tot nghiep/A Khoa/CPLD_New/lpm_compare0.qip\"" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuat_xung.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xuat_xung.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xuat_xung " "Info: Found entity 1: xuat_xung" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(44) " "Warning (10268): Verilog HDL information at test.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_filter " "Info: Found entity 1: encoder_filter" {  } { { "encoder_filter.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_module " "Info: Found entity 1: encoder_module" {  } { { "encoder_module.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dda.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDA " "Info: Found entity 1: DDA" {  } { { "DDA.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/DDA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_2 " "Info: Found entity 1: encoder_2" {  } { { "encoder_2.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xuat_xung " "Info: Elaborating entity \"xuat_xung\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "NE1 " "Warning: Pin \"NE1\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -312 -408 -240 -296 "NE1" "" } { -312 -240 -156 -300 "NE1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "LSW3 " "Warning: Pin \"LSW3\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -656 -472 -304 -640 "LSW3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDA DDA:inst " "Info: Elaborating entity \"DDA\" for hierarchy \"DDA:inst\"" {  } { { "xuat_xung.bdf" "inst" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -368 320 480 -176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test DDA:inst\|test:inst " "Info: Elaborating entity \"test\" for hierarchy \"DDA:inst\|test:inst\"" {  } { { "DDA.bdf" "inst" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/DDA.bdf" { { -48 744 856 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp test.v(25) " "Warning (10036): Verilog HDL or VHDL warning at test.v(25): object \"temp\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty test.v(26) " "Warning (10036): Verilog HDL or VHDL warning at test.v(26): object \"empty\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(18) " "Warning (10230): Verilog HDL assignment warning at test.v(18): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(59) " "Warning (10230): Verilog HDL assignment warning at test.v(59): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(68) " "Warning (10230): Verilog HDL assignment warning at test.v(68): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(77) " "Warning (10230): Verilog HDL assignment warning at test.v(77): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(84) " "Warning (10230): Verilog HDL assignment warning at test.v(84): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b DDA:inst\|74373b:inst3 " "Info: Elaborating entity \"74373b\" for hierarchy \"DDA:inst\|74373b:inst3\"" {  } { { "DDA.bdf" "inst3" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/DDA.bdf" { { -104 512 648 -24 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDA:inst\|74373b:inst3 " "Info: Elaborated megafunction instantiation \"DDA:inst\|74373b:inst3\"" {  } { { "DDA.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/DDA.bdf" { { -104 512 648 -24 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 DDA:inst\|74138:inst2 " "Info: Elaborating entity \"74138\" for hierarchy \"DDA:inst\|74138:inst2\"" {  } { { "DDA.bdf" "inst2" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/DDA.bdf" { { 168 96 216 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDA:inst\|74138:inst2 " "Info: Elaborated megafunction instantiation \"DDA:inst\|74138:inst2\"" {  } { { "DDA.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/DDA.bdf" { { 168 96 216 328 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_2 encoder_2:inst15 " "Info: Elaborating entity \"encoder_2\" for hierarchy \"encoder_2:inst15\"" {  } { { "xuat_xung.bdf" "inst15" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -416 1000 1160 -224 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri1.tdf 1 1 " "Warning: Using design file lpm_bustri1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_bustri1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 encoder_2:inst15\|lpm_bustri1:inst10 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"encoder_2:inst15\|lpm_bustri1:inst10\"" {  } { { "encoder_2.bdf" "inst10" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_2.bdf" { { 136 928 1008 176 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri encoder_2:inst15\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"encoder_2:inst15\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "lpm_bustri_component" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder_2:inst15\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"encoder_2:inst15\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder_2:inst15\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"encoder_2:inst15\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 encoder_2:inst15\|lpm_mux0:inst " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"encoder_2:inst15\|lpm_mux0:inst\"" {  } { { "encoder_2.bdf" "inst" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_2.bdf" { { 96 712 864 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_mux0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_mux0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_mux0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7bc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7bc " "Info: Found entity 1: mux_7bc" {  } { { "db/mux_7bc.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/mux_7bc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7bc encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated " "Info: Elaborating entity \"mux_7bc\" for hierarchy \"encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_module encoder_2:inst15\|encoder_module:inst13 " "Info: Elaborating entity \"encoder_module\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\"" {  } { { "encoder_2.bdf" "inst13" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_2.bdf" { { -232 586 738 -104 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder_2:inst15\|encoder_module:inst13\|encoder:inst1 " "Info: Elaborating entity \"encoder\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\"" {  } { { "encoder_module.bdf" "inst1" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_module.bdf" { { 80 640 784 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.tdf 1 1 " "Warning: Using design file lpm_counter1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\"" {  } { { "encoder.bdf" "inst3" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder.bdf" { { 120 648 792 216 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "lpm_counter_component" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t2h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_t2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t2h " "Info: Found entity 1: cntr_t2h" {  } { { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_t2h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t2h encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated " "Info: Elaborating entity \"cntr_t2h\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_xor2.tdf 1 1 " "Warning: Using design file lpm_xor2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor2 " "Info: Found entity 1: lpm_xor2" {  } { { "lpm_xor2.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_xor2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor2 encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst " "Info: Elaborating entity \"lpm_xor2\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst\"" {  } { { "encoder.bdf" "inst" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder.bdf" { { 136 520 584 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor2.tdf" "lpm_xor_component" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_xor2.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor2.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_xor2.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"encoder_2:inst15\|encoder_module:inst13\|encoder:inst1\|lpm_xor2:inst\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor2.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_xor2.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_filter encoder_2:inst15\|encoder_module:inst13\|encoder_filter:inst " "Info: Elaborating entity \"encoder_filter\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|encoder_filter:inst\"" {  } { { "encoder_module.bdf" "inst" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_module.bdf" { { 96 272 368 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter5.tdf 1 1 " "Warning: Using design file lpm_counter5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Info: Found entity 1: lpm_counter5" {  } { { "lpm_counter5.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter5 encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9 " "Info: Elaborating entity \"lpm_counter5\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\"" {  } { { "encoder_module.bdf" "inst9" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/encoder_module.bdf" { { 304 320 464 368 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter5.tdf" "lpm_counter_component" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter5.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter5.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter5.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter5.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/lpm_counter5.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7h " "Info: Found entity 1: cntr_g7h" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g7h encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated " "Info: Elaborating entity \"cntr_g7h\" for hierarchy \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst5\|74 " "Warning: Converted tri-state buffer \"74373b:inst5\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst5\|73 " "Warning: Converted tri-state buffer \"74373b:inst5\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst5\|72 " "Warning: Converted tri-state buffer \"74373b:inst5\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst5\|71 " "Warning: Converted tri-state buffer \"74373b:inst5\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst5\|69 " "Warning: Converted tri-state buffer \"74373b:inst5\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst5\|68 " "Warning: Converted tri-state buffer \"74373b:inst5\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst5\|67 " "Warning: Converted tri-state buffer \"74373b:inst5\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|74 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|73 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|72 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|71 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|70 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|69 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|68 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst13\|67 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst13\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|74 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|73 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|72 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|71 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|70 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|69 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|68 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst9\|67 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst9\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|74 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|73 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|72 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|71 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|70 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|69 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|68 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst6\|67 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst6\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|74 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|73 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|72 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|71 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|70 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|69 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|68 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DDA:inst\|74373b:inst3\|67 " "Warning: Converted tri-state buffer \"DDA:inst\|74373b:inst3\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NE1 " "Warning (15610): No output dependent on input pin \"NE1\"" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -312 -408 -240 -296 "NE1" "" } { -312 -240 -156 -300 "NE1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LSW3 " "Warning (15610): No output dependent on input pin \"LSW3\"" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -656 -472 -304 -640 "LSW3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "421 " "Info: Implemented 421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Info: Implemented 373 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.map.smsg " "Info: Generated suppressed messages file C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 15:43:24 2019 " "Info: Processing ended: Sat Apr 13 15:43:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 15:43:25 2019 " "Info: Processing started: Sat Apr 13 15:43:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 48 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Info: Pin busy not assigned to an exact location on the device" {  } { { "f:/study/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/study/programs/quartus/quartus/bin/pin_planner.ppl" { busy } } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -216 552 728 -200 "busy" "" } } } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/" 0 { } { { 0 { 0 ""} 0 1271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella0 " "Info: Destination \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella0 " "Info: Destination \"encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella0 " "Info: Destination \"encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 19 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 10 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.902 ns register pin " "Info: Estimated most critical path is register to pin delay of 8.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder_2:inst15\|encoder_module:inst15\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\] 1 REG LAB_X11_Y6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y6; Fanout = 4; REG Node = 'encoder_2:inst15\|encoder_module:inst15\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder_2:inst15|encoder_module:inst15|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.740 ns) 3.046 ns encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[13\]~4 2 COMB LAB_X8_Y7 1 " "Info: 2: + IC(2.306 ns) + CELL(0.740 ns) = 3.046 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[13\]~4'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { encoder_2:inst15|encoder_module:inst15|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[13]~4 } "NODE_NAME" } } { "db/mux_7bc.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/mux_7bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 4.229 ns encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[13\]~5 3 COMB LAB_X8_Y7 1 " "Info: 3: + IC(0.672 ns) + CELL(0.511 ns) = 4.229 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[13\]~5'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[13]~4 encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[13]~5 } "NODE_NAME" } } { "db/mux_7bc.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/mux_7bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(2.322 ns) 8.902 ns Data\[13\] 4 PIN PIN_81 0 " "Info: 4: + IC(2.351 ns) + CELL(2.322 ns) = 8.902 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'Data\[13\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[13]~5 Data[13] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -224 -456 -280 -208 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.573 ns ( 40.14 % ) " "Info: Total cell delay = 3.573 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.329 ns ( 59.86 % ) " "Info: Total interconnect delay = 5.329 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { encoder_2:inst15|encoder_module:inst15|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[13]~4 encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[13]~5 Data[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Info: Average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 15:43:28 2019 " "Info: Processing ended: Sat Apr 13 15:43:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 15:43:29 2019 " "Info: Processing started: Sat Apr 13 15:43:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 15:43:29 2019 " "Info: Processing ended: Sat Apr 13 15:43:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 15:43:30 2019 " "Info: Processing started: Sat Apr 13 15:43:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|19 " "Warning: Node \"DDA:inst\|74373b:inst6\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|19 " "Warning: Node \"DDA:inst\|74373b:inst3\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|19 " "Warning: Node \"DDA:inst\|74373b:inst13\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|18 " "Warning: Node \"DDA:inst\|74373b:inst6\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|17 " "Warning: Node \"DDA:inst\|74373b:inst6\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|16 " "Warning: Node \"DDA:inst\|74373b:inst6\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|15 " "Warning: Node \"DDA:inst\|74373b:inst6\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|14 " "Warning: Node \"DDA:inst\|74373b:inst6\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|13 " "Warning: Node \"DDA:inst\|74373b:inst6\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|12 " "Warning: Node \"DDA:inst\|74373b:inst6\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|18 " "Warning: Node \"DDA:inst\|74373b:inst3\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|17 " "Warning: Node \"DDA:inst\|74373b:inst3\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|16 " "Warning: Node \"DDA:inst\|74373b:inst3\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|15 " "Warning: Node \"DDA:inst\|74373b:inst3\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|14 " "Warning: Node \"DDA:inst\|74373b:inst3\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|13 " "Warning: Node \"DDA:inst\|74373b:inst3\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|12 " "Warning: Node \"DDA:inst\|74373b:inst3\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|18 " "Warning: Node \"DDA:inst\|74373b:inst9\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|17 " "Warning: Node \"DDA:inst\|74373b:inst9\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|16 " "Warning: Node \"DDA:inst\|74373b:inst9\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|15 " "Warning: Node \"DDA:inst\|74373b:inst9\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|14 " "Warning: Node \"DDA:inst\|74373b:inst9\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|13 " "Warning: Node \"DDA:inst\|74373b:inst9\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|12 " "Warning: Node \"DDA:inst\|74373b:inst9\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|18 " "Warning: Node \"DDA:inst\|74373b:inst13\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|17 " "Warning: Node \"DDA:inst\|74373b:inst13\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|16 " "Warning: Node \"DDA:inst\|74373b:inst13\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|15 " "Warning: Node \"DDA:inst\|74373b:inst13\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|14 " "Warning: Node \"DDA:inst\|74373b:inst13\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|13 " "Warning: Node \"DDA:inst\|74373b:inst13\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst13\|12 " "Warning: Node \"DDA:inst\|74373b:inst13\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|18 " "Warning: Node \"74373b:inst5\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|17 " "Warning: Node \"74373b:inst5\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|19 " "Warning: Node \"74373b:inst5\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|16 " "Warning: Node \"74373b:inst5\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|14 " "Warning: Node \"74373b:inst5\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|13 " "Warning: Node \"74373b:inst5\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|12 " "Warning: Node \"74373b:inst5\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst9\|19 " "Warning: Node \"DDA:inst\|74373b:inst9\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -328 -408 -240 -312 "NADV" "" } { -56 -536 -464 -40 "NADV" "" } { -328 -240 -150 -316 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -280 -408 -240 -264 "NWE" "" } { -296 175 320 -284 "NWE" "" } { -280 -240 -151 -268 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|12 " "Info: Detected ripple clock \"74373b:inst5\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|13 " "Info: Detected ripple clock \"74373b:inst5\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|14 " "Info: Detected ripple clock \"74373b:inst5\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|16 " "Info: Detected ripple clock \"74373b:inst5\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|19 " "Info: Detected ripple clock \"74373b:inst5\|19\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|17 " "Info: Detected ripple clock \"74373b:inst5\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|18 " "Info: Detected ripple clock \"74373b:inst5\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst16\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst15\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|18 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|18\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|17 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|17\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|15 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|15\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|16 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|16\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|18~1 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|18~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|18~0 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|18~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register DDA:inst\|test:inst15\|Ntemp\[0\] register DDA:inst\|test:inst15\|acc\[6\] 78.24 MHz 12.782 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 78.24 MHz between source register \"DDA:inst\|test:inst15\|Ntemp\[0\]\" and destination register \"DDA:inst\|test:inst15\|acc\[6\]\" (period= 12.782 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.073 ns + Longest register register " "Info: + Longest register to register delay is 12.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDA:inst\|test:inst15\|Ntemp\[0\] 1 REG LC_X3_Y7_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N9; Fanout = 3; REG Node = 'DDA:inst\|test:inst15\|Ntemp\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDA:inst|test:inst15|Ntemp[0] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.978 ns) 2.956 ns DDA:inst\|test:inst15\|Add2~37 2 COMB LC_X3_Y7_N0 2 " "Info: 2: + IC(1.978 ns) + CELL(0.978 ns) = 2.956 ns; Loc. = LC_X3_Y7_N0; Fanout = 2; COMB Node = 'DDA:inst\|test:inst15\|Add2~37'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { DDA:inst|test:inst15|Ntemp[0] DDA:inst|test:inst15|Add2~37 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.079 ns DDA:inst\|test:inst15\|Add2~22 3 COMB LC_X3_Y7_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.079 ns; Loc. = LC_X3_Y7_N1; Fanout = 2; COMB Node = 'DDA:inst\|test:inst15\|Add2~22'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DDA:inst|test:inst15|Add2~37 DDA:inst|test:inst15|Add2~22 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.202 ns DDA:inst\|test:inst15\|Add2~27 4 COMB LC_X3_Y7_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.202 ns; Loc. = LC_X3_Y7_N2; Fanout = 2; COMB Node = 'DDA:inst\|test:inst15\|Add2~27'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DDA:inst|test:inst15|Add2~22 DDA:inst|test:inst15|Add2~27 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.325 ns DDA:inst\|test:inst15\|Add2~32 5 COMB LC_X3_Y7_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.325 ns; Loc. = LC_X3_Y7_N3; Fanout = 2; COMB Node = 'DDA:inst\|test:inst15\|Add2~32'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DDA:inst|test:inst15|Add2~27 DDA:inst|test:inst15|Add2~32 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.140 ns DDA:inst\|test:inst15\|Add2~15 6 COMB LC_X3_Y7_N4 4 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 4.140 ns; Loc. = LC_X3_Y7_N4; Fanout = 4; COMB Node = 'DDA:inst\|test:inst15\|Add2~15'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { DDA:inst|test:inst15|Add2~32 DDA:inst|test:inst15|Add2~15 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.692 ns) + CELL(0.511 ns) 7.343 ns DDA:inst\|test:inst15\|LessThan2~1 7 COMB LC_X3_Y4_N2 2 " "Info: 7: + IC(2.692 ns) + CELL(0.511 ns) = 7.343 ns; Loc. = LC_X3_Y4_N2; Fanout = 2; COMB Node = 'DDA:inst\|test:inst15\|LessThan2~1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { DDA:inst|test:inst15|Add2~15 DDA:inst|test:inst15|LessThan2~1 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.200 ns) 8.302 ns DDA:inst\|test:inst15\|LessThan2~2 8 COMB LC_X3_Y4_N9 7 " "Info: 8: + IC(0.759 ns) + CELL(0.200 ns) = 8.302 ns; Loc. = LC_X3_Y4_N9; Fanout = 7; COMB Node = 'DDA:inst\|test:inst15\|LessThan2~2'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { DDA:inst|test:inst15|LessThan2~1 DDA:inst|test:inst15|LessThan2~2 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.180 ns) + CELL(0.591 ns) 12.073 ns DDA:inst\|test:inst15\|acc\[6\] 9 REG LC_X3_Y6_N0 3 " "Info: 9: + IC(3.180 ns) + CELL(0.591 ns) = 12.073 ns; Loc. = LC_X3_Y6_N0; Fanout = 3; REG Node = 'DDA:inst\|test:inst15\|acc\[6\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.771 ns" { DDA:inst|test:inst15|LessThan2~2 DDA:inst|test:inst15|acc[6] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.464 ns ( 28.69 % ) " "Info: Total cell delay = 3.464 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.609 ns ( 71.31 % ) " "Info: Total interconnect delay = 8.609 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.073 ns" { DDA:inst|test:inst15|Ntemp[0] DDA:inst|test:inst15|Add2~37 DDA:inst|test:inst15|Add2~22 DDA:inst|test:inst15|Add2~27 DDA:inst|test:inst15|Add2~32 DDA:inst|test:inst15|Add2~15 DDA:inst|test:inst15|LessThan2~1 DDA:inst|test:inst15|LessThan2~2 DDA:inst|test:inst15|acc[6] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.073 ns" { DDA:inst|test:inst15|Ntemp[0] {} DDA:inst|test:inst15|Add2~37 {} DDA:inst|test:inst15|Add2~22 {} DDA:inst|test:inst15|Add2~27 {} DDA:inst|test:inst15|Add2~32 {} DDA:inst|test:inst15|Add2~15 {} DDA:inst|test:inst15|LessThan2~1 {} DDA:inst|test:inst15|LessThan2~2 {} DDA:inst|test:inst15|acc[6] {} } { 0.000ns 1.978ns 0.000ns 0.000ns 0.000ns 0.000ns 2.692ns 0.759ns 3.180ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns DDA:inst\|test:inst15\|acc\[6\] 2 REG LC_X3_Y6_N0 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y6_N0; Fanout = 3; REG Node = 'DDA:inst\|test:inst15\|acc\[6\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK DDA:inst|test:inst15|acc[6] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|acc[6] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|acc[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns DDA:inst\|test:inst15\|Ntemp\[0\] 2 REG LC_X3_Y7_N9 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y7_N9; Fanout = 3; REG Node = 'DDA:inst\|test:inst15\|Ntemp\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK DDA:inst|test:inst15|Ntemp[0] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|Ntemp[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|acc[6] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|acc[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|Ntemp[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.073 ns" { DDA:inst|test:inst15|Ntemp[0] DDA:inst|test:inst15|Add2~37 DDA:inst|test:inst15|Add2~22 DDA:inst|test:inst15|Add2~27 DDA:inst|test:inst15|Add2~32 DDA:inst|test:inst15|Add2~15 DDA:inst|test:inst15|LessThan2~1 DDA:inst|test:inst15|LessThan2~2 DDA:inst|test:inst15|acc[6] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.073 ns" { DDA:inst|test:inst15|Ntemp[0] {} DDA:inst|test:inst15|Add2~37 {} DDA:inst|test:inst15|Add2~22 {} DDA:inst|test:inst15|Add2~27 {} DDA:inst|test:inst15|Add2~32 {} DDA:inst|test:inst15|Add2~15 {} DDA:inst|test:inst15|LessThan2~1 {} DDA:inst|test:inst15|LessThan2~2 {} DDA:inst|test:inst15|acc[6] {} } { 0.000ns 1.978ns 0.000ns 0.000ns 0.000ns 0.000ns 2.692ns 0.759ns 3.180ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.511ns 0.200ns 0.591ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|acc[6] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|acc[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst15|Ntemp[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst15|Ntemp[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DDA:inst\|test:inst16\|dir PULSE_WR CLK 7.293 ns register " "Info: tsu for register \"DDA:inst\|test:inst16\|dir\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 7.293 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.641 ns + Longest pin register " "Info: + Longest pin to register delay is 10.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PULSE_WR 1 PIN PIN_75 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 6; PIN Node = 'PULSE_WR'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -376 -408 -240 -360 "PULSE_WR" "" } { -328 140 320 -316 "PULSE_WR" "" } { -376 -240 -116 -364 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.926 ns) + CELL(0.740 ns) 5.798 ns DDA:inst\|test:inst14\|Equal0~0 2 COMB LC_X3_Y5_N7 46 " "Info: 2: + IC(3.926 ns) + CELL(0.740 ns) = 5.798 ns; Loc. = LC_X3_Y5_N7; Fanout = 46; COMB Node = 'DDA:inst\|test:inst14\|Equal0~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.666 ns" { PULSE_WR DDA:inst|test:inst14|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.243 ns) 10.641 ns DDA:inst\|test:inst16\|dir 3 REG LC_X4_Y5_N0 2 " "Info: 3: + IC(3.600 ns) + CELL(1.243 ns) = 10.641 ns; Loc. = LC_X4_Y5_N0; Fanout = 2; REG Node = 'DDA:inst\|test:inst16\|dir'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { DDA:inst|test:inst14|Equal0~0 DDA:inst|test:inst16|dir } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 29.27 % ) " "Info: Total cell delay = 3.115 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.526 ns ( 70.73 % ) " "Info: Total interconnect delay = 7.526 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.641 ns" { PULSE_WR DDA:inst|test:inst14|Equal0~0 DDA:inst|test:inst16|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "10.641 ns" { PULSE_WR {} PULSE_WR~combout {} DDA:inst|test:inst14|Equal0~0 {} DDA:inst|test:inst16|dir {} } { 0.000ns 0.000ns 3.926ns 3.600ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns DDA:inst\|test:inst16\|dir 2 REG LC_X4_Y5_N0 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y5_N0; Fanout = 2; REG Node = 'DDA:inst\|test:inst16\|dir'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK DDA:inst|test:inst16|dir } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst16|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst16|dir {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.641 ns" { PULSE_WR DDA:inst|test:inst14|Equal0~0 DDA:inst|test:inst16|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "10.641 ns" { PULSE_WR {} PULSE_WR~combout {} DDA:inst|test:inst14|Equal0~0 {} DDA:inst|test:inst16|dir {} } { 0.000ns 0.000ns 3.926ns 3.600ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK DDA:inst|test:inst16|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} DDA:inst|test:inst16|dir {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Data\[3\] encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\] 19.391 ns register " "Info: tco from clock \"CLK\" to destination pin \"Data\[3\]\" through register \"encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\]\" is 19.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.127 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 93; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -344 -408 -240 -328 "CLK" "" } { -264 168 320 -252 "CLK" "" } { -344 -240 -155 -332 "CLK" "" } { -288 920 1000 -272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] 2 REG LC_X11_Y2_N2 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y2_N2; Fanout = 27; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.152 ns) + CELL(0.918 ns) 9.127 ns encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\] 3 REG LC_X8_Y6_N5 4 " "Info: 3: + IC(4.152 ns) + CELL(0.918 ns) = 9.127 ns; Loc. = LC_X8_Y6_N5; Fanout = 4; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.98 % ) " "Info: Total cell delay = 3.375 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 63.02 % ) " "Info: Total interconnect delay = 5.752 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.127 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.127 ns" { CLK {} CLK~combout {} encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] {} encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.600ns 4.152ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.888 ns + Longest register pin " "Info: + Longest register to pin delay is 9.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\] 1 REG LC_X8_Y6_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N5; Fanout = 4; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.724 ns) + CELL(0.511 ns) 5.235 ns encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[3\]~25 2 COMB LC_X6_Y6_N3 1 " "Info: 2: + IC(4.724 ns) + CELL(0.511 ns) = 5.235 ns; Loc. = LC_X6_Y6_N3; Fanout = 1; COMB Node = 'encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_7bc:auto_generated\|result_node\[3\]~25'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[3]~25 } "NODE_NAME" } } { "db/mux_7bc.tdf" "" { Text "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/db/mux_7bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.331 ns) + CELL(2.322 ns) 9.888 ns Data\[3\] 3 PIN PIN_70 0 " "Info: 3: + IC(2.331 ns) + CELL(2.322 ns) = 9.888 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'Data\[3\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[3]~25 Data[3] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -224 -456 -280 -208 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 28.65 % ) " "Info: Total cell delay = 2.833 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.055 ns ( 71.35 % ) " "Info: Total interconnect delay = 7.055 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.888 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[3]~25 Data[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.888 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[3]~25 {} Data[3] {} } { 0.000ns 4.724ns 2.331ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.127 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.127 ns" { CLK {} CLK~combout {} encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] {} encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.600ns 4.152ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.888 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[3]~25 Data[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.888 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_7bc:auto_generated|result_node[3]~25 {} Data[3] {} } { 0.000ns 4.724ns 2.331ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LSW1 PULSE1 9.841 ns Longest " "Info: Longest tpd from source pin \"LSW1\" to destination pin \"PULSE1\" is 9.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LSW1 1 PIN PIN_2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 3; PIN Node = 'LSW1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSW1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -688 -472 -304 -672 "LSW1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.236 ns) + CELL(0.740 ns) 5.108 ns inst10~0 2 COMB LC_X2_Y4_N1 1 " "Info: 2: + IC(3.236 ns) + CELL(0.740 ns) = 5.108 ns; Loc. = LC_X2_Y4_N1; Fanout = 1; COMB Node = 'inst10~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { LSW1 inst10~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { 168 400 464 216 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(2.322 ns) 9.841 ns PULSE1 3 PIN PIN_17 0 " "Info: 3: + IC(2.411 ns) + CELL(2.322 ns) = 9.841 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'PULSE1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { inst10~0 PULSE1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { 184 584 760 200 "PULSE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.194 ns ( 42.62 % ) " "Info: Total cell delay = 4.194 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.647 ns ( 57.38 % ) " "Info: Total interconnect delay = 5.647 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.841 ns" { LSW1 inst10~0 PULSE1 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.841 ns" { LSW1 {} LSW1~combout {} inst10~0 {} PULSE1 {} } { 0.000ns 0.000ns 3.236ns 2.411ns } { 0.000ns 1.132ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DDA:inst\|74373b:inst13\|19 Data\[7\] NADV 6.432 ns register " "Info: th for register \"DDA:inst\|74373b:inst13\|19\" (data pin = \"Data\[7\]\", clock pin = \"NADV\") is 6.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 11.020 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 11.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'NADV'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -328 -408 -240 -312 "NADV" "" } { -56 -536 -464 -40 "NADV" "" } { -328 -240 -150 -316 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.274 ns) + CELL(0.200 ns) 4.606 ns 74373b:inst5\|16 2 REG LC_X8_Y5_N5 2 " "Info: 2: + IC(3.274 ns) + CELL(0.200 ns) = 4.606 ns; Loc. = LC_X8_Y5_N5; Fanout = 2; REG Node = '74373b:inst5\|16'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { NADV 74373b:inst5|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.511 ns) 5.914 ns DDA:inst\|74138:inst2\|18~1 3 COMB LC_X8_Y5_N8 4 " "Info: 3: + IC(0.797 ns) + CELL(0.511 ns) = 5.914 ns; Loc. = LC_X8_Y5_N8; Fanout = 4; COMB Node = 'DDA:inst\|74138:inst2\|18~1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { 74373b:inst5|16 DDA:inst|74138:inst2|18~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.511 ns) 8.237 ns DDA:inst\|74138:inst2\|18 4 COMB LC_X4_Y5_N5 8 " "Info: 4: + IC(1.812 ns) + CELL(0.511 ns) = 8.237 ns; Loc. = LC_X4_Y5_N5; Fanout = 8; COMB Node = 'DDA:inst\|74138:inst2\|18'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { DDA:inst|74138:inst2|18~1 DDA:inst|74138:inst2|18 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.740 ns) 11.020 ns DDA:inst\|74373b:inst13\|19 5 REG LC_X4_Y5_N1 1 " "Info: 5: + IC(2.043 ns) + CELL(0.740 ns) = 11.020 ns; Loc. = LC_X4_Y5_N1; Fanout = 1; REG Node = 'DDA:inst\|74373b:inst13\|19'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { DDA:inst|74138:inst2|18 DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.094 ns ( 28.08 % ) " "Info: Total cell delay = 3.094 ns ( 28.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.926 ns ( 71.92 % ) " "Info: Total interconnect delay = 7.926 ns ( 71.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.020 ns" { NADV 74373b:inst5|16 DDA:inst|74138:inst2|18~1 DDA:inst|74138:inst2|18 DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.020 ns" { NADV {} NADV~combout {} 74373b:inst5|16 {} DDA:inst|74138:inst2|18~1 {} DDA:inst|74138:inst2|18 {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 3.274ns 0.797ns 1.812ns 2.043ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.588 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[7\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'Data\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/xuat_xung.bdf" { { -224 -456 -280 -208 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns D\[7\] 2 COMB IOC_X7_Y8_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N0; Fanout = 5; COMB Node = 'D\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[7] D[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(0.511 ns) 4.588 ns DDA:inst\|74373b:inst13\|19 3 REG LC_X4_Y5_N1 1 " "Info: 3: + IC(2.945 ns) + CELL(0.511 ns) = 4.588 ns; Loc. = LC_X4_Y5_N1; Fanout = 1; REG Node = 'DDA:inst\|74373b:inst13\|19'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { D[7] DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 35.81 % ) " "Info: Total cell delay = 1.643 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.945 ns ( 64.19 % ) " "Info: Total interconnect delay = 2.945 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { Data[7] D[7] DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { Data[7] {} D[7] {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 2.945ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.020 ns" { NADV 74373b:inst5|16 DDA:inst|74138:inst2|18~1 DDA:inst|74138:inst2|18 DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.020 ns" { NADV {} NADV~combout {} 74373b:inst5|16 {} DDA:inst|74138:inst2|18~1 {} DDA:inst|74138:inst2|18 {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 3.274ns 0.797ns 1.812ns 2.043ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 0.740ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { Data[7] D[7] DDA:inst|74373b:inst13|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { Data[7] {} D[7] {} DDA:inst|74373b:inst13|19 {} } { 0.000ns 0.000ns 2.945ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 42 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 15:43:31 2019 " "Info: Processing ended: Sat Apr 13 15:43:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 15:43:31 2019 " "Info: Processing started: Sat Apr 13 15:43:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "test.vo test_v.sdo C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/simulation/activehdl/ simulation " "Info: Generated files \"test.vo\" and \"test_v.sdo\" in directory \"C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "test.vo test_v.sdo C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/timing/primetime/ timing analysis " "Info: Generated files \"test.vo\" and \"test_v.sdo\" in directory \"C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/timing/primetime/test_pt_v.tcl " "Info: Generated PrimeTime Tcl script file C:/Users/Welcome/Desktop/Code_luanvan/Mycode/CPLDTest/timing/primetime/test_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 15:43:32 2019 " "Info: Processing ended: Sat Apr 13 15:43:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Info: Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
