
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08008868  08008868  00009868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c10  08008c10  0000a1e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008c10  08008c10  00009c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c18  08008c18  0000a1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c18  08008c18  00009c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c1c  08008c1c  00009c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008c20  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e0  2**0
                  CONTENTS
 10 .bss          0000030c  200001e0  200001e0  0000a1e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004ec  200004ec  0000a1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f181  00000000  00000000  0000a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002508  00000000  00000000  00019391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001000  00000000  00000000  0001b8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c78  00000000  00000000  0001c8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c33  00000000  00000000  0001d518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000124cc  00000000  00000000  0004114b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da8b5  00000000  00000000  00053617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012decc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005538  00000000  00000000  0012df10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00133448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008850 	.word	0x08008850

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008850 	.word	0x08008850

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <lcd10usDelay>:
}
#endif /* USE_BUSY_FLAG */

/*!	\brief	Creates delay multiples of 10us. */
static void lcd10usDelay(volatile uint32_t us)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	/* onversion to us */
	us *= MCU_FREQ_VALUE;
 8000f40:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <lcd10usDelay+0x38>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0b      	ldr	r2, [pc, #44]	@ (8000f74 <lcd10usDelay+0x3c>)
 8000f46:	fba2 2303 	umull	r2, r3, r2, r3
 8000f4a:	0c9b      	lsrs	r3, r3, #18
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	fb02 f303 	mul.w	r3, r2, r3
 8000f52:	607b      	str	r3, [r7, #4]
	/* Wait */
	while (us > 0u)
 8000f54:	e002      	b.n	8000f5c <lcd10usDelay+0x24>
	{
		us--;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	607b      	str	r3, [r7, #4]
	while (us > 0u)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d1f9      	bne.n	8000f56 <lcd10usDelay+0x1e>
	}
}
 8000f62:	bf00      	nop
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	2000000c 	.word	0x2000000c
 8000f74:	431bde83 	.word	0x431bde83

08000f78 <lcdStrobe>:

/*!	\brief	Initiate the transfer of data/commands to LCD. */
static void lcdStrobe(void)
{/* Low level function. */
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
	SET(LCD_E_OUT, LCD_E);
 8000f7c:	4b08      	ldr	r3, [pc, #32]	@ (8000fa0 <lcdStrobe+0x28>)
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	4a07      	ldr	r2, [pc, #28]	@ (8000fa0 <lcdStrobe+0x28>)
 8000f82:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f86:	6153      	str	r3, [r2, #20]
	lcd10usDelay(ENABLE_CYCLE_TIME);
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f7ff ffd5 	bl	8000f38 <lcd10usDelay>
	CLR(LCD_E_OUT, LCD_E);	/* Enable strobe */
 8000f8e:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <lcdStrobe+0x28>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	4a03      	ldr	r2, [pc, #12]	@ (8000fa0 <lcdStrobe+0x28>)
 8000f94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000f98:	6153      	str	r3, [r2, #20]
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <lcdHigh>:

/*!	\brief	Send the msb nibble of the data / command to LCD. */
static void lcdHigh(uint8_t data)
{/* Low level function. */
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D7_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	da06      	bge.n	8000fc4 <lcdHigh+0x20>
 8000fb6:	4b24      	ldr	r3, [pc, #144]	@ (8001048 <lcdHigh+0xa4>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	4a23      	ldr	r2, [pc, #140]	@ (8001048 <lcdHigh+0xa4>)
 8000fbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fc0:	6153      	str	r3, [r2, #20]
 8000fc2:	e005      	b.n	8000fd0 <lcdHigh+0x2c>
 8000fc4:	4b20      	ldr	r3, [pc, #128]	@ (8001048 <lcdHigh+0xa4>)
 8000fc6:	695b      	ldr	r3, [r3, #20]
 8000fc8:	4a1f      	ldr	r2, [pc, #124]	@ (8001048 <lcdHigh+0xa4>)
 8000fca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000fce:	6153      	str	r3, [r2, #20]
	if(data & LCD_D6_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d006      	beq.n	8000fe8 <lcdHigh+0x44>
 8000fda:	4b1b      	ldr	r3, [pc, #108]	@ (8001048 <lcdHigh+0xa4>)
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	4a1a      	ldr	r2, [pc, #104]	@ (8001048 <lcdHigh+0xa4>)
 8000fe0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fe4:	6153      	str	r3, [r2, #20]
 8000fe6:	e005      	b.n	8000ff4 <lcdHigh+0x50>
 8000fe8:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <lcdHigh+0xa4>)
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	4a16      	ldr	r2, [pc, #88]	@ (8001048 <lcdHigh+0xa4>)
 8000fee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000ff2:	6153      	str	r3, [r2, #20]
	if(data & LCD_D5_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f003 0320 	and.w	r3, r3, #32
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d006      	beq.n	800100c <lcdHigh+0x68>
 8000ffe:	4b12      	ldr	r3, [pc, #72]	@ (8001048 <lcdHigh+0xa4>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	4a11      	ldr	r2, [pc, #68]	@ (8001048 <lcdHigh+0xa4>)
 8001004:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001008:	6153      	str	r3, [r2, #20]
 800100a:	e005      	b.n	8001018 <lcdHigh+0x74>
 800100c:	4b0e      	ldr	r3, [pc, #56]	@ (8001048 <lcdHigh+0xa4>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	4a0d      	ldr	r2, [pc, #52]	@ (8001048 <lcdHigh+0xa4>)
 8001012:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001016:	6153      	str	r3, [r2, #20]
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	f003 0310 	and.w	r3, r3, #16
 800101e:	2b00      	cmp	r3, #0
 8001020:	d006      	beq.n	8001030 <lcdHigh+0x8c>
 8001022:	4b09      	ldr	r3, [pc, #36]	@ (8001048 <lcdHigh+0xa4>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	4a08      	ldr	r2, [pc, #32]	@ (8001048 <lcdHigh+0xa4>)
 8001028:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800102c:	6153      	str	r3, [r2, #20]
}
 800102e:	e005      	b.n	800103c <lcdHigh+0x98>
	if(data & LCD_D4_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <lcdHigh+0xa4>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4a04      	ldr	r2, [pc, #16]	@ (8001048 <lcdHigh+0xa4>)
 8001036:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800103a:	6153      	str	r3, [r2, #20]
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	40021000 	.word	0x40021000

0800104c <lcdLow>:

/*!	\brief	Send the lsb nibble of the data / command to LCD. */
static void lcdLow(uint8_t data)
{/* Low level function. */
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	if(data & LCD_D3_MASK) SET(LCD_D7_OUT, LCD_D7); else CLR(LCD_D7_OUT, LCD_D7);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	f003 0308 	and.w	r3, r3, #8
 800105c:	2b00      	cmp	r3, #0
 800105e:	d006      	beq.n	800106e <lcdLow+0x22>
 8001060:	4b24      	ldr	r3, [pc, #144]	@ (80010f4 <lcdLow+0xa8>)
 8001062:	695b      	ldr	r3, [r3, #20]
 8001064:	4a23      	ldr	r2, [pc, #140]	@ (80010f4 <lcdLow+0xa8>)
 8001066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800106a:	6153      	str	r3, [r2, #20]
 800106c:	e005      	b.n	800107a <lcdLow+0x2e>
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <lcdLow+0xa8>)
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	4a20      	ldr	r2, [pc, #128]	@ (80010f4 <lcdLow+0xa8>)
 8001074:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001078:	6153      	str	r3, [r2, #20]
	if(data & LCD_D2_MASK) SET(LCD_D6_OUT, LCD_D6); else CLR(LCD_D6_OUT, LCD_D6);
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	2b00      	cmp	r3, #0
 8001082:	d006      	beq.n	8001092 <lcdLow+0x46>
 8001084:	4b1b      	ldr	r3, [pc, #108]	@ (80010f4 <lcdLow+0xa8>)
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	4a1a      	ldr	r2, [pc, #104]	@ (80010f4 <lcdLow+0xa8>)
 800108a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800108e:	6153      	str	r3, [r2, #20]
 8001090:	e005      	b.n	800109e <lcdLow+0x52>
 8001092:	4b18      	ldr	r3, [pc, #96]	@ (80010f4 <lcdLow+0xa8>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	4a17      	ldr	r2, [pc, #92]	@ (80010f4 <lcdLow+0xa8>)
 8001098:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800109c:	6153      	str	r3, [r2, #20]
	if(data & LCD_D1_MASK) SET(LCD_D5_OUT, LCD_D5); else CLR(LCD_D5_OUT, LCD_D5);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	f003 0302 	and.w	r3, r3, #2
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d006      	beq.n	80010b6 <lcdLow+0x6a>
 80010a8:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <lcdLow+0xa8>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <lcdLow+0xa8>)
 80010ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010b2:	6153      	str	r3, [r2, #20]
 80010b4:	e005      	b.n	80010c2 <lcdLow+0x76>
 80010b6:	4b0f      	ldr	r3, [pc, #60]	@ (80010f4 <lcdLow+0xa8>)
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	4a0e      	ldr	r2, [pc, #56]	@ (80010f4 <lcdLow+0xa8>)
 80010bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80010c0:	6153      	str	r3, [r2, #20]
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d006      	beq.n	80010da <lcdLow+0x8e>
 80010cc:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <lcdLow+0xa8>)
 80010ce:	695b      	ldr	r3, [r3, #20]
 80010d0:	4a08      	ldr	r2, [pc, #32]	@ (80010f4 <lcdLow+0xa8>)
 80010d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010d6:	6153      	str	r3, [r2, #20]
}
 80010d8:	e005      	b.n	80010e6 <lcdLow+0x9a>
	if(data & LCD_D0_MASK) SET(LCD_D4_OUT, LCD_D4); else CLR(LCD_D4_OUT, LCD_D4);
 80010da:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <lcdLow+0xa8>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	4a05      	ldr	r2, [pc, #20]	@ (80010f4 <lcdLow+0xa8>)
 80010e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010e4:	6153      	str	r3, [r2, #20]
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	40021000 	.word	0x40021000

080010f8 <lcdWrite>:

/*!	\brief	Send data/commands to the display. */
static void lcdWrite(uint8_t data)
{/* Low level function. */
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(data);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ff4d 	bl	8000fa4 <lcdHigh>
	lcdStrobe();
 800110a:	f7ff ff35 	bl	8000f78 <lcdStrobe>
	lcdLow(data);
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff9b 	bl	800104c <lcdLow>
	lcdStrobe();
 8001116:	f7ff ff2f 	bl	8000f78 <lcdStrobe>

	/* The busy flag must be checked after the 4-bit data has been transferred twice. */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(BUSY_CYCLE_TIME);
 800111a:	2005      	movs	r0, #5
 800111c:	f7ff ff0c 	bl	8000f38 <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <lcdConfig>:

/*!	\brief	Initializing by instruction. 4-bit interface initialization. */
static void lcdConfig(uint8_t param)
{/* Low level function. */
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
	/* Send commands to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8001132:	4b10      	ldr	r3, [pc, #64]	@ (8001174 <lcdConfig+0x4c>)
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	4a0f      	ldr	r2, [pc, #60]	@ (8001174 <lcdConfig+0x4c>)
 8001138:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800113c:	6153      	str	r3, [r2, #20]
#if (USE_BUSY_FLAG)
	/* Write data/commands to LCD. */
	CLR(LCD_RW_OUT, LCD_RW);
#endif /* USE_BUSY_FLAG */

	lcdHigh(param);
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff2f 	bl	8000fa4 <lcdHigh>
	lcdStrobe();		// Change 8-bit interface to 4-bit interface
 8001146:	f7ff ff17 	bl	8000f78 <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 800114a:	2005      	movs	r0, #5
 800114c:	f7ff fef4 	bl	8000f38 <lcd10usDelay>
	lcdStrobe();		/* DB7 to DB4 of the "Function set" instruction is written twice. */
 8001150:	f7ff ff12 	bl	8000f78 <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 8001154:	2005      	movs	r0, #5
 8001156:	f7ff feef 	bl	8000f38 <lcd10usDelay>
	lcdLow(param);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff75 	bl	800104c <lcdLow>
	lcdStrobe();		// 4-bit, two lines, 5x8 pixel
 8001162:	f7ff ff09 	bl	8000f78 <lcdStrobe>
	lcd10usDelay(BUSY_CYCLE_TIME);
 8001166:	2005      	movs	r0, #5
 8001168:	f7ff fee6 	bl	8000f38 <lcd10usDelay>
	/* Note: The number of display lines and character font cannot be changed after this point. */
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40021000 	.word	0x40021000

08001178 <lcdClrScr>:
 * 				and returns the display to its original status if it was shifted.
 * 				In other words, the display disappears and the cursor
 * 				or blinking goes to the left edge of the display (in the first line if 2 lines are displayed).
 * 				It also sets I/D to 1 (increment mode) in entry mode (S of entry mode does not change). */
void lcdClrScr(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 800117c:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <lcdClrScr+0x20>)
 800117e:	695b      	ldr	r3, [r3, #20]
 8001180:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <lcdClrScr+0x20>)
 8001182:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001186:	6153      	str	r3, [r2, #20]
	/* Clear screen */
	lcdWrite(0x01u);
 8001188:	2001      	movs	r0, #1
 800118a:	f7ff ffb5 	bl	80010f8 <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(CLRSCR_CYCLE_TIME);
 800118e:	20c8      	movs	r0, #200	@ 0xc8
 8001190:	f7ff fed2 	bl	8000f38 <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40021000 	.word	0x40021000

0800119c <lcdReturn>:
 * 				and returns the display to its original status if it was shifted.
 * 				The DDRAM contents do not change.
 * 				The cursor or blinking go to the left edge of the display
 * 				(in the first line if 2 lines are displayed). */
void lcdReturn(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <lcdReturn+0x20>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	4a05      	ldr	r2, [pc, #20]	@ (80011bc <lcdReturn+0x20>)
 80011a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011aa:	6153      	str	r3, [r2, #20]
	/* Return home */
	lcdWrite(0x02u);
 80011ac:	2002      	movs	r0, #2
 80011ae:	f7ff ffa3 	bl	80010f8 <lcdWrite>
	/* Busy delay */
#if (USE_BUSY_FLAG)
	lcd_busy_delay();
#else
	lcd10usDelay(RETHOME_CYCLE_TIME);
 80011b2:	20c8      	movs	r0, #200	@ 0xc8
 80011b4:	f7ff fec0 	bl	8000f38 <lcd10usDelay>
#endif /* USE_BUSY_FLAG */
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021000 	.word	0x40021000

080011c0 <cursorShift>:
 * 				without writing or reading display data.
 * 				This function is used to correct or search the display.
 * 				In a 2-line display, the cursor moves to the second line
 * 				when it passes the 40th digit of the first line. */
void cursorShift(uint8_t direction)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80011ca:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <cursorShift+0x3c>)
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <cursorShift+0x3c>)
 80011d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011d4:	6153      	str	r3, [r2, #20]
	/* Shift cursor */
	switch (direction)
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2b3c      	cmp	r3, #60	@ 0x3c
 80011da:	d002      	beq.n	80011e2 <cursorShift+0x22>
 80011dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80011de:	d004      	beq.n	80011ea <cursorShift+0x2a>
			lcdWrite(0x14u);
			break;

		default:
			/* Ignore this command */
			break;
 80011e0:	e007      	b.n	80011f2 <cursorShift+0x32>
			lcdWrite(0x10u);
 80011e2:	2010      	movs	r0, #16
 80011e4:	f7ff ff88 	bl	80010f8 <lcdWrite>
			break;
 80011e8:	e003      	b.n	80011f2 <cursorShift+0x32>
			lcdWrite(0x14u);
 80011ea:	2014      	movs	r0, #20
 80011ec:	f7ff ff84 	bl	80010f8 <lcdWrite>
			break;
 80011f0:	bf00      	nop
	}
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <lcdGoto>:

/*!	\details	Go to the specified (DDRAM/CGRAM) memory address.*/
void lcdGoto(uint8_t line, uint8_t address)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	460a      	mov	r2, r1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	71bb      	strb	r3, [r7, #6]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 8001210:	4b22      	ldr	r3, [pc, #136]	@ (800129c <lcdGoto+0x9c>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	4a21      	ldr	r2, [pc, #132]	@ (800129c <lcdGoto+0x9c>)
 8001216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800121a:	6153      	str	r3, [r2, #20]
	/* Set DDRAM/CGRAM address. */
	switch (line)
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	3b01      	subs	r3, #1
 8001220:	2b04      	cmp	r3, #4
 8001222:	d835      	bhi.n	8001290 <lcdGoto+0x90>
 8001224:	a201      	add	r2, pc, #4	@ (adr r2, 800122c <lcdGoto+0x2c>)
 8001226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800122a:	bf00      	nop
 800122c:	08001241 	.word	0x08001241
 8001230:	08001251 	.word	0x08001251
 8001234:	08001261 	.word	0x08001261
 8001238:	08001271 	.word	0x08001271
 800123c:	08001281 	.word	0x08001281
	{
		/* Set DDRAM address. */
		case LCD_1st_LINE: lcdWrite(0x80u | START_ADDRESS_1st_LINE | address); break;
 8001240:	79bb      	ldrb	r3, [r7, #6]
 8001242:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ff55 	bl	80010f8 <lcdWrite>
 800124e:	e020      	b.n	8001292 <lcdGoto+0x92>
		case LCD_2nd_LINE: lcdWrite(0x80u | START_ADDRESS_2nd_LINE | address); break;
 8001250:	79bb      	ldrb	r3, [r7, #6]
 8001252:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001256:	b2db      	uxtb	r3, r3
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff4d 	bl	80010f8 <lcdWrite>
 800125e:	e018      	b.n	8001292 <lcdGoto+0x92>
		case LCD_3rd_LINE: lcdWrite(0x80u | START_ADDRESS_3rd_LINE | address); break;
 8001260:	79bb      	ldrb	r3, [r7, #6]
 8001262:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ff45 	bl	80010f8 <lcdWrite>
 800126e:	e010      	b.n	8001292 <lcdGoto+0x92>
		case LCD_4th_LINE: lcdWrite(0x80u | START_ADDRESS_4th_LINE | address); break;
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff3d 	bl	80010f8 <lcdWrite>
 800127e:	e008      	b.n	8001292 <lcdGoto+0x92>
		/* Set CGRAM address. */
		case CGRAM : lcdWrite(0x40u | address); break;
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff35 	bl	80010f8 <lcdWrite>
 800128e:	e000      	b.n	8001292 <lcdGoto+0x92>

		default:
			/* Ignore this command */
			break;
 8001290:	bf00      	nop
	}
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000

080012a0 <lcdSetMode>:

/*!	\details	Change LCD settings. */
void lcdSetMode(uint8_t param)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
	/* Send a command to LCD. */
	CLR(LCD_RS_OUT, LCD_RS);
 80012aa:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <lcdSetMode+0x28>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <lcdSetMode+0x28>)
 80012b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012b4:	6153      	str	r3, [r2, #20]
	lcdWrite(param);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff1d 	bl	80010f8 <lcdWrite>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000

080012cc <lcdPutc>:

/*!	\details	Write a single char to the current memory space (DDRAM/CGRAM). */
void lcdPutc(uint8_t data)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
	/* Send data to LCD. */
	SET(LCD_RS_OUT, LCD_RS);
 80012d6:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <lcdPutc+0x2c>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	4a07      	ldr	r2, [pc, #28]	@ (80012f8 <lcdPutc+0x2c>)
 80012dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012e0:	6153      	str	r3, [r2, #20]
	lcdWrite(data);
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff07 	bl	80010f8 <lcdWrite>
	/* Note:
	 * After execution of the CGRAM/DDRAM data write/read instruction, the RAM address counter is incremented
	 * or decremented by 1. The RAM address counter is updated after the busy flag turns off.
	 * tADD is the time elapsed after the busy flag turns off until the address counter is updated. */
	lcd10usDelay(AC_UPDATE_TIME);	/* Update RAM address counter delay. */
 80012ea:	2001      	movs	r0, #1
 80012ec:	f7ff fe24 	bl	8000f38 <lcd10usDelay>
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40021000 	.word	0x40021000

080012fc <lcdPuts>:

/*!	\details	Writes ANSI-C string to LCD (DDRAM memory space). */
//void lcdPuts(const uint8_t *str)
void lcdPuts(const char *str)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	/* Send a ANSI-C string to LCD. */
	while ('\0' != *str)
 8001304:	e028      	b.n	8001358 <lcdPuts+0x5c>
	{
#if ( USE_FORMATTED_OUTPUT )
		if(('\n' == *str))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b0a      	cmp	r3, #10
 800130c:	d104      	bne.n	8001318 <lcdPuts+0x1c>
		{/*New line */
			lcdGoto(LCD_2nd_LINE, 0u);
 800130e:	2100      	movs	r1, #0
 8001310:	2002      	movs	r0, #2
 8001312:	f7ff ff75 	bl	8001200 <lcdGoto>
 8001316:	e01c      	b.n	8001352 <lcdPuts+0x56>
		}
		else if(('\r' == *str))
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b0d      	cmp	r3, #13
 800131e:	d102      	bne.n	8001326 <lcdPuts+0x2a>
		{/* Return home */
			lcdReturn();
 8001320:	f7ff ff3c 	bl	800119c <lcdReturn>
 8001324:	e015      	b.n	8001352 <lcdPuts+0x56>
		}
		else if(('\t' == *str))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b09      	cmp	r3, #9
 800132c:	d10c      	bne.n	8001348 <lcdPuts+0x4c>
		{/* Tab space */
			uint8_t i;

			for(i=0u; i<TAB_SPACE; i++)
 800132e:	2300      	movs	r3, #0
 8001330:	73fb      	strb	r3, [r7, #15]
 8001332:	e005      	b.n	8001340 <lcdPuts+0x44>
			{/* Shift cursor to the right. */
				cursorShift(RIGHT);
 8001334:	203e      	movs	r0, #62	@ 0x3e
 8001336:	f7ff ff43 	bl	80011c0 <cursorShift>
			for(i=0u; i<TAB_SPACE; i++)
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	3301      	adds	r3, #1
 800133e:	73fb      	strb	r3, [r7, #15]
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b03      	cmp	r3, #3
 8001344:	d9f6      	bls.n	8001334 <lcdPuts+0x38>
 8001346:	e004      	b.n	8001352 <lcdPuts+0x56>
		}
		else
#endif
		{
			/* Display a symbol. */
			lcdPutc(*str);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ffbd 	bl	80012cc <lcdPutc>
		}
		/* Get the next symbol. */
		str++;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3301      	adds	r3, #1
 8001356:	607b      	str	r3, [r7, #4]
	while ('\0' != *str)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1d2      	bne.n	8001306 <lcdPuts+0xa>
	}
}
 8001360:	bf00      	nop
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <lcdLoadChar>:

/*!	\details	Load the user-defined symbol into the CGRAM memory. */
void lcdLoadChar(uint8_t* vector, uint8_t position)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	460b      	mov	r3, r1
 8001374:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	/* Go to the CGRAM memory space: 0 to 7 */
	lcdGoto(CGRAM, (position * FONT_HEIGHT));
 8001376:	78fb      	ldrb	r3, [r7, #3]
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	4619      	mov	r1, r3
 800137e:	2005      	movs	r0, #5
 8001380:	f7ff ff3e 	bl	8001200 <lcdGoto>

	for(i = 0u; i < FONT_HEIGHT; i++)
 8001384:	2300      	movs	r3, #0
 8001386:	73fb      	strb	r3, [r7, #15]
 8001388:	e009      	b.n	800139e <lcdLoadChar+0x34>
	{/* Load one row of pixels into the CGRAM register. */
		lcdPutc(vector[i]);
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	4413      	add	r3, r2
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ff9a 	bl	80012cc <lcdPutc>
	for(i = 0u; i < FONT_HEIGHT; i++)
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	3301      	adds	r3, #1
 800139c:	73fb      	strb	r3, [r7, #15]
 800139e:	7bfb      	ldrb	r3, [r7, #15]
 80013a0:	2b07      	cmp	r3, #7
 80013a2:	d9f2      	bls.n	800138a <lcdLoadChar+0x20>
	}

	/* Return to the DDRAM memory space. */
	lcdGoto(LCD_1st_LINE, 0u);
 80013a4:	2100      	movs	r1, #0
 80013a6:	2001      	movs	r0, #1
 80013a8:	f7ff ff2a 	bl	8001200 <lcdGoto>
}
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <lcdInit>:
#endif

/*!	\brief	Initialize the LCD.
 * 	\note	This library use the 4-bit interface. */
void lcdInit(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	/* GPIO initialization. */
	setAllPinsAsOutputs();
 80013b8:	f000 f81d 	bl	80013f6 <lcdGpioInit>
	/* LCD initialization. */
	lcdWrite(0x30);
 80013bc:	2030      	movs	r0, #48	@ 0x30
 80013be:	f7ff fe9b 	bl	80010f8 <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 80013c2:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80013c6:	f7ff fdb7 	bl	8000f38 <lcd10usDelay>
	lcdWrite(0x30);
 80013ca:	2030      	movs	r0, #48	@ 0x30
 80013cc:	f7ff fe94 	bl	80010f8 <lcdWrite>
	lcd10usDelay(INIT_CYCLE_TIME);
 80013d0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80013d4:	f7ff fdb0 	bl	8000f38 <lcd10usDelay>
	lcdConfig(DEFAULT_DISPLAY_CONFIG);
 80013d8:	2028      	movs	r0, #40	@ 0x28
 80013da:	f7ff fea5 	bl	8001128 <lcdConfig>
	lcdSetMode(DEFAULT_VIEW_MODE);
 80013de:	200c      	movs	r0, #12
 80013e0:	f7ff ff5e 	bl	80012a0 <lcdSetMode>
	lcdSetMode(DEFAULT_ENTRY_MODE);
 80013e4:	2006      	movs	r0, #6
 80013e6:	f7ff ff5b 	bl	80012a0 <lcdSetMode>
	lcdClrScr();
 80013ea:	f7ff fec5 	bl	8001178 <lcdClrScr>
	lcdReturn();
 80013ee:	f7ff fed5 	bl	800119c <lcdReturn>
	#if (USE_PROGRESS_BAR)
		lcdInitBar();
	#endif
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <lcdGpioInit>:

void lcdGpioInit(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0
  	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  	 HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
	 */
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b088      	sub	sp, #32
 8001408:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140a:	f001 f817 	bl	800243c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140e:	f000 f8bf 	bl	8001590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001412:	f000 fa91 	bl	8001938 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001416:	f000 f9bd 	bl	8001794 <MX_I2C1_Init>
  MX_ADC1_Init();
 800141a:	f000 f917 	bl	800164c <MX_ADC1_Init>
  MX_TIM4_Init();
 800141e:	f000 fa3d 	bl	800189c <MX_TIM4_Init>
  MX_ADC2_Init();
 8001422:	f000 f965 	bl	80016f0 <MX_ADC2_Init>
  MX_TIM1_Init();
 8001426:	f000 f9e3 	bl	80017f0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  // temperature-humidity sensor
  SHT2x_Init(&hi2c1);
 800142a:	484f      	ldr	r0, [pc, #316]	@ (8001568 <main+0x164>)
 800142c:	f000 fc30 	bl	8001c90 <SHT2x_Init>
  SHT2x_SetResolution(RES_14_12);
 8001430:	2000      	movs	r0, #0
 8001432:	f000 fd2b 	bl	8001e8c <SHT2x_SetResolution>
  SHT2x_SoftReset();
 8001436:	f000 fc3b 	bl	8001cb0 <SHT2x_SoftReset>
  // LCD display
  lcdInit();
 800143a:	f7ff ffbb 	bl	80013b4 <lcdInit>
  // load degree symbol
  lcdLoadChar(deg_sym,6);
 800143e:	2106      	movs	r1, #6
 8001440:	484a      	ldr	r0, [pc, #296]	@ (800156c <main+0x168>)
 8001442:	f7ff ff92 	bl	800136a <lcdLoadChar>
  //HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);




  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8001446:	2104      	movs	r1, #4
 8001448:	4849      	ldr	r0, [pc, #292]	@ (8001570 <main+0x16c>)
 800144a:	f003 fcad 	bl	8004da8 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_ADC_Start_IT(&hadc1);
 800144e:	4849      	ldr	r0, [pc, #292]	@ (8001574 <main+0x170>)
 8001450:	f001 f8ce 	bl	80025f0 <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc2);
 8001454:	4848      	ldr	r0, [pc, #288]	@ (8001578 <main+0x174>)
 8001456:	f001 f8cb 	bl	80025f0 <HAL_ADC_Start_IT>
  while (1)
  {
	  uint32_t adcValue;
	  //htim3->CCR1 = 0; // blue
	  //htim3->CCR2 = 0;
	  TIM3->CCR3 = 10;
 800145a:	4b48      	ldr	r3, [pc, #288]	@ (800157c <main+0x178>)
 800145c:	220a      	movs	r2, #10
 800145e:	63da      	str	r2, [r3, #60]	@ 0x3c
	          adc1Flag = 0;
	          HAL_ADC_Start_IT(&hadc1);

	    	  }
	    	  */
	    if (adc2Flag) {
 8001460:	4b47      	ldr	r3, [pc, #284]	@ (8001580 <main+0x17c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d069      	beq.n	800153c <main+0x138>
	  	  adcValue = HAL_ADC_GetValue(&hadc2);
 8001468:	4843      	ldr	r0, [pc, #268]	@ (8001578 <main+0x174>)
 800146a:	f001 faaf 	bl	80029cc <HAL_ADC_GetValue>
 800146e:	61b8      	str	r0, [r7, #24]

	  	  int distance;

	  	  if (adcValue >= 2900) {distance=20;}
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	f640 3253 	movw	r2, #2899	@ 0xb53
 8001476:	4293      	cmp	r3, r2
 8001478:	d902      	bls.n	8001480 <main+0x7c>
 800147a:	2314      	movs	r3, #20
 800147c:	61fb      	str	r3, [r7, #28]
 800147e:	e04a      	b.n	8001516 <main+0x112>
	  	  else if (adcValue >= 2300) {distance=30;}
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	f640 02fb 	movw	r2, #2299	@ 0x8fb
 8001486:	4293      	cmp	r3, r2
 8001488:	d902      	bls.n	8001490 <main+0x8c>
 800148a:	231e      	movs	r3, #30
 800148c:	61fb      	str	r3, [r7, #28]
 800148e:	e042      	b.n	8001516 <main+0x112>
			else if (adcValue >= 1700) {distance=40;}
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001496:	4293      	cmp	r3, r2
 8001498:	d902      	bls.n	80014a0 <main+0x9c>
 800149a:	2328      	movs	r3, #40	@ 0x28
 800149c:	61fb      	str	r3, [r7, #28]
 800149e:	e03a      	b.n	8001516 <main+0x112>
			else if (adcValue >= 1400) {distance=50;}
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80014a6:	d302      	bcc.n	80014ae <main+0xaa>
 80014a8:	2332      	movs	r3, #50	@ 0x32
 80014aa:	61fb      	str	r3, [r7, #28]
 80014ac:	e033      	b.n	8001516 <main+0x112>
			else if (adcValue >= 1100) {distance=60;}
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	f240 424b 	movw	r2, #1099	@ 0x44b
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d902      	bls.n	80014be <main+0xba>
 80014b8:	233c      	movs	r3, #60	@ 0x3c
 80014ba:	61fb      	str	r3, [r7, #28]
 80014bc:	e02b      	b.n	8001516 <main+0x112>
			else if (adcValue >= 1000) {distance=70;}
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014c4:	d302      	bcc.n	80014cc <main+0xc8>
 80014c6:	2346      	movs	r3, #70	@ 0x46
 80014c8:	61fb      	str	r3, [r7, #28]
 80014ca:	e024      	b.n	8001516 <main+0x112>
			else if (adcValue >= 840) {distance=80;}
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	f5b3 7f52 	cmp.w	r3, #840	@ 0x348
 80014d2:	d302      	bcc.n	80014da <main+0xd6>
 80014d4:	2350      	movs	r3, #80	@ 0x50
 80014d6:	61fb      	str	r3, [r7, #28]
 80014d8:	e01d      	b.n	8001516 <main+0x112>
			else if (adcValue >= 750) {distance=90;}
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	f240 22ed 	movw	r2, #749	@ 0x2ed
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d902      	bls.n	80014ea <main+0xe6>
 80014e4:	235a      	movs	r3, #90	@ 0x5a
 80014e6:	61fb      	str	r3, [r7, #28]
 80014e8:	e015      	b.n	8001516 <main+0x112>
			else if (adcValue >= 650) {distance=100;}
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	f240 2289 	movw	r2, #649	@ 0x289
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d902      	bls.n	80014fa <main+0xf6>
 80014f4:	2364      	movs	r3, #100	@ 0x64
 80014f6:	61fb      	str	r3, [r7, #28]
 80014f8:	e00d      	b.n	8001516 <main+0x112>
			else if (adcValue >= 600) {distance=110;}
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8001500:	d302      	bcc.n	8001508 <main+0x104>
 8001502:	236e      	movs	r3, #110	@ 0x6e
 8001504:	61fb      	str	r3, [r7, #28]
 8001506:	e006      	b.n	8001516 <main+0x112>
			else if (adcValue >= 530) {distance=120;}
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	f240 2211 	movw	r2, #529	@ 0x211
 800150e:	4293      	cmp	r3, r2
 8001510:	d901      	bls.n	8001516 <main+0x112>
 8001512:	2378      	movs	r3, #120	@ 0x78
 8001514:	61fb      	str	r3, [r7, #28]



	  	  //lcdClrScr();
	  	  char firstDist[16];
	  	sprintf(firstDist, "d1 = %d cm", distance);
 8001516:	463b      	mov	r3, r7
 8001518:	69fa      	ldr	r2, [r7, #28]
 800151a:	491a      	ldr	r1, [pc, #104]	@ (8001584 <main+0x180>)
 800151c:	4618      	mov	r0, r3
 800151e:	f005 f86b 	bl	80065f8 <siprintf>

	  	  lcdPuts(firstDist);
 8001522:	463b      	mov	r3, r7
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fee9 	bl	80012fc <lcdPuts>
	  	lcdPuts(distanceOut);
 800152a:	4817      	ldr	r0, [pc, #92]	@ (8001588 <main+0x184>)
 800152c:	f7ff fee6 	bl	80012fc <lcdPuts>
	  	  adc2Flag = 0;
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <main+0x17c>)
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
	  	  HAL_ADC_Start_IT(&hadc2);
 8001536:	4810      	ldr	r0, [pc, #64]	@ (8001578 <main+0x174>)
 8001538:	f001 f85a 	bl	80025f0 <HAL_ADC_Start_IT>

	    }


	  float cel = SHT2x_GetTemperature(1);
 800153c:	2001      	movs	r0, #1
 800153e:	f000 fc1f 	bl	8001d80 <SHT2x_GetTemperature>
 8001542:	ed87 0a05 	vstr	s0, [r7, #20]
	  float rh = SHT2x_GetRelativeHumidity(1);
 8001546:	2001      	movs	r0, #1
 8001548:	f000 fc60 	bl	8001e0c <SHT2x_GetRelativeHumidity>
 800154c:	ed87 0a04 	vstr	s0, [r7, #16]
//	  lcdPuts("C\n");
//	  lcdPuts("Hum : ");
//	  lcdFtos(rh, 3);
//	  lcdPuts(" %");

	  HCSR04_Trigger(GPIOA, GPIO_PIN_1);
 8001550:	2102      	movs	r1, #2
 8001552:	480e      	ldr	r0, [pc, #56]	@ (800158c <main+0x188>)
 8001554:	f000 faf6 	bl	8001b44 <HCSR04_Trigger>
	  HAL_Delay(1000);
 8001558:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800155c:	f000 ffe0 	bl	8002520 <HAL_Delay>
	  lcdClrScr();
 8001560:	f7ff fe0a 	bl	8001178 <lcdClrScr>
  {
 8001564:	e779      	b.n	800145a <main+0x56>
 8001566:	bf00      	nop
 8001568:	2000028c 	.word	0x2000028c
 800156c:	20000004 	.word	0x20000004
 8001570:	200002e0 	.word	0x200002e0
 8001574:	200001fc 	.word	0x200001fc
 8001578:	20000244 	.word	0x20000244
 800157c:	40000400 	.word	0x40000400
 8001580:	20000390 	.word	0x20000390
 8001584:	08008868 	.word	0x08008868
 8001588:	2000037c 	.word	0x2000037c
 800158c:	40020000 	.word	0x40020000

08001590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b094      	sub	sp, #80	@ 0x50
 8001594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001596:	f107 0320 	add.w	r3, r7, #32
 800159a:	2230      	movs	r2, #48	@ 0x30
 800159c:	2100      	movs	r1, #0
 800159e:	4618      	mov	r0, r3
 80015a0:	f005 f88d 	bl	80066be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b4:	2300      	movs	r3, #0
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <SystemClock_Config+0xb4>)
 80015ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015bc:	4a21      	ldr	r2, [pc, #132]	@ (8001644 <SystemClock_Config+0xb4>)
 80015be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <SystemClock_Config+0xb4>)
 80015c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015cc:	60bb      	str	r3, [r7, #8]
 80015ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015d0:	2300      	movs	r3, #0
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001648 <SystemClock_Config+0xb8>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001648 <SystemClock_Config+0xb8>)
 80015da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	4b19      	ldr	r3, [pc, #100]	@ (8001648 <SystemClock_Config+0xb8>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e8:	607b      	str	r3, [r7, #4]
 80015ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015ec:	2302      	movs	r3, #2
 80015ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015f0:	2301      	movs	r3, #1
 80015f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015f4:	2310      	movs	r3, #16
 80015f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015f8:	2300      	movs	r3, #0
 80015fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015fc:	f107 0320 	add.w	r3, r7, #32
 8001600:	4618      	mov	r0, r3
 8001602:	f002 feef 	bl	80043e4 <HAL_RCC_OscConfig>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800160c:	f000 fb3a 	bl	8001c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001610:	230f      	movs	r3, #15
 8001612:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800161c:	2300      	movs	r3, #0
 800161e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001624:	f107 030c 	add.w	r3, r7, #12
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f003 f952 	bl	80048d4 <HAL_RCC_ClockConfig>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001636:	f000 fb25 	bl	8001c84 <Error_Handler>
  }
}
 800163a:	bf00      	nop
 800163c:	3750      	adds	r7, #80	@ 0x50
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40007000 	.word	0x40007000

0800164c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001652:	463b      	mov	r3, r7
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800165e:	4b21      	ldr	r3, [pc, #132]	@ (80016e4 <MX_ADC1_Init+0x98>)
 8001660:	4a21      	ldr	r2, [pc, #132]	@ (80016e8 <MX_ADC1_Init+0x9c>)
 8001662:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001664:	4b1f      	ldr	r3, [pc, #124]	@ (80016e4 <MX_ADC1_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800166a:	4b1e      	ldr	r3, [pc, #120]	@ (80016e4 <MX_ADC1_Init+0x98>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001670:	4b1c      	ldr	r3, [pc, #112]	@ (80016e4 <MX_ADC1_Init+0x98>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001676:	4b1b      	ldr	r3, [pc, #108]	@ (80016e4 <MX_ADC1_Init+0x98>)
 8001678:	2200      	movs	r2, #0
 800167a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800167c:	4b19      	ldr	r3, [pc, #100]	@ (80016e4 <MX_ADC1_Init+0x98>)
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001684:	4b17      	ldr	r3, [pc, #92]	@ (80016e4 <MX_ADC1_Init+0x98>)
 8001686:	2200      	movs	r2, #0
 8001688:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800168a:	4b16      	ldr	r3, [pc, #88]	@ (80016e4 <MX_ADC1_Init+0x98>)
 800168c:	4a17      	ldr	r2, [pc, #92]	@ (80016ec <MX_ADC1_Init+0xa0>)
 800168e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001690:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <MX_ADC1_Init+0x98>)
 8001692:	2200      	movs	r2, #0
 8001694:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001696:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <MX_ADC1_Init+0x98>)
 8001698:	2201      	movs	r2, #1
 800169a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800169c:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <MX_ADC1_Init+0x98>)
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016a4:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <MX_ADC1_Init+0x98>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016aa:	480e      	ldr	r0, [pc, #56]	@ (80016e4 <MX_ADC1_Init+0x98>)
 80016ac:	f000 ff5c 	bl	8002568 <HAL_ADC_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80016b6:	f000 fae5 	bl	8001c84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80016ba:	2303      	movs	r3, #3
 80016bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016be:	2301      	movs	r3, #1
 80016c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016c2:	2307      	movs	r3, #7
 80016c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016c6:	463b      	mov	r3, r7
 80016c8:	4619      	mov	r1, r3
 80016ca:	4806      	ldr	r0, [pc, #24]	@ (80016e4 <MX_ADC1_Init+0x98>)
 80016cc:	f001 f9a0 	bl	8002a10 <HAL_ADC_ConfigChannel>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80016d6:	f000 fad5 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200001fc 	.word	0x200001fc
 80016e8:	40012000 	.word	0x40012000
 80016ec:	0f000001 	.word	0x0f000001

080016f0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016f6:	463b      	mov	r3, r7
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001702:	4b21      	ldr	r3, [pc, #132]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001704:	4a21      	ldr	r2, [pc, #132]	@ (800178c <MX_ADC2_Init+0x9c>)
 8001706:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001708:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <MX_ADC2_Init+0x98>)
 800170a:	2200      	movs	r2, #0
 800170c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800170e:	4b1e      	ldr	r3, [pc, #120]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001714:	4b1c      	ldr	r3, [pc, #112]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001716:	2200      	movs	r2, #0
 8001718:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800171a:	4b1b      	ldr	r3, [pc, #108]	@ (8001788 <MX_ADC2_Init+0x98>)
 800171c:	2200      	movs	r2, #0
 800171e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001720:	4b19      	ldr	r3, [pc, #100]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001728:	4b17      	ldr	r3, [pc, #92]	@ (8001788 <MX_ADC2_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800172e:	4b16      	ldr	r3, [pc, #88]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001730:	4a17      	ldr	r2, [pc, #92]	@ (8001790 <MX_ADC2_Init+0xa0>)
 8001732:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001734:	4b14      	ldr	r3, [pc, #80]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001736:	2200      	movs	r2, #0
 8001738:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800173a:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <MX_ADC2_Init+0x98>)
 800173c:	2201      	movs	r2, #1
 800173e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001740:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001742:	2200      	movs	r2, #0
 8001744:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001748:	4b0f      	ldr	r3, [pc, #60]	@ (8001788 <MX_ADC2_Init+0x98>)
 800174a:	2201      	movs	r2, #1
 800174c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800174e:	480e      	ldr	r0, [pc, #56]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001750:	f000 ff0a 	bl	8002568 <HAL_ADC_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800175a:	f000 fa93 	bl	8001c84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800175e:	2300      	movs	r3, #0
 8001760:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001762:	2301      	movs	r3, #1
 8001764:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001766:	2307      	movs	r3, #7
 8001768:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800176a:	463b      	mov	r3, r7
 800176c:	4619      	mov	r1, r3
 800176e:	4806      	ldr	r0, [pc, #24]	@ (8001788 <MX_ADC2_Init+0x98>)
 8001770:	f001 f94e 	bl	8002a10 <HAL_ADC_ConfigChannel>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800177a:	f000 fa83 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000244 	.word	0x20000244
 800178c:	40012100 	.word	0x40012100
 8001790:	0f000001 	.word	0x0f000001

08001794 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001798:	4b12      	ldr	r3, [pc, #72]	@ (80017e4 <MX_I2C1_Init+0x50>)
 800179a:	4a13      	ldr	r2, [pc, #76]	@ (80017e8 <MX_I2C1_Init+0x54>)
 800179c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800179e:	4b11      	ldr	r3, [pc, #68]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017a0:	4a12      	ldr	r2, [pc, #72]	@ (80017ec <MX_I2C1_Init+0x58>)
 80017a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017a4:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017b0:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017b8:	4b0a      	ldr	r3, [pc, #40]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017be:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017c4:	4b07      	ldr	r3, [pc, #28]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017d0:	4804      	ldr	r0, [pc, #16]	@ (80017e4 <MX_I2C1_Init+0x50>)
 80017d2:	f001 fe0d 	bl	80033f0 <HAL_I2C_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017dc:	f000 fa52 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000028c 	.word	0x2000028c
 80017e8:	40005400 	.word	0x40005400
 80017ec:	000186a0 	.word	0x000186a0

080017f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f6:	f107 0310 	add.w	r3, r7, #16
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001800:	463b      	mov	r3, r7
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800180c:	4b21      	ldr	r3, [pc, #132]	@ (8001894 <MX_TIM1_Init+0xa4>)
 800180e:	4a22      	ldr	r2, [pc, #136]	@ (8001898 <MX_TIM1_Init+0xa8>)
 8001810:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001812:	4b20      	ldr	r3, [pc, #128]	@ (8001894 <MX_TIM1_Init+0xa4>)
 8001814:	220f      	movs	r2, #15
 8001816:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001818:	4b1e      	ldr	r3, [pc, #120]	@ (8001894 <MX_TIM1_Init+0xa4>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800181e:	4b1d      	ldr	r3, [pc, #116]	@ (8001894 <MX_TIM1_Init+0xa4>)
 8001820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001824:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	4b1b      	ldr	r3, [pc, #108]	@ (8001894 <MX_TIM1_Init+0xa4>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800182c:	4b19      	ldr	r3, [pc, #100]	@ (8001894 <MX_TIM1_Init+0xa4>)
 800182e:	2200      	movs	r2, #0
 8001830:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001832:	4b18      	ldr	r3, [pc, #96]	@ (8001894 <MX_TIM1_Init+0xa4>)
 8001834:	2200      	movs	r2, #0
 8001836:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001838:	4816      	ldr	r0, [pc, #88]	@ (8001894 <MX_TIM1_Init+0xa4>)
 800183a:	f003 fa66 	bl	8004d0a <HAL_TIM_IC_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001844:	f000 fa1e 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001848:	2300      	movs	r3, #0
 800184a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001850:	f107 0310 	add.w	r3, r7, #16
 8001854:	4619      	mov	r1, r3
 8001856:	480f      	ldr	r0, [pc, #60]	@ (8001894 <MX_TIM1_Init+0xa4>)
 8001858:	f004 f924 	bl	8005aa4 <HAL_TIMEx_MasterConfigSynchronization>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001862:	f000 fa0f 	bl	8001c84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001866:	2300      	movs	r3, #0
 8001868:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800186a:	2301      	movs	r3, #1
 800186c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001876:	463b      	mov	r3, r7
 8001878:	2204      	movs	r2, #4
 800187a:	4619      	mov	r1, r3
 800187c:	4805      	ldr	r0, [pc, #20]	@ (8001894 <MX_TIM1_Init+0xa4>)
 800187e:	f003 fcab 	bl	80051d8 <HAL_TIM_IC_ConfigChannel>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001888:	f000 f9fc 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800188c:	bf00      	nop
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	200002e0 	.word	0x200002e0
 8001898:	40010000 	.word	0x40010000

0800189c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018a2:	f107 0308 	add.w	r3, r7, #8
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b0:	463b      	mov	r3, r7
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001934 <MX_TIM4_Init+0x98>)
 80018bc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16000;
 80018be:	4b1c      	ldr	r3, [pc, #112]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018c0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80018c4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018cc:	4b18      	ldr	r3, [pc, #96]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018d2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d4:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018da:	4b15      	ldr	r3, [pc, #84]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018e0:	4813      	ldr	r0, [pc, #76]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018e2:	f003 f9c3 	bl	8004c6c <HAL_TIM_Base_Init>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80018ec:	f000 f9ca 	bl	8001c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018f6:	f107 0308 	add.w	r3, r7, #8
 80018fa:	4619      	mov	r1, r3
 80018fc:	480c      	ldr	r0, [pc, #48]	@ (8001930 <MX_TIM4_Init+0x94>)
 80018fe:	f003 fd07 	bl	8005310 <HAL_TIM_ConfigClockSource>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001908:	f000 f9bc 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800190c:	2300      	movs	r3, #0
 800190e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001910:	2300      	movs	r3, #0
 8001912:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001914:	463b      	mov	r3, r7
 8001916:	4619      	mov	r1, r3
 8001918:	4805      	ldr	r0, [pc, #20]	@ (8001930 <MX_TIM4_Init+0x94>)
 800191a:	f004 f8c3 	bl	8005aa4 <HAL_TIMEx_MasterConfigSynchronization>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001924:	f000 f9ae 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001928:	bf00      	nop
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000328 	.word	0x20000328
 8001934:	40000800 	.word	0x40000800

08001938 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08c      	sub	sp, #48	@ 0x30
 800193c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193e:	f107 031c 	add.w	r3, r7, #28
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	61bb      	str	r3, [r7, #24]
 8001952:	4b64      	ldr	r3, [pc, #400]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	4a63      	ldr	r2, [pc, #396]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 8001958:	f043 0310 	orr.w	r3, r3, #16
 800195c:	6313      	str	r3, [r2, #48]	@ 0x30
 800195e:	4b61      	ldr	r3, [pc, #388]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	f003 0310 	and.w	r3, r3, #16
 8001966:	61bb      	str	r3, [r7, #24]
 8001968:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	4a5c      	ldr	r2, [pc, #368]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 8001974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001978:	6313      	str	r3, [r2, #48]	@ 0x30
 800197a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	4b56      	ldr	r3, [pc, #344]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	4a55      	ldr	r2, [pc, #340]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 8001990:	f043 0304 	orr.w	r3, r3, #4
 8001994:	6313      	str	r3, [r2, #48]	@ 0x30
 8001996:	4b53      	ldr	r3, [pc, #332]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	f003 0304 	and.w	r3, r3, #4
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	4b4f      	ldr	r3, [pc, #316]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	4a4e      	ldr	r2, [pc, #312]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b2:	4b4c      	ldr	r3, [pc, #304]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	4b48      	ldr	r3, [pc, #288]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4a47      	ldr	r2, [pc, #284]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4b45      	ldr	r3, [pc, #276]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	607b      	str	r3, [r7, #4]
 80019de:	4b41      	ldr	r3, [pc, #260]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	4a40      	ldr	r2, [pc, #256]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae4 <MX_GPIO_Init+0x1ac>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin
 80019f6:	2200      	movs	r2, #0
 80019f8:	f64f 41a0 	movw	r1, #64672	@ 0xfca0
 80019fc:	483a      	ldr	r0, [pc, #232]	@ (8001ae8 <MX_GPIO_Init+0x1b0>)
 80019fe:	f001 fcdd 	bl	80033bc <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GREEN_RGB_Pin|BLUE_RGB_Pin|RED_RGB_Pin, GPIO_PIN_RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2116      	movs	r1, #22
 8001a06:	4839      	ldr	r0, [pc, #228]	@ (8001aec <MX_GPIO_Init+0x1b4>)
 8001a08:	f001 fcd8 	bl	80033bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2102      	movs	r1, #2
 8001a10:	4837      	ldr	r0, [pc, #220]	@ (8001af0 <MX_GPIO_Init+0x1b8>)
 8001a12:	f001 fcd3 	bl	80033bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001a16:	2200      	movs	r2, #0
 8001a18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a1c:	4835      	ldr	r0, [pc, #212]	@ (8001af4 <MX_GPIO_Init+0x1bc>)
 8001a1e:	f001 fccd 	bl	80033bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a22:	2200      	movs	r2, #0
 8001a24:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001a28:	4833      	ldr	r0, [pc, #204]	@ (8001af8 <MX_GPIO_Init+0x1c0>)
 8001a2a:	f001 fcc7 	bl	80033bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 LCD_RS_Pin LCD_RW_Pin LCD_E_Pin
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin
 8001a2e:	f64f 43a0 	movw	r3, #64672	@ 0xfca0
 8001a32:	61fb      	str	r3, [r7, #28]
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a34:	2301      	movs	r3, #1
 8001a36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a40:	f107 031c 	add.w	r3, r7, #28
 8001a44:	4619      	mov	r1, r3
 8001a46:	4828      	ldr	r0, [pc, #160]	@ (8001ae8 <MX_GPIO_Init+0x1b0>)
 8001a48:	f001 fb1c 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pins : GREEN_RGB_Pin BLUE_RGB_Pin RED_RGB_Pin */
  GPIO_InitStruct.Pin = GREEN_RGB_Pin|BLUE_RGB_Pin|RED_RGB_Pin;
 8001a4c:	2316      	movs	r3, #22
 8001a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a50:	2301      	movs	r3, #1
 8001a52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a5c:	f107 031c 	add.w	r3, r7, #28
 8001a60:	4619      	mov	r1, r3
 8001a62:	4822      	ldr	r0, [pc, #136]	@ (8001aec <MX_GPIO_Init+0x1b4>)
 8001a64:	f001 fb0e 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a78:	f107 031c 	add.w	r3, r7, #28
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	481c      	ldr	r0, [pc, #112]	@ (8001af0 <MX_GPIO_Init+0x1b8>)
 8001a80:	f001 fb00 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a92:	f107 031c 	add.w	r3, r7, #28
 8001a96:	4619      	mov	r1, r3
 8001a98:	4813      	ldr	r0, [pc, #76]	@ (8001ae8 <MX_GPIO_Init+0x1b0>)
 8001a9a:	f001 faf3 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab0:	f107 031c 	add.w	r3, r7, #28
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	480f      	ldr	r0, [pc, #60]	@ (8001af4 <MX_GPIO_Init+0x1bc>)
 8001ab8:	f001 fae4 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001abc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001ac0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ace:	f107 031c 	add.w	r3, r7, #28
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4808      	ldr	r0, [pc, #32]	@ (8001af8 <MX_GPIO_Init+0x1c0>)
 8001ad6:	f001 fad5 	bl	8003084 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ada:	bf00      	nop
 8001adc:	3730      	adds	r7, #48	@ 0x30
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40020800 	.word	0x40020800
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020400 	.word	0x40020400
 8001af8:	40020c00 	.word	0x40020c00

08001afc <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0a      	ldr	r2, [pc, #40]	@ (8001b34 <HAL_ADC_ConvCpltCallback+0x38>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d103      	bne.n	8001b16 <HAL_ADC_ConvCpltCallback+0x1a>
	  adc1Flag = 1;
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b38 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
  else if (hadc->Instance == ADC2)
	  adc2Flag = 1;
}
 8001b14:	e007      	b.n	8001b26 <HAL_ADC_ConvCpltCallback+0x2a>
  else if (hadc->Instance == ADC2)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a08      	ldr	r2, [pc, #32]	@ (8001b3c <HAL_ADC_ConvCpltCallback+0x40>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d102      	bne.n	8001b26 <HAL_ADC_ConvCpltCallback+0x2a>
	  adc2Flag = 1;
 8001b20:	4b07      	ldr	r3, [pc, #28]	@ (8001b40 <HAL_ADC_ConvCpltCallback+0x44>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	40012000 	.word	0x40012000
 8001b38:	2000038c 	.word	0x2000038c
 8001b3c:	40012100 	.word	0x40012100
 8001b40:	20000390 	.word	0x20000390

08001b44 <HCSR04_Trigger>:

void HCSR04_Trigger(GPIO_TypeDef* Port, uint16_t Pin) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_SET);
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	2201      	movs	r2, #1
 8001b54:	4619      	mov	r1, r3
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f001 fc30 	bl	80033bc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001b5c:	200a      	movs	r0, #10
 8001b5e:	f000 fcdf 	bl	8002520 <HAL_Delay>
	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8001b62:	887b      	ldrh	r3, [r7, #2]
 8001b64:	2200      	movs	r2, #0
 8001b66:	4619      	mov	r1, r3
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f001 fc27 	bl	80033bc <HAL_GPIO_WritePin>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	if (htim->Channel != HAL_TIM_ACTIVE_CHANNEL_2) {
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	7f1b      	ldrb	r3, [r3, #28]
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d16b      	bne.n	8001c60 <HAL_TIM_IC_CaptureCallback+0xe8>
		return;
	}
	if (shouldRise) {
 8001b88:	4b37      	ldr	r3, [pc, #220]	@ (8001c68 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d01a      	beq.n	8001bc8 <HAL_TIM_IC_CaptureCallback+0x50>
		risingTick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001b92:	2104      	movs	r1, #4
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f003 fc83 	bl	80054a0 <HAL_TIM_ReadCapturedValue>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	4a33      	ldr	r2, [pc, #204]	@ (8001c6c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001b9e:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6a1a      	ldr	r2, [r3, #32]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001bae:	621a      	str	r2, [r3, #32]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	6a1a      	ldr	r2, [r3, #32]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 0220 	orr.w	r2, r2, #32
 8001bbe:	621a      	str	r2, [r3, #32]
		shouldRise = false;
 8001bc0:	4b29      	ldr	r3, [pc, #164]	@ (8001c68 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
		return;
 8001bc6:	e04c      	b.n	8001c62 <HAL_TIM_IC_CaptureCallback+0xea>
	}
	fallingTick = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001bc8:	2104      	movs	r1, #4
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f003 fc68 	bl	80054a0 <HAL_TIM_ReadCapturedValue>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	4a27      	ldr	r2, [pc, #156]	@ (8001c70 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001bd4:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6a1a      	ldr	r2, [r3, #32]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001be4:	621a      	str	r2, [r3, #32]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6a12      	ldr	r2, [r2, #32]
 8001bf0:	621a      	str	r2, [r3, #32]
	shouldRise = true;
 8001bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c68 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	701a      	strb	r2, [r3, #0]
	if (fallingTick >= risingTick) {
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c70 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d307      	bcc.n	8001c14 <HAL_TIM_IC_CaptureCallback+0x9c>
		soundTime = fallingTick - risingTick;
 8001c04:	4b1a      	ldr	r3, [pc, #104]	@ (8001c70 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	4a19      	ldr	r2, [pc, #100]	@ (8001c74 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	e00a      	b.n	8001c2a <HAL_TIM_IC_CaptureCallback+0xb2>
	} else {
		soundTime = (htim->Instance->ARR - risingTick) + fallingTick;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c1a:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	1ad2      	subs	r2, r2, r3
 8001c20:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4413      	add	r3, r2
 8001c26:	4a13      	ldr	r2, [pc, #76]	@ (8001c74 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001c28:	6013      	str	r3, [r2, #0]
	}
	float distance = (soundTime * SPEED_OF_SOUND_CM_IN_MS) / 2;
 8001c2a:	4b12      	ldr	r3, [pc, #72]	@ (8001c74 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c36:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001c78 <HAL_TIM_IC_CaptureCallback+0x100>
 8001c3a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c3e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001c42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c46:	edc7 7a03 	vstr	s15, [r7, #12]

//	char distanceOut[16];

	sprintf(distanceOut, "\nd2 = %d cm", (int)distance);
 8001c4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c52:	ee17 2a90 	vmov	r2, s15
 8001c56:	4909      	ldr	r1, [pc, #36]	@ (8001c7c <HAL_TIM_IC_CaptureCallback+0x104>)
 8001c58:	4809      	ldr	r0, [pc, #36]	@ (8001c80 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001c5a:	f004 fccd 	bl	80065f8 <siprintf>
 8001c5e:	e000      	b.n	8001c62 <HAL_TIM_IC_CaptureCallback+0xea>
		return;
 8001c60:	bf00      	nop
	//sslcdClrScr();
//	lcdPuts(distanceOut);
}
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000000 	.word	0x20000000
 8001c6c:	20000370 	.word	0x20000370
 8001c70:	20000374 	.word	0x20000374
 8001c74:	20000378 	.word	0x20000378
 8001c78:	3d0c7e28 	.word	0x3d0c7e28
 8001c7c:	08008874 	.word	0x08008874
 8001c80:	2000037c 	.word	0x2000037c

08001c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c88:	b672      	cpsid	i
}
 8001c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <Error_Handler+0x8>

08001c90 <SHT2x_Init>:
	
/**
 * @brief Initializes the SHT2x temperature/humidity sensor.
 * @param hi2c User I2C handle pointer.
 */
void SHT2x_Init(I2C_HandleTypeDef *hi2c) {
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
	_sht2x_ui2c = hi2c;
 8001c98:	4a04      	ldr	r2, [pc, #16]	@ (8001cac <SHT2x_Init+0x1c>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000394 	.word	0x20000394

08001cb0 <SHT2x_SoftReset>:

/**
 *  @brief Performs a soft reset.
 */
void SHT2x_SoftReset(void){
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af02      	add	r7, sp, #8
	uint8_t cmd = SHT2x_SOFT_RESET;
 8001cb6:	23fe      	movs	r3, #254	@ 0xfe
 8001cb8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8001cba:	4b07      	ldr	r3, [pc, #28]	@ (8001cd8 <SHT2x_SoftReset+0x28>)
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	1dfa      	adds	r2, r7, #7
 8001cc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	2180      	movs	r1, #128	@ 0x80
 8001cca:	f001 fcd5 	bl	8003678 <HAL_I2C_Master_Transmit>
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000394 	.word	0x20000394

08001cdc <SHT2x_ReadUserReg>:

/**
 * @brief Gets the value stored in user register.
 * @return 8-bit value stored in user register, 0 to 255.
 */
uint8_t SHT2x_ReadUserReg(void) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af02      	add	r7, sp, #8
	uint8_t val;
	uint8_t cmd = SHT2x_READ_REG;
 8001ce2:	23e7      	movs	r3, #231	@ 0xe7
 8001ce4:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8001ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8001d18 <SHT2x_ReadUserReg+0x3c>)
 8001ce8:	6818      	ldr	r0, [r3, #0]
 8001cea:	1dba      	adds	r2, r7, #6
 8001cec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	2180      	movs	r1, #128	@ 0x80
 8001cf6:	f001 fcbf 	bl	8003678 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &val, 1, SHT2x_TIMEOUT);
 8001cfa:	4b07      	ldr	r3, [pc, #28]	@ (8001d18 <SHT2x_ReadUserReg+0x3c>)
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	1dfa      	adds	r2, r7, #7
 8001d00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2301      	movs	r3, #1
 8001d08:	2180      	movs	r1, #128	@ 0x80
 8001d0a:	f001 fdb3 	bl	8003874 <HAL_I2C_Master_Receive>
	return val;
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000394 	.word	0x20000394

08001d1c <SHT2x_GetRaw>:
/**
 * @brief Sends the designated command to sensor and read a 16-bit raw value.
 * @param cmd Command to send to sensor.
 * @return 16-bit raw value, 0 to 65535.
 */
uint16_t SHT2x_GetRaw(uint8_t cmd) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
	uint8_t val[3] = { 0 };
 8001d26:	4b13      	ldr	r3, [pc, #76]	@ (8001d74 <SHT2x_GetRaw+0x58>)
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	81bb      	strh	r3, [r7, #12]
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8001d30:	4b11      	ldr	r3, [pc, #68]	@ (8001d78 <SHT2x_GetRaw+0x5c>)
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	1dfa      	adds	r2, r7, #7
 8001d36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	2180      	movs	r1, #128	@ 0x80
 8001d40:	f001 fc9a 	bl	8003678 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, val, 3, SHT2x_TIMEOUT);
 8001d44:	4b0c      	ldr	r3, [pc, #48]	@ (8001d78 <SHT2x_GetRaw+0x5c>)
 8001d46:	6818      	ldr	r0, [r3, #0]
 8001d48:	f107 020c 	add.w	r2, r7, #12
 8001d4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2303      	movs	r3, #3
 8001d54:	2180      	movs	r1, #128	@ 0x80
 8001d56:	f001 fd8d 	bl	8003874 <HAL_I2C_Master_Receive>
	return val[0] << 8 | val[1];
 8001d5a:	7b3b      	ldrb	r3, [r7, #12]
 8001d5c:	021b      	lsls	r3, r3, #8
 8001d5e:	b21a      	sxth	r2, r3
 8001d60:	7b7b      	ldrb	r3, [r7, #13]
 8001d62:	b21b      	sxth	r3, r3
 8001d64:	4313      	orrs	r3, r2
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	b29b      	uxth	r3, r3
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	08008880 	.word	0x08008880
 8001d78:	20000394 	.word	0x20000394
 8001d7c:	00000000 	.word	0x00000000

08001d80 <SHT2x_GetTemperature>:
/**
 * @brief Measures and gets the current temperature.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point temperature value.
 */
float SHT2x_GetTemperature(uint8_t hold) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_TEMP_HOLD : SHT2x_READ_TEMP_NOHOLD);
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <SHT2x_GetTemperature+0x14>
 8001d90:	23e3      	movs	r3, #227	@ 0xe3
 8001d92:	e000      	b.n	8001d96 <SHT2x_GetTemperature+0x16>
 8001d94:	23f3      	movs	r3, #243	@ 0xf3
 8001d96:	73fb      	strb	r3, [r7, #15]
	return -46.85 + 175.72 * (SHT2x_GetRaw(cmd) / 65536.0);
 8001d98:	7bfb      	ldrb	r3, [r7, #15]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ffbe 	bl	8001d1c <SHT2x_GetRaw>
 8001da0:	4603      	mov	r3, r0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fbbe 	bl	8000524 <__aeabi_i2d>
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <SHT2x_GetTemperature+0x88>)
 8001dae:	f7fe fd4d 	bl	800084c <__aeabi_ddiv>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4610      	mov	r0, r2
 8001db8:	4619      	mov	r1, r3
 8001dba:	a30f      	add	r3, pc, #60	@ (adr r3, 8001df8 <SHT2x_GetTemperature+0x78>)
 8001dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc0:	f7fe fc1a 	bl	80005f8 <__aeabi_dmul>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	a30c      	add	r3, pc, #48	@ (adr r3, 8001e00 <SHT2x_GetTemperature+0x80>)
 8001dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd2:	f7fe fa59 	bl	8000288 <__aeabi_dsub>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4610      	mov	r0, r2
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f7fe fee3 	bl	8000ba8 <__aeabi_d2f>
 8001de2:	4603      	mov	r3, r0
 8001de4:	ee07 3a90 	vmov	s15, r3
}
 8001de8:	eeb0 0a67 	vmov.f32	s0, s15
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	f3af 8000 	nop.w
 8001df8:	3d70a3d7 	.word	0x3d70a3d7
 8001dfc:	4065f70a 	.word	0x4065f70a
 8001e00:	cccccccd 	.word	0xcccccccd
 8001e04:	40476ccc 	.word	0x40476ccc
 8001e08:	40f00000 	.word	0x40f00000

08001e0c <SHT2x_GetRelativeHumidity>:
/**
 * @brief Measures and gets the current relative humidity.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point relative humidity value.
 */
float SHT2x_GetRelativeHumidity(uint8_t hold) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_RH_HOLD : SHT2x_READ_RH_NOHOLD);
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <SHT2x_GetRelativeHumidity+0x14>
 8001e1c:	23e5      	movs	r3, #229	@ 0xe5
 8001e1e:	e000      	b.n	8001e22 <SHT2x_GetRelativeHumidity+0x16>
 8001e20:	23f5      	movs	r3, #245	@ 0xf5
 8001e22:	73fb      	strb	r3, [r7, #15]
	return -6 + 125.00 * (SHT2x_GetRaw(cmd) / 65536.0);
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff ff78 	bl	8001d1c <SHT2x_GetRaw>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb78 	bl	8000524 <__aeabi_i2d>
 8001e34:	f04f 0200 	mov.w	r2, #0
 8001e38:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <SHT2x_GetRelativeHumidity+0x74>)
 8001e3a:	f7fe fd07 	bl	800084c <__aeabi_ddiv>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4610      	mov	r0, r2
 8001e44:	4619      	mov	r1, r3
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <SHT2x_GetRelativeHumidity+0x78>)
 8001e4c:	f7fe fbd4 	bl	80005f8 <__aeabi_dmul>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <SHT2x_GetRelativeHumidity+0x7c>)
 8001e5e:	f7fe fa13 	bl	8000288 <__aeabi_dsub>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	4610      	mov	r0, r2
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f7fe fe9d 	bl	8000ba8 <__aeabi_d2f>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	ee07 3a90 	vmov	s15, r3
}
 8001e74:	eeb0 0a67 	vmov.f32	s0, s15
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40f00000 	.word	0x40f00000
 8001e84:	405f4000 	.word	0x405f4000
 8001e88:	40180000 	.word	0x40180000

08001e8c <SHT2x_SetResolution>:
 * @brief Sets the measurement resolution.
 * @param res Enum resolution.
 * @note Available resolutions: RES_14_12, RES_12_8, RES_13_10, RES_11_11.
 * @note RES_14_12 = 14-bit temperature and 12-bit RH resolution, etc.
 */
void SHT2x_SetResolution(SHT2x_Resolution res) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af02      	add	r7, sp, #8
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
	uint8_t val = SHT2x_ReadUserReg();
 8001e96:	f7ff ff21 	bl	8001cdc <SHT2x_ReadUserReg>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	73fb      	strb	r3, [r7, #15]
	val = (val & 0x7e) | res;
 8001e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea2:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001ea6:	b25a      	sxtb	r2, r3
 8001ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	b25b      	sxtb	r3, r3
 8001eb0:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[2] = { SHT2x_WRITE_REG, val };
 8001eb2:	23e6      	movs	r3, #230	@ 0xe6
 8001eb4:	733b      	strb	r3, [r7, #12]
 8001eb6:	7bfb      	ldrb	r3, [r7, #15]
 8001eb8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, temp, 2, SHT2x_TIMEOUT);
 8001eba:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <SHT2x_SetResolution+0x4c>)
 8001ebc:	6818      	ldr	r0, [r3, #0]
 8001ebe:	f107 020c 	add.w	r2, r7, #12
 8001ec2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	2302      	movs	r3, #2
 8001eca:	2180      	movs	r1, #128	@ 0x80
 8001ecc:	f001 fbd4 	bl	8003678 <HAL_I2C_Master_Transmit>
}
 8001ed0:	bf00      	nop
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000394 	.word	0x20000394

08001edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	4b10      	ldr	r3, [pc, #64]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	4a0f      	ldr	r2, [pc, #60]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001eec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001efa:	607b      	str	r3, [r7, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	603b      	str	r3, [r7, #0]
 8001f02:	4b09      	ldr	r3, [pc, #36]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	4a08      	ldr	r2, [pc, #32]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800

08001f2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08c      	sub	sp, #48	@ 0x30
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 031c 	add.w	r3, r7, #28
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a36      	ldr	r2, [pc, #216]	@ (8002024 <HAL_ADC_MspInit+0xf8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d130      	bne.n	8001fb0 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
 8001f52:	4b35      	ldr	r3, [pc, #212]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f56:	4a34      	ldr	r2, [pc, #208]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001f58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f5e:	4b32      	ldr	r3, [pc, #200]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f66:	61bb      	str	r3, [r7, #24]
 8001f68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	4a2d      	ldr	r2, [pc, #180]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f86:	2308      	movs	r3, #8
 8001f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	f107 031c 	add.w	r3, r7, #28
 8001f96:	4619      	mov	r1, r3
 8001f98:	4824      	ldr	r0, [pc, #144]	@ (800202c <HAL_ADC_MspInit+0x100>)
 8001f9a:	f001 f873 	bl	8003084 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	2012      	movs	r0, #18
 8001fa4:	f001 f837 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001fa8:	2012      	movs	r0, #18
 8001faa:	f001 f850 	bl	800304e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001fae:	e034      	b.n	800201a <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8002030 <HAL_ADC_MspInit+0x104>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d12f      	bne.n	800201a <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
 8001fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc2:	4a19      	ldr	r2, [pc, #100]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001fc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fca:	4b17      	ldr	r3, [pc, #92]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	4b13      	ldr	r3, [pc, #76]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	4a12      	ldr	r2, [pc, #72]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe6:	4b10      	ldr	r3, [pc, #64]	@ (8002028 <HAL_ADC_MspInit+0xfc>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffe:	f107 031c 	add.w	r3, r7, #28
 8002002:	4619      	mov	r1, r3
 8002004:	4809      	ldr	r0, [pc, #36]	@ (800202c <HAL_ADC_MspInit+0x100>)
 8002006:	f001 f83d 	bl	8003084 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	2012      	movs	r0, #18
 8002010:	f001 f801 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002014:	2012      	movs	r0, #18
 8002016:	f001 f81a 	bl	800304e <HAL_NVIC_EnableIRQ>
}
 800201a:	bf00      	nop
 800201c:	3730      	adds	r7, #48	@ 0x30
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40012000 	.word	0x40012000
 8002028:	40023800 	.word	0x40023800
 800202c:	40020000 	.word	0x40020000
 8002030:	40012100 	.word	0x40012100

08002034 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08a      	sub	sp, #40	@ 0x28
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a19      	ldr	r2, [pc, #100]	@ (80020b8 <HAL_I2C_MspInit+0x84>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d12c      	bne.n	80020b0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	4b18      	ldr	r3, [pc, #96]	@ (80020bc <HAL_I2C_MspInit+0x88>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	4a17      	ldr	r2, [pc, #92]	@ (80020bc <HAL_I2C_MspInit+0x88>)
 8002060:	f043 0302 	orr.w	r3, r3, #2
 8002064:	6313      	str	r3, [r2, #48]	@ 0x30
 8002066:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <HAL_I2C_MspInit+0x88>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002072:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002078:	2312      	movs	r3, #18
 800207a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002080:	2303      	movs	r3, #3
 8002082:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002084:	2304      	movs	r3, #4
 8002086:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	4619      	mov	r1, r3
 800208e:	480c      	ldr	r0, [pc, #48]	@ (80020c0 <HAL_I2C_MspInit+0x8c>)
 8002090:	f000 fff8 	bl	8003084 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002094:	2300      	movs	r3, #0
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <HAL_I2C_MspInit+0x88>)
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <HAL_I2C_MspInit+0x88>)
 800209e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020a4:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <HAL_I2C_MspInit+0x88>)
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020b0:	bf00      	nop
 80020b2:	3728      	adds	r7, #40	@ 0x28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40005400 	.word	0x40005400
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40020400 	.word	0x40020400

080020c4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	@ 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002158 <HAL_TIM_IC_MspInit+0x94>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d134      	bne.n	8002150 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <HAL_TIM_IC_MspInit+0x98>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ee:	4a1b      	ldr	r2, [pc, #108]	@ (800215c <HAL_TIM_IC_MspInit+0x98>)
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f6:	4b19      	ldr	r3, [pc, #100]	@ (800215c <HAL_TIM_IC_MspInit+0x98>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <HAL_TIM_IC_MspInit+0x98>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	4a14      	ldr	r2, [pc, #80]	@ (800215c <HAL_TIM_IC_MspInit+0x98>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6313      	str	r3, [r2, #48]	@ 0x30
 8002112:	4b12      	ldr	r3, [pc, #72]	@ (800215c <HAL_TIM_IC_MspInit+0x98>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800211e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002130:	2301      	movs	r3, #1
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	4619      	mov	r1, r3
 800213a:	4809      	ldr	r0, [pc, #36]	@ (8002160 <HAL_TIM_IC_MspInit+0x9c>)
 800213c:	f000 ffa2 	bl	8003084 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	201b      	movs	r0, #27
 8002146:	f000 ff66 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800214a:	201b      	movs	r0, #27
 800214c:	f000 ff7f 	bl	800304e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002150:	bf00      	nop
 8002152:	3728      	adds	r7, #40	@ 0x28
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40010000 	.word	0x40010000
 800215c:	40023800 	.word	0x40023800
 8002160:	40020000 	.word	0x40020000

08002164 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a0b      	ldr	r2, [pc, #44]	@ (80021a0 <HAL_TIM_Base_MspInit+0x3c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d10d      	bne.n	8002192 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b0a      	ldr	r3, [pc, #40]	@ (80021a4 <HAL_TIM_Base_MspInit+0x40>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	4a09      	ldr	r2, [pc, #36]	@ (80021a4 <HAL_TIM_Base_MspInit+0x40>)
 8002180:	f043 0304 	orr.w	r3, r3, #4
 8002184:	6413      	str	r3, [r2, #64]	@ 0x40
 8002186:	4b07      	ldr	r3, [pc, #28]	@ (80021a4 <HAL_TIM_Base_MspInit+0x40>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f003 0304 	and.w	r3, r3, #4
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40000800 	.word	0x40000800
 80021a4:	40023800 	.word	0x40023800

080021a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021ac:	bf00      	nop
 80021ae:	e7fd      	b.n	80021ac <NMI_Handler+0x4>

080021b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <HardFault_Handler+0x4>

080021b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <MemManage_Handler+0x4>

080021c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021c4:	bf00      	nop
 80021c6:	e7fd      	b.n	80021c4 <BusFault_Handler+0x4>

080021c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <UsageFault_Handler+0x4>

080021d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021de:	b480      	push	{r7}
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021fe:	f000 f96f 	bl	80024e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800220c:	4803      	ldr	r0, [pc, #12]	@ (800221c <ADC_IRQHandler+0x14>)
 800220e:	f000 facd 	bl	80027ac <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002212:	4803      	ldr	r0, [pc, #12]	@ (8002220 <ADC_IRQHandler+0x18>)
 8002214:	f000 faca 	bl	80027ac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	200001fc 	.word	0x200001fc
 8002220:	20000244 	.word	0x20000244

08002224 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002228:	4802      	ldr	r0, [pc, #8]	@ (8002234 <TIM1_CC_IRQHandler+0x10>)
 800222a:	f002 fee5 	bl	8004ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	200002e0 	.word	0x200002e0

08002238 <_getpid>:
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
 800223c:	2301      	movs	r3, #1
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <_kill>:
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	f004 fa87 	bl	8006764 <__errno>
 8002256:	4603      	mov	r3, r0
 8002258:	2216      	movs	r2, #22
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <_exit>:
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff ffe7 	bl	8002248 <_kill>
 800227a:	bf00      	nop
 800227c:	e7fd      	b.n	800227a <_exit+0x12>

0800227e <_read>:
 800227e:	b580      	push	{r7, lr}
 8002280:	b086      	sub	sp, #24
 8002282:	af00      	add	r7, sp, #0
 8002284:	60f8      	str	r0, [r7, #12]
 8002286:	60b9      	str	r1, [r7, #8]
 8002288:	607a      	str	r2, [r7, #4]
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	e00a      	b.n	80022a6 <_read+0x28>
 8002290:	f3af 8000 	nop.w
 8002294:	4601      	mov	r1, r0
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	60ba      	str	r2, [r7, #8]
 800229c:	b2ca      	uxtb	r2, r1
 800229e:	701a      	strb	r2, [r3, #0]
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	3301      	adds	r3, #1
 80022a4:	617b      	str	r3, [r7, #20]
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	dbf0      	blt.n	8002290 <_read+0x12>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4618      	mov	r0, r3
 80022b2:	3718      	adds	r7, #24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <_write>:
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	e009      	b.n	80022de <_write+0x26>
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	1c5a      	adds	r2, r3, #1
 80022ce:	60ba      	str	r2, [r7, #8]
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f3af 8000 	nop.w
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	3301      	adds	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	dbf1      	blt.n	80022ca <_write+0x12>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4618      	mov	r0, r3
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <_close>:
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022fc:	4618      	mov	r0, r3
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <_fstat>:
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	2300      	movs	r3, #0
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <_isatty>:
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	2301      	movs	r3, #1
 8002332:	4618      	mov	r0, r3
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <_lseek>:
 800233e:	b480      	push	{r7}
 8002340:	b085      	sub	sp, #20
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
 800234a:	2300      	movs	r3, #0
 800234c:	4618      	mov	r0, r3
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <_sbrk>:
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	4a14      	ldr	r2, [pc, #80]	@ (80023b4 <_sbrk+0x5c>)
 8002362:	4b15      	ldr	r3, [pc, #84]	@ (80023b8 <_sbrk+0x60>)
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	4b13      	ldr	r3, [pc, #76]	@ (80023bc <_sbrk+0x64>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d102      	bne.n	800237a <_sbrk+0x22>
 8002374:	4b11      	ldr	r3, [pc, #68]	@ (80023bc <_sbrk+0x64>)
 8002376:	4a12      	ldr	r2, [pc, #72]	@ (80023c0 <_sbrk+0x68>)
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <_sbrk+0x64>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	429a      	cmp	r2, r3
 8002386:	d207      	bcs.n	8002398 <_sbrk+0x40>
 8002388:	f004 f9ec 	bl	8006764 <__errno>
 800238c:	4603      	mov	r3, r0
 800238e:	220c      	movs	r2, #12
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002396:	e009      	b.n	80023ac <_sbrk+0x54>
 8002398:	4b08      	ldr	r3, [pc, #32]	@ (80023bc <_sbrk+0x64>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	4b07      	ldr	r3, [pc, #28]	@ (80023bc <_sbrk+0x64>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4413      	add	r3, r2
 80023a6:	4a05      	ldr	r2, [pc, #20]	@ (80023bc <_sbrk+0x64>)
 80023a8:	6013      	str	r3, [r2, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20020000 	.word	0x20020000
 80023b8:	00000400 	.word	0x00000400
 80023bc:	20000398 	.word	0x20000398
 80023c0:	200004f0 	.word	0x200004f0

080023c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <SystemInit+0x20>)
 80023ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ce:	4a05      	ldr	r2, [pc, #20]	@ (80023e4 <SystemInit+0x20>)
 80023d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <Reset_Handler>:
 80023e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002420 <LoopFillZerobss+0xe>
 80023ec:	f7ff ffea 	bl	80023c4 <SystemInit>
 80023f0:	480c      	ldr	r0, [pc, #48]	@ (8002424 <LoopFillZerobss+0x12>)
 80023f2:	490d      	ldr	r1, [pc, #52]	@ (8002428 <LoopFillZerobss+0x16>)
 80023f4:	4a0d      	ldr	r2, [pc, #52]	@ (800242c <LoopFillZerobss+0x1a>)
 80023f6:	2300      	movs	r3, #0
 80023f8:	e002      	b.n	8002400 <LoopCopyDataInit>

080023fa <CopyDataInit>:
 80023fa:	58d4      	ldr	r4, [r2, r3]
 80023fc:	50c4      	str	r4, [r0, r3]
 80023fe:	3304      	adds	r3, #4

08002400 <LoopCopyDataInit>:
 8002400:	18c4      	adds	r4, r0, r3
 8002402:	428c      	cmp	r4, r1
 8002404:	d3f9      	bcc.n	80023fa <CopyDataInit>
 8002406:	4a0a      	ldr	r2, [pc, #40]	@ (8002430 <LoopFillZerobss+0x1e>)
 8002408:	4c0a      	ldr	r4, [pc, #40]	@ (8002434 <LoopFillZerobss+0x22>)
 800240a:	2300      	movs	r3, #0
 800240c:	e001      	b.n	8002412 <LoopFillZerobss>

0800240e <FillZerobss>:
 800240e:	6013      	str	r3, [r2, #0]
 8002410:	3204      	adds	r2, #4

08002412 <LoopFillZerobss>:
 8002412:	42a2      	cmp	r2, r4
 8002414:	d3fb      	bcc.n	800240e <FillZerobss>
 8002416:	f004 f9ab 	bl	8006770 <__libc_init_array>
 800241a:	f7fe fff3 	bl	8001404 <main>
 800241e:	4770      	bx	lr
 8002420:	20020000 	.word	0x20020000
 8002424:	20000000 	.word	0x20000000
 8002428:	200001e0 	.word	0x200001e0
 800242c:	08008c20 	.word	0x08008c20
 8002430:	200001e0 	.word	0x200001e0
 8002434:	200004ec 	.word	0x200004ec

08002438 <CAN1_RX0_IRQHandler>:
 8002438:	e7fe      	b.n	8002438 <CAN1_RX0_IRQHandler>
	...

0800243c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002440:	4b0e      	ldr	r3, [pc, #56]	@ (800247c <HAL_Init+0x40>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a0d      	ldr	r2, [pc, #52]	@ (800247c <HAL_Init+0x40>)
 8002446:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800244a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800244c:	4b0b      	ldr	r3, [pc, #44]	@ (800247c <HAL_Init+0x40>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <HAL_Init+0x40>)
 8002452:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002456:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002458:	4b08      	ldr	r3, [pc, #32]	@ (800247c <HAL_Init+0x40>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a07      	ldr	r2, [pc, #28]	@ (800247c <HAL_Init+0x40>)
 800245e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002462:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002464:	2003      	movs	r0, #3
 8002466:	f000 fdcb 	bl	8003000 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800246a:	200f      	movs	r0, #15
 800246c:	f000 f808 	bl	8002480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002470:	f7ff fd34 	bl	8001edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40023c00 	.word	0x40023c00

08002480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002488:	4b12      	ldr	r3, [pc, #72]	@ (80024d4 <HAL_InitTick+0x54>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b12      	ldr	r3, [pc, #72]	@ (80024d8 <HAL_InitTick+0x58>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4619      	mov	r1, r3
 8002492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002496:	fbb3 f3f1 	udiv	r3, r3, r1
 800249a:	fbb2 f3f3 	udiv	r3, r2, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f000 fde3 	bl	800306a <HAL_SYSTICK_Config>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e00e      	b.n	80024cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2b0f      	cmp	r3, #15
 80024b2:	d80a      	bhi.n	80024ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024b4:	2200      	movs	r2, #0
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024bc:	f000 fdab 	bl	8003016 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024c0:	4a06      	ldr	r2, [pc, #24]	@ (80024dc <HAL_InitTick+0x5c>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	e000      	b.n	80024cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3708      	adds	r7, #8
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	2000000c 	.word	0x2000000c
 80024d8:	20000014 	.word	0x20000014
 80024dc:	20000010 	.word	0x20000010

080024e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024e4:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <HAL_IncTick+0x20>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	461a      	mov	r2, r3
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_IncTick+0x24>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4413      	add	r3, r2
 80024f0:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <HAL_IncTick+0x24>)
 80024f2:	6013      	str	r3, [r2, #0]
}
 80024f4:	bf00      	nop
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	20000014 	.word	0x20000014
 8002504:	2000039c 	.word	0x2000039c

08002508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return uwTick;
 800250c:	4b03      	ldr	r3, [pc, #12]	@ (800251c <HAL_GetTick+0x14>)
 800250e:	681b      	ldr	r3, [r3, #0]
}
 8002510:	4618      	mov	r0, r3
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	2000039c 	.word	0x2000039c

08002520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002528:	f7ff ffee 	bl	8002508 <HAL_GetTick>
 800252c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002538:	d005      	beq.n	8002546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800253a:	4b0a      	ldr	r3, [pc, #40]	@ (8002564 <HAL_Delay+0x44>)
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	461a      	mov	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4413      	add	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002546:	bf00      	nop
 8002548:	f7ff ffde 	bl	8002508 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	429a      	cmp	r2, r3
 8002556:	d8f7      	bhi.n	8002548 <HAL_Delay+0x28>
  {
  }
}
 8002558:	bf00      	nop
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000014 	.word	0x20000014

08002568 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e033      	b.n	80025e6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002582:	2b00      	cmp	r3, #0
 8002584:	d109      	bne.n	800259a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7ff fcd0 	bl	8001f2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	f003 0310 	and.w	r3, r3, #16
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d118      	bne.n	80025d8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025ae:	f023 0302 	bic.w	r3, r3, #2
 80025b2:	f043 0202 	orr.w	r2, r3, #2
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 fb4a 	bl	8002c54 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ca:	f023 0303 	bic.w	r3, r3, #3
 80025ce:	f043 0201 	orr.w	r2, r3, #1
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80025d6:	e001      	b.n	80025dc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002602:	2b01      	cmp	r3, #1
 8002604:	d101      	bne.n	800260a <HAL_ADC_Start_IT+0x1a>
 8002606:	2302      	movs	r3, #2
 8002608:	e0bd      	b.n	8002786 <HAL_ADC_Start_IT+0x196>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b01      	cmp	r3, #1
 800261e:	d018      	beq.n	8002652 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002630:	4b58      	ldr	r3, [pc, #352]	@ (8002794 <HAL_ADC_Start_IT+0x1a4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a58      	ldr	r2, [pc, #352]	@ (8002798 <HAL_ADC_Start_IT+0x1a8>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	0c9a      	lsrs	r2, r3, #18
 800263c:	4613      	mov	r3, r2
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4413      	add	r3, r2
 8002642:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002644:	e002      	b.n	800264c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	3b01      	subs	r3, #1
 800264a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f9      	bne.n	8002646 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	2b01      	cmp	r3, #1
 800265e:	f040 8085 	bne.w	800276c <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002666:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800266a:	f023 0301 	bic.w	r3, r3, #1
 800266e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800268c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002698:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800269c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026a0:	d106      	bne.n	80026b0 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a6:	f023 0206 	bic.w	r2, r3, #6
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	645a      	str	r2, [r3, #68]	@ 0x44
 80026ae:	e002      	b.n	80026b6 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026be:	4b37      	ldr	r3, [pc, #220]	@ (800279c <HAL_ADC_Start_IT+0x1ac>)
 80026c0:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80026ca:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6812      	ldr	r2, [r2, #0]
 80026d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026da:	f043 0320 	orr.w	r3, r3, #32
 80026de:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 031f 	and.w	r3, r3, #31
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d12a      	bne.n	8002742 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a2b      	ldr	r2, [pc, #172]	@ (80027a0 <HAL_ADC_Start_IT+0x1b0>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d015      	beq.n	8002722 <HAL_ADC_Start_IT+0x132>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a2a      	ldr	r2, [pc, #168]	@ (80027a4 <HAL_ADC_Start_IT+0x1b4>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d105      	bne.n	800270c <HAL_ADC_Start_IT+0x11c>
 8002700:	4b26      	ldr	r3, [pc, #152]	@ (800279c <HAL_ADC_Start_IT+0x1ac>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00a      	beq.n	8002722 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a25      	ldr	r2, [pc, #148]	@ (80027a8 <HAL_ADC_Start_IT+0x1b8>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d136      	bne.n	8002784 <HAL_ADC_Start_IT+0x194>
 8002716:	4b21      	ldr	r3, [pc, #132]	@ (800279c <HAL_ADC_Start_IT+0x1ac>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 0310 	and.w	r3, r3, #16
 800271e:	2b00      	cmp	r3, #0
 8002720:	d130      	bne.n	8002784 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d129      	bne.n	8002784 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689a      	ldr	r2, [r3, #8]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	e020      	b.n	8002784 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a16      	ldr	r2, [pc, #88]	@ (80027a0 <HAL_ADC_Start_IT+0x1b0>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d11b      	bne.n	8002784 <HAL_ADC_Start_IT+0x194>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d114      	bne.n	8002784 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	e00b      	b.n	8002784 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002770:	f043 0210 	orr.w	r2, r3, #16
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277c:	f043 0201 	orr.w	r2, r3, #1
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3714      	adds	r7, #20
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	2000000c 	.word	0x2000000c
 8002798:	431bde83 	.word	0x431bde83
 800279c:	40012300 	.word	0x40012300
 80027a0:	40012000 	.word	0x40012000
 80027a4:	40012100 	.word	0x40012100
 80027a8:	40012200 	.word	0x40012200

080027ac <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	617b      	str	r3, [r7, #20]
 80027b8:	2300      	movs	r3, #0
 80027ba:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	f003 0320 	and.w	r3, r3, #32
 80027da:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d049      	beq.n	8002876 <HAL_ADC_IRQHandler+0xca>
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d046      	beq.n	8002876 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ec:	f003 0310 	and.w	r3, r3, #16
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d105      	bne.n	8002800 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d12b      	bne.n	8002866 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002812:	2b00      	cmp	r3, #0
 8002814:	d127      	bne.n	8002866 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002820:	2b00      	cmp	r3, #0
 8002822:	d006      	beq.n	8002832 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800282e:	2b00      	cmp	r3, #0
 8002830:	d119      	bne.n	8002866 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f022 0220 	bic.w	r2, r2, #32
 8002840:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002846:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d105      	bne.n	8002866 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f043 0201 	orr.w	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7ff f948 	bl	8001afc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0212 	mvn.w	r2, #18
 8002874:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002884:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d057      	beq.n	800293c <HAL_ADC_IRQHandler+0x190>
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d054      	beq.n	800293c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	f003 0310 	and.w	r3, r3, #16
 800289a:	2b00      	cmp	r3, #0
 800289c:	d105      	bne.n	80028aa <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d139      	bne.n	800292c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028be:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d006      	beq.n	80028d4 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d12b      	bne.n	800292c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d124      	bne.n	800292c <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d11d      	bne.n	800292c <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d119      	bne.n	800292c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002906:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800291c:	2b00      	cmp	r3, #0
 800291e:	d105      	bne.n	800292c <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f043 0201 	orr.w	r2, r3, #1
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 fa8d 	bl	8002e4c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f06f 020c 	mvn.w	r2, #12
 800293a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800294a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d017      	beq.n	8002982 <HAL_ADC_IRQHandler+0x1d6>
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d014      	beq.n	8002982 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b01      	cmp	r3, #1
 8002964:	d10d      	bne.n	8002982 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f837 	bl	80029e6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f06f 0201 	mvn.w	r2, #1
 8002980:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f003 0320 	and.w	r3, r3, #32
 8002988:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002990:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d015      	beq.n	80029c4 <HAL_ADC_IRQHandler+0x218>
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d012      	beq.n	80029c4 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	f043 0202 	orr.w	r2, r3, #2
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f06f 0220 	mvn.w	r2, #32
 80029b2:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f820 	bl	80029fa <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f06f 0220 	mvn.w	r2, #32
 80029c2:	601a      	str	r2, [r3, #0]
  }
}
 80029c4:	bf00      	nop
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80029da:	4618      	mov	r0, r3
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80029ee:	bf00      	nop
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr

080029fa <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
	...

08002a10 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d101      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x1c>
 8002a28:	2302      	movs	r3, #2
 8002a2a:	e105      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x228>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b09      	cmp	r3, #9
 8002a3a:	d925      	bls.n	8002a88 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68d9      	ldr	r1, [r3, #12]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	4413      	add	r3, r2
 8002a50:	3b1e      	subs	r3, #30
 8002a52:	2207      	movs	r2, #7
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43da      	mvns	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	400a      	ands	r2, r1
 8002a60:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68d9      	ldr	r1, [r3, #12]
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	4618      	mov	r0, r3
 8002a74:	4603      	mov	r3, r0
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	4403      	add	r3, r0
 8002a7a:	3b1e      	subs	r3, #30
 8002a7c:	409a      	lsls	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	60da      	str	r2, [r3, #12]
 8002a86:	e022      	b.n	8002ace <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6919      	ldr	r1, [r3, #16]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	461a      	mov	r2, r3
 8002a96:	4613      	mov	r3, r2
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	4413      	add	r3, r2
 8002a9c:	2207      	movs	r2, #7
 8002a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa2:	43da      	mvns	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	400a      	ands	r2, r1
 8002aaa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6919      	ldr	r1, [r3, #16]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	4618      	mov	r0, r3
 8002abe:	4603      	mov	r3, r0
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	4403      	add	r3, r0
 8002ac4:	409a      	lsls	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	430a      	orrs	r2, r1
 8002acc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b06      	cmp	r3, #6
 8002ad4:	d824      	bhi.n	8002b20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	3b05      	subs	r3, #5
 8002ae8:	221f      	movs	r2, #31
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43da      	mvns	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	400a      	ands	r2, r1
 8002af6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	4618      	mov	r0, r3
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	4413      	add	r3, r2
 8002b10:	3b05      	subs	r3, #5
 8002b12:	fa00 f203 	lsl.w	r2, r0, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b1e:	e04c      	b.n	8002bba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	2b0c      	cmp	r3, #12
 8002b26:	d824      	bhi.n	8002b72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685a      	ldr	r2, [r3, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	3b23      	subs	r3, #35	@ 0x23
 8002b3a:	221f      	movs	r2, #31
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	43da      	mvns	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	400a      	ands	r2, r1
 8002b48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	4618      	mov	r0, r3
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	3b23      	subs	r3, #35	@ 0x23
 8002b64:	fa00 f203 	lsl.w	r2, r0, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b70:	e023      	b.n	8002bba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685a      	ldr	r2, [r3, #4]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4413      	add	r3, r2
 8002b82:	3b41      	subs	r3, #65	@ 0x41
 8002b84:	221f      	movs	r2, #31
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	43da      	mvns	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	400a      	ands	r2, r1
 8002b92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4413      	add	r3, r2
 8002bac:	3b41      	subs	r3, #65	@ 0x41
 8002bae:	fa00 f203 	lsl.w	r2, r0, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bba:	4b22      	ldr	r3, [pc, #136]	@ (8002c44 <HAL_ADC_ConfigChannel+0x234>)
 8002bbc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a21      	ldr	r2, [pc, #132]	@ (8002c48 <HAL_ADC_ConfigChannel+0x238>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d109      	bne.n	8002bdc <HAL_ADC_ConfigChannel+0x1cc>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2b12      	cmp	r3, #18
 8002bce:	d105      	bne.n	8002bdc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a19      	ldr	r2, [pc, #100]	@ (8002c48 <HAL_ADC_ConfigChannel+0x238>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d123      	bne.n	8002c2e <HAL_ADC_ConfigChannel+0x21e>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b10      	cmp	r3, #16
 8002bec:	d003      	beq.n	8002bf6 <HAL_ADC_ConfigChannel+0x1e6>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2b11      	cmp	r3, #17
 8002bf4:	d11b      	bne.n	8002c2e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b10      	cmp	r3, #16
 8002c08:	d111      	bne.n	8002c2e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c0a:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <HAL_ADC_ConfigChannel+0x23c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a10      	ldr	r2, [pc, #64]	@ (8002c50 <HAL_ADC_ConfigChannel+0x240>)
 8002c10:	fba2 2303 	umull	r2, r3, r2, r3
 8002c14:	0c9a      	lsrs	r2, r3, #18
 8002c16:	4613      	mov	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c20:	e002      	b.n	8002c28 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	3b01      	subs	r3, #1
 8002c26:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f9      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	40012300 	.word	0x40012300
 8002c48:	40012000 	.word	0x40012000
 8002c4c:	2000000c 	.word	0x2000000c
 8002c50:	431bde83 	.word	0x431bde83

08002c54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c5c:	4b79      	ldr	r3, [pc, #484]	@ (8002e44 <ADC_Init+0x1f0>)
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	431a      	orrs	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6859      	ldr	r1, [r3, #4]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	021a      	lsls	r2, r3, #8
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002cac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6859      	ldr	r1, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6899      	ldr	r1, [r3, #8]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce6:	4a58      	ldr	r2, [pc, #352]	@ (8002e48 <ADC_Init+0x1f4>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d022      	beq.n	8002d32 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cfa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6899      	ldr	r1, [r3, #8]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6899      	ldr	r1, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	609a      	str	r2, [r3, #8]
 8002d30:	e00f      	b.n	8002d52 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d50:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0202 	bic.w	r2, r2, #2
 8002d60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6899      	ldr	r1, [r3, #8]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	7e1b      	ldrb	r3, [r3, #24]
 8002d6c:	005a      	lsls	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d01b      	beq.n	8002db8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d8e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002d9e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6859      	ldr	r1, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	3b01      	subs	r3, #1
 8002dac:	035a      	lsls	r2, r3, #13
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	e007      	b.n	8002dc8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dc6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002dd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69db      	ldr	r3, [r3, #28]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	051a      	lsls	r2, r3, #20
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002dfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6899      	ldr	r1, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e0a:	025a      	lsls	r2, r3, #9
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6899      	ldr	r1, [r3, #8]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	029a      	lsls	r2, r3, #10
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	609a      	str	r2, [r3, #8]
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	40012300 	.word	0x40012300
 8002e48:	0f000001 	.word	0x0f000001

08002e4c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e92:	4a04      	ldr	r2, [pc, #16]	@ (8002ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	60d3      	str	r3, [r2, #12]
}
 8002e98:	bf00      	nop
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	e000ed00 	.word	0xe000ed00

08002ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eac:	4b04      	ldr	r3, [pc, #16]	@ (8002ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	0a1b      	lsrs	r3, r3, #8
 8002eb2:	f003 0307 	and.w	r3, r3, #7
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	db0b      	blt.n	8002eee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ed6:	79fb      	ldrb	r3, [r7, #7]
 8002ed8:	f003 021f 	and.w	r2, r3, #31
 8002edc:	4907      	ldr	r1, [pc, #28]	@ (8002efc <__NVIC_EnableIRQ+0x38>)
 8002ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee2:	095b      	lsrs	r3, r3, #5
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	e000e100 	.word	0xe000e100

08002f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	6039      	str	r1, [r7, #0]
 8002f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	db0a      	blt.n	8002f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	490c      	ldr	r1, [pc, #48]	@ (8002f4c <__NVIC_SetPriority+0x4c>)
 8002f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1e:	0112      	lsls	r2, r2, #4
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	440b      	add	r3, r1
 8002f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f28:	e00a      	b.n	8002f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	4908      	ldr	r1, [pc, #32]	@ (8002f50 <__NVIC_SetPriority+0x50>)
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	f003 030f 	and.w	r3, r3, #15
 8002f36:	3b04      	subs	r3, #4
 8002f38:	0112      	lsls	r2, r2, #4
 8002f3a:	b2d2      	uxtb	r2, r2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	761a      	strb	r2, [r3, #24]
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	e000e100 	.word	0xe000e100
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b089      	sub	sp, #36	@ 0x24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	f1c3 0307 	rsb	r3, r3, #7
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	bf28      	it	cs
 8002f72:	2304      	movcs	r3, #4
 8002f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	2b06      	cmp	r3, #6
 8002f7c:	d902      	bls.n	8002f84 <NVIC_EncodePriority+0x30>
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	3b03      	subs	r3, #3
 8002f82:	e000      	b.n	8002f86 <NVIC_EncodePriority+0x32>
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	43da      	mvns	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	401a      	ands	r2, r3
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa6:	43d9      	mvns	r1, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fac:	4313      	orrs	r3, r2
         );
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3724      	adds	r7, #36	@ 0x24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
	...

08002fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fcc:	d301      	bcc.n	8002fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e00f      	b.n	8002ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ffc <SysTick_Config+0x40>)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fda:	210f      	movs	r1, #15
 8002fdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fe0:	f7ff ff8e 	bl	8002f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fe4:	4b05      	ldr	r3, [pc, #20]	@ (8002ffc <SysTick_Config+0x40>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fea:	4b04      	ldr	r3, [pc, #16]	@ (8002ffc <SysTick_Config+0x40>)
 8002fec:	2207      	movs	r2, #7
 8002fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	e000e010 	.word	0xe000e010

08003000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff ff29 	bl	8002e60 <__NVIC_SetPriorityGrouping>
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003016:	b580      	push	{r7, lr}
 8003018:	b086      	sub	sp, #24
 800301a:	af00      	add	r7, sp, #0
 800301c:	4603      	mov	r3, r0
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
 8003022:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003028:	f7ff ff3e 	bl	8002ea8 <__NVIC_GetPriorityGrouping>
 800302c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	6978      	ldr	r0, [r7, #20]
 8003034:	f7ff ff8e 	bl	8002f54 <NVIC_EncodePriority>
 8003038:	4602      	mov	r2, r0
 800303a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff ff5d 	bl	8002f00 <__NVIC_SetPriority>
}
 8003046:	bf00      	nop
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	b082      	sub	sp, #8
 8003052:	af00      	add	r7, sp, #0
 8003054:	4603      	mov	r3, r0
 8003056:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305c:	4618      	mov	r0, r3
 800305e:	f7ff ff31 	bl	8002ec4 <__NVIC_EnableIRQ>
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7ff ffa2 	bl	8002fbc <SysTick_Config>
 8003078:	4603      	mov	r3, r0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
	...

08003084 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003084:	b480      	push	{r7}
 8003086:	b089      	sub	sp, #36	@ 0x24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800308e:	2300      	movs	r3, #0
 8003090:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003092:	2300      	movs	r3, #0
 8003094:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003096:	2300      	movs	r3, #0
 8003098:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800309a:	2300      	movs	r3, #0
 800309c:	61fb      	str	r3, [r7, #28]
 800309e:	e16b      	b.n	8003378 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030a0:	2201      	movs	r2, #1
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	4013      	ands	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	f040 815a 	bne.w	8003372 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d005      	beq.n	80030d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d130      	bne.n	8003138 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	2203      	movs	r2, #3
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4013      	ands	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800310c:	2201      	movs	r2, #1
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43db      	mvns	r3, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	091b      	lsrs	r3, r3, #4
 8003122:	f003 0201 	and.w	r2, r3, #1
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	2b03      	cmp	r3, #3
 8003142:	d017      	beq.n	8003174 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	2203      	movs	r2, #3
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4313      	orrs	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d123      	bne.n	80031c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	08da      	lsrs	r2, r3, #3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3208      	adds	r2, #8
 8003188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800318c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	f003 0307 	and.w	r3, r3, #7
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	220f      	movs	r2, #15
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4013      	ands	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	f003 0307 	and.w	r3, r3, #7
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	08da      	lsrs	r2, r3, #3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3208      	adds	r2, #8
 80031c2:	69b9      	ldr	r1, [r7, #24]
 80031c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	2203      	movs	r2, #3
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f003 0203 	and.w	r2, r3, #3
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003204:	2b00      	cmp	r3, #0
 8003206:	f000 80b4 	beq.w	8003372 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800320a:	2300      	movs	r3, #0
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	4b60      	ldr	r3, [pc, #384]	@ (8003390 <HAL_GPIO_Init+0x30c>)
 8003210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003212:	4a5f      	ldr	r2, [pc, #380]	@ (8003390 <HAL_GPIO_Init+0x30c>)
 8003214:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003218:	6453      	str	r3, [r2, #68]	@ 0x44
 800321a:	4b5d      	ldr	r3, [pc, #372]	@ (8003390 <HAL_GPIO_Init+0x30c>)
 800321c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003222:	60fb      	str	r3, [r7, #12]
 8003224:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003226:	4a5b      	ldr	r2, [pc, #364]	@ (8003394 <HAL_GPIO_Init+0x310>)
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	089b      	lsrs	r3, r3, #2
 800322c:	3302      	adds	r3, #2
 800322e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003232:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	f003 0303 	and.w	r3, r3, #3
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	220f      	movs	r2, #15
 800323e:	fa02 f303 	lsl.w	r3, r2, r3
 8003242:	43db      	mvns	r3, r3
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	4013      	ands	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a52      	ldr	r2, [pc, #328]	@ (8003398 <HAL_GPIO_Init+0x314>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d02b      	beq.n	80032aa <HAL_GPIO_Init+0x226>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a51      	ldr	r2, [pc, #324]	@ (800339c <HAL_GPIO_Init+0x318>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d025      	beq.n	80032a6 <HAL_GPIO_Init+0x222>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a50      	ldr	r2, [pc, #320]	@ (80033a0 <HAL_GPIO_Init+0x31c>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d01f      	beq.n	80032a2 <HAL_GPIO_Init+0x21e>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a4f      	ldr	r2, [pc, #316]	@ (80033a4 <HAL_GPIO_Init+0x320>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d019      	beq.n	800329e <HAL_GPIO_Init+0x21a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a4e      	ldr	r2, [pc, #312]	@ (80033a8 <HAL_GPIO_Init+0x324>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d013      	beq.n	800329a <HAL_GPIO_Init+0x216>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a4d      	ldr	r2, [pc, #308]	@ (80033ac <HAL_GPIO_Init+0x328>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d00d      	beq.n	8003296 <HAL_GPIO_Init+0x212>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a4c      	ldr	r2, [pc, #304]	@ (80033b0 <HAL_GPIO_Init+0x32c>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d007      	beq.n	8003292 <HAL_GPIO_Init+0x20e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a4b      	ldr	r2, [pc, #300]	@ (80033b4 <HAL_GPIO_Init+0x330>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d101      	bne.n	800328e <HAL_GPIO_Init+0x20a>
 800328a:	2307      	movs	r3, #7
 800328c:	e00e      	b.n	80032ac <HAL_GPIO_Init+0x228>
 800328e:	2308      	movs	r3, #8
 8003290:	e00c      	b.n	80032ac <HAL_GPIO_Init+0x228>
 8003292:	2306      	movs	r3, #6
 8003294:	e00a      	b.n	80032ac <HAL_GPIO_Init+0x228>
 8003296:	2305      	movs	r3, #5
 8003298:	e008      	b.n	80032ac <HAL_GPIO_Init+0x228>
 800329a:	2304      	movs	r3, #4
 800329c:	e006      	b.n	80032ac <HAL_GPIO_Init+0x228>
 800329e:	2303      	movs	r3, #3
 80032a0:	e004      	b.n	80032ac <HAL_GPIO_Init+0x228>
 80032a2:	2302      	movs	r3, #2
 80032a4:	e002      	b.n	80032ac <HAL_GPIO_Init+0x228>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <HAL_GPIO_Init+0x228>
 80032aa:	2300      	movs	r3, #0
 80032ac:	69fa      	ldr	r2, [r7, #28]
 80032ae:	f002 0203 	and.w	r2, r2, #3
 80032b2:	0092      	lsls	r2, r2, #2
 80032b4:	4093      	lsls	r3, r2
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032bc:	4935      	ldr	r1, [pc, #212]	@ (8003394 <HAL_GPIO_Init+0x310>)
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	089b      	lsrs	r3, r3, #2
 80032c2:	3302      	adds	r3, #2
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ca:	4b3b      	ldr	r3, [pc, #236]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	43db      	mvns	r3, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4013      	ands	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d003      	beq.n	80032ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032ee:	4a32      	ldr	r2, [pc, #200]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032f4:	4b30      	ldr	r3, [pc, #192]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d003      	beq.n	8003318 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003318:	4a27      	ldr	r2, [pc, #156]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800331e:	4b26      	ldr	r3, [pc, #152]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	43db      	mvns	r3, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4013      	ands	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003342:	4a1d      	ldr	r2, [pc, #116]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003348:	4b1b      	ldr	r3, [pc, #108]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4313      	orrs	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800336c:	4a12      	ldr	r2, [pc, #72]	@ (80033b8 <HAL_GPIO_Init+0x334>)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3301      	adds	r3, #1
 8003376:	61fb      	str	r3, [r7, #28]
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	2b0f      	cmp	r3, #15
 800337c:	f67f ae90 	bls.w	80030a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003380:	bf00      	nop
 8003382:	bf00      	nop
 8003384:	3724      	adds	r7, #36	@ 0x24
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800
 8003394:	40013800 	.word	0x40013800
 8003398:	40020000 	.word	0x40020000
 800339c:	40020400 	.word	0x40020400
 80033a0:	40020800 	.word	0x40020800
 80033a4:	40020c00 	.word	0x40020c00
 80033a8:	40021000 	.word	0x40021000
 80033ac:	40021400 	.word	0x40021400
 80033b0:	40021800 	.word	0x40021800
 80033b4:	40021c00 	.word	0x40021c00
 80033b8:	40013c00 	.word	0x40013c00

080033bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	460b      	mov	r3, r1
 80033c6:	807b      	strh	r3, [r7, #2]
 80033c8:	4613      	mov	r3, r2
 80033ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033cc:	787b      	ldrb	r3, [r7, #1]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033d2:	887a      	ldrh	r2, [r7, #2]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033d8:	e003      	b.n	80033e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033da:	887b      	ldrh	r3, [r7, #2]
 80033dc:	041a      	lsls	r2, r3, #16
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	619a      	str	r2, [r3, #24]
}
 80033e2:	bf00      	nop
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
	...

080033f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e12b      	b.n	800365a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b00      	cmp	r3, #0
 800340c:	d106      	bne.n	800341c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f7fe fe0c 	bl	8002034 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2224      	movs	r2, #36	@ 0x24
 8003420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0201 	bic.w	r2, r2, #1
 8003432:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003442:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003452:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003454:	f001 fbf6 	bl	8004c44 <HAL_RCC_GetPCLK1Freq>
 8003458:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4a81      	ldr	r2, [pc, #516]	@ (8003664 <HAL_I2C_Init+0x274>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d807      	bhi.n	8003474 <HAL_I2C_Init+0x84>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	4a80      	ldr	r2, [pc, #512]	@ (8003668 <HAL_I2C_Init+0x278>)
 8003468:	4293      	cmp	r3, r2
 800346a:	bf94      	ite	ls
 800346c:	2301      	movls	r3, #1
 800346e:	2300      	movhi	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	e006      	b.n	8003482 <HAL_I2C_Init+0x92>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4a7d      	ldr	r2, [pc, #500]	@ (800366c <HAL_I2C_Init+0x27c>)
 8003478:	4293      	cmp	r3, r2
 800347a:	bf94      	ite	ls
 800347c:	2301      	movls	r3, #1
 800347e:	2300      	movhi	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e0e7      	b.n	800365a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	4a78      	ldr	r2, [pc, #480]	@ (8003670 <HAL_I2C_Init+0x280>)
 800348e:	fba2 2303 	umull	r2, r3, r2, r3
 8003492:	0c9b      	lsrs	r3, r3, #18
 8003494:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4a6a      	ldr	r2, [pc, #424]	@ (8003664 <HAL_I2C_Init+0x274>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d802      	bhi.n	80034c4 <HAL_I2C_Init+0xd4>
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	3301      	adds	r3, #1
 80034c2:	e009      	b.n	80034d8 <HAL_I2C_Init+0xe8>
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80034ca:	fb02 f303 	mul.w	r3, r2, r3
 80034ce:	4a69      	ldr	r2, [pc, #420]	@ (8003674 <HAL_I2C_Init+0x284>)
 80034d0:	fba2 2303 	umull	r2, r3, r2, r3
 80034d4:	099b      	lsrs	r3, r3, #6
 80034d6:	3301      	adds	r3, #1
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	430b      	orrs	r3, r1
 80034de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80034ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	495c      	ldr	r1, [pc, #368]	@ (8003664 <HAL_I2C_Init+0x274>)
 80034f4:	428b      	cmp	r3, r1
 80034f6:	d819      	bhi.n	800352c <HAL_I2C_Init+0x13c>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	1e59      	subs	r1, r3, #1
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	fbb1 f3f3 	udiv	r3, r1, r3
 8003506:	1c59      	adds	r1, r3, #1
 8003508:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800350c:	400b      	ands	r3, r1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_I2C_Init+0x138>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	1e59      	subs	r1, r3, #1
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003520:	3301      	adds	r3, #1
 8003522:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003526:	e051      	b.n	80035cc <HAL_I2C_Init+0x1dc>
 8003528:	2304      	movs	r3, #4
 800352a:	e04f      	b.n	80035cc <HAL_I2C_Init+0x1dc>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d111      	bne.n	8003558 <HAL_I2C_Init+0x168>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	1e58      	subs	r0, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6859      	ldr	r1, [r3, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	440b      	add	r3, r1
 8003542:	fbb0 f3f3 	udiv	r3, r0, r3
 8003546:	3301      	adds	r3, #1
 8003548:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800354c:	2b00      	cmp	r3, #0
 800354e:	bf0c      	ite	eq
 8003550:	2301      	moveq	r3, #1
 8003552:	2300      	movne	r3, #0
 8003554:	b2db      	uxtb	r3, r3
 8003556:	e012      	b.n	800357e <HAL_I2C_Init+0x18e>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	1e58      	subs	r0, r3, #1
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	0099      	lsls	r1, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	fbb0 f3f3 	udiv	r3, r0, r3
 800356e:	3301      	adds	r3, #1
 8003570:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003574:	2b00      	cmp	r3, #0
 8003576:	bf0c      	ite	eq
 8003578:	2301      	moveq	r3, #1
 800357a:	2300      	movne	r3, #0
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <HAL_I2C_Init+0x196>
 8003582:	2301      	movs	r3, #1
 8003584:	e022      	b.n	80035cc <HAL_I2C_Init+0x1dc>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d10e      	bne.n	80035ac <HAL_I2C_Init+0x1bc>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	1e58      	subs	r0, r3, #1
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6859      	ldr	r1, [r3, #4]
 8003596:	460b      	mov	r3, r1
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	440b      	add	r3, r1
 800359c:	fbb0 f3f3 	udiv	r3, r0, r3
 80035a0:	3301      	adds	r3, #1
 80035a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035aa:	e00f      	b.n	80035cc <HAL_I2C_Init+0x1dc>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	1e58      	subs	r0, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6859      	ldr	r1, [r3, #4]
 80035b4:	460b      	mov	r3, r1
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	0099      	lsls	r1, r3, #2
 80035bc:	440b      	add	r3, r1
 80035be:	fbb0 f3f3 	udiv	r3, r0, r3
 80035c2:	3301      	adds	r3, #1
 80035c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	6809      	ldr	r1, [r1, #0]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69da      	ldr	r2, [r3, #28]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80035fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	6911      	ldr	r1, [r2, #16]
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68d2      	ldr	r2, [r2, #12]
 8003606:	4311      	orrs	r1, r2
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	6812      	ldr	r2, [r2, #0]
 800360c:	430b      	orrs	r3, r1
 800360e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	695a      	ldr	r2, [r3, #20]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	431a      	orrs	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	430a      	orrs	r2, r1
 800362a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0201 	orr.w	r2, r2, #1
 800363a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2220      	movs	r2, #32
 8003646:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	000186a0 	.word	0x000186a0
 8003668:	001e847f 	.word	0x001e847f
 800366c:	003d08ff 	.word	0x003d08ff
 8003670:	431bde83 	.word	0x431bde83
 8003674:	10624dd3 	.word	0x10624dd3

08003678 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b088      	sub	sp, #32
 800367c:	af02      	add	r7, sp, #8
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	607a      	str	r2, [r7, #4]
 8003682:	461a      	mov	r2, r3
 8003684:	460b      	mov	r3, r1
 8003686:	817b      	strh	r3, [r7, #10]
 8003688:	4613      	mov	r3, r2
 800368a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800368c:	f7fe ff3c 	bl	8002508 <HAL_GetTick>
 8003690:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b20      	cmp	r3, #32
 800369c:	f040 80e0 	bne.w	8003860 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	2319      	movs	r3, #25
 80036a6:	2201      	movs	r2, #1
 80036a8:	4970      	ldr	r1, [pc, #448]	@ (800386c <HAL_I2C_Master_Transmit+0x1f4>)
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 fc64 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80036b6:	2302      	movs	r3, #2
 80036b8:	e0d3      	b.n	8003862 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_I2C_Master_Transmit+0x50>
 80036c4:	2302      	movs	r3, #2
 80036c6:	e0cc      	b.n	8003862 <HAL_I2C_Master_Transmit+0x1ea>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d007      	beq.n	80036ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f042 0201 	orr.w	r2, r2, #1
 80036ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2221      	movs	r2, #33	@ 0x21
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2210      	movs	r2, #16
 800370a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	893a      	ldrh	r2, [r7, #8]
 800371e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003724:	b29a      	uxth	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4a50      	ldr	r2, [pc, #320]	@ (8003870 <HAL_I2C_Master_Transmit+0x1f8>)
 800372e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003730:	8979      	ldrh	r1, [r7, #10]
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	6a3a      	ldr	r2, [r7, #32]
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 face 	bl	8003cd8 <I2C_MasterRequestWrite>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e08d      	b.n	8003862 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003746:	2300      	movs	r3, #0
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	613b      	str	r3, [r7, #16]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	613b      	str	r3, [r7, #16]
 800375a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800375c:	e066      	b.n	800382c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	6a39      	ldr	r1, [r7, #32]
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f000 fd22 	bl	80041ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00d      	beq.n	800378a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	2b04      	cmp	r3, #4
 8003774:	d107      	bne.n	8003786 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003784:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e06b      	b.n	8003862 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378e:	781a      	ldrb	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379a:	1c5a      	adds	r2, r3, #1
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d11b      	bne.n	8003800 <HAL_I2C_Master_Transmit+0x188>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d017      	beq.n	8003800 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d4:	781a      	ldrb	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e0:	1c5a      	adds	r2, r3, #1
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	6a39      	ldr	r1, [r7, #32]
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f000 fd19 	bl	800423c <I2C_WaitOnBTFFlagUntilTimeout>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00d      	beq.n	800382c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003814:	2b04      	cmp	r3, #4
 8003816:	d107      	bne.n	8003828 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003826:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e01a      	b.n	8003862 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003830:	2b00      	cmp	r3, #0
 8003832:	d194      	bne.n	800375e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003842:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800385c:	2300      	movs	r3, #0
 800385e:	e000      	b.n	8003862 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003860:	2302      	movs	r3, #2
  }
}
 8003862:	4618      	mov	r0, r3
 8003864:	3718      	adds	r7, #24
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	00100002 	.word	0x00100002
 8003870:	ffff0000 	.word	0xffff0000

08003874 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08c      	sub	sp, #48	@ 0x30
 8003878:	af02      	add	r7, sp, #8
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	607a      	str	r2, [r7, #4]
 800387e:	461a      	mov	r2, r3
 8003880:	460b      	mov	r3, r1
 8003882:	817b      	strh	r3, [r7, #10]
 8003884:	4613      	mov	r3, r2
 8003886:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003888:	f7fe fe3e 	bl	8002508 <HAL_GetTick>
 800388c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b20      	cmp	r3, #32
 8003898:	f040 8217 	bne.w	8003cca <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800389c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	2319      	movs	r3, #25
 80038a2:	2201      	movs	r2, #1
 80038a4:	497c      	ldr	r1, [pc, #496]	@ (8003a98 <HAL_I2C_Master_Receive+0x224>)
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 fb66 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80038b2:	2302      	movs	r3, #2
 80038b4:	e20a      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d101      	bne.n	80038c4 <HAL_I2C_Master_Receive+0x50>
 80038c0:	2302      	movs	r3, #2
 80038c2:	e203      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d007      	beq.n	80038ea <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f042 0201 	orr.w	r2, r2, #1
 80038e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2222      	movs	r2, #34	@ 0x22
 80038fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2210      	movs	r2, #16
 8003906:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	893a      	ldrh	r2, [r7, #8]
 800391a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003920:	b29a      	uxth	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	4a5c      	ldr	r2, [pc, #368]	@ (8003a9c <HAL_I2C_Master_Receive+0x228>)
 800392a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800392c:	8979      	ldrh	r1, [r7, #10]
 800392e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 fa52 	bl	8003ddc <I2C_MasterRequestRead>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e1c4      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003946:	2b00      	cmp	r3, #0
 8003948:	d113      	bne.n	8003972 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800394a:	2300      	movs	r3, #0
 800394c:	623b      	str	r3, [r7, #32]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	623b      	str	r3, [r7, #32]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	623b      	str	r3, [r7, #32]
 800395e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	e198      	b.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003976:	2b01      	cmp	r3, #1
 8003978:	d11b      	bne.n	80039b2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003988:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800398a:	2300      	movs	r3, #0
 800398c:	61fb      	str	r3, [r7, #28]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	61fb      	str	r3, [r7, #28]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	61fb      	str	r3, [r7, #28]
 800399e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	e178      	b.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d11b      	bne.n	80039f2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039c8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039da:	2300      	movs	r3, #0
 80039dc:	61bb      	str	r3, [r7, #24]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	61bb      	str	r3, [r7, #24]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	61bb      	str	r3, [r7, #24]
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	e158      	b.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a02:	2300      	movs	r3, #0
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	617b      	str	r3, [r7, #20]
 8003a16:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003a18:	e144      	b.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1e:	2b03      	cmp	r3, #3
 8003a20:	f200 80f1 	bhi.w	8003c06 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d123      	bne.n	8003a74 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f000 fc4b 	bl	80042cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e145      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	691a      	ldr	r2, [r3, #16]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4a:	b2d2      	uxtb	r2, r2
 8003a4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a52:	1c5a      	adds	r2, r3, #1
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a72:	e117      	b.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d14e      	bne.n	8003b1a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a82:	2200      	movs	r2, #0
 8003a84:	4906      	ldr	r1, [pc, #24]	@ (8003aa0 <HAL_I2C_Master_Receive+0x22c>)
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f000 fa76 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d008      	beq.n	8003aa4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e11a      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
 8003a96:	bf00      	nop
 8003a98:	00100002 	.word	0x00100002
 8003a9c:	ffff0000 	.word	0xffff0000
 8003aa0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691a      	ldr	r2, [r3, #16]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	b2d2      	uxtb	r2, r2
 8003ac0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	691a      	ldr	r2, [r3, #16]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b18:	e0c4      	b.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1c:	9300      	str	r3, [sp, #0]
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b20:	2200      	movs	r2, #0
 8003b22:	496c      	ldr	r1, [pc, #432]	@ (8003cd4 <HAL_I2C_Master_Receive+0x460>)
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 fa27 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e0cb      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	691a      	ldr	r2, [r3, #16]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4e:	b2d2      	uxtb	r2, r2
 8003b50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b56:	1c5a      	adds	r2, r3, #1
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	4955      	ldr	r1, [pc, #340]	@ (8003cd4 <HAL_I2C_Master_Receive+0x460>)
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 f9f9 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e09d      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	691a      	ldr	r2, [r3, #16]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003baa:	b2d2      	uxtb	r2, r2
 8003bac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb2:	1c5a      	adds	r2, r3, #1
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	1c5a      	adds	r2, r3, #1
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c04:	e04e      	b.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fb5e 	bl	80042cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e058      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	691a      	ldr	r2, [r3, #16]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	1c5a      	adds	r2, r3, #1
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	f003 0304 	and.w	r3, r3, #4
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d124      	bne.n	8003ca4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d107      	bne.n	8003c72 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c70:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	691a      	ldr	r2, [r3, #16]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	1c5a      	adds	r2, r3, #1
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f47f aeb6 	bne.w	8003a1a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e000      	b.n	8003ccc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003cca:	2302      	movs	r3, #2
  }
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3728      	adds	r7, #40	@ 0x28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	00010004 	.word	0x00010004

08003cd8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b088      	sub	sp, #32
 8003cdc:	af02      	add	r7, sp, #8
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	607a      	str	r2, [r7, #4]
 8003ce2:	603b      	str	r3, [r7, #0]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d006      	beq.n	8003d02 <I2C_MasterRequestWrite+0x2a>
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d003      	beq.n	8003d02 <I2C_MasterRequestWrite+0x2a>
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d00:	d108      	bne.n	8003d14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	e00b      	b.n	8003d2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d18:	2b12      	cmp	r3, #18
 8003d1a:	d107      	bne.n	8003d2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 f91d 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00d      	beq.n	8003d60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d52:	d103      	bne.n	8003d5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e035      	b.n	8003dcc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d68:	d108      	bne.n	8003d7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d6a:	897b      	ldrh	r3, [r7, #10]
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	461a      	mov	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d78:	611a      	str	r2, [r3, #16]
 8003d7a:	e01b      	b.n	8003db4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d7c:	897b      	ldrh	r3, [r7, #10]
 8003d7e:	11db      	asrs	r3, r3, #7
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	f003 0306 	and.w	r3, r3, #6
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f063 030f 	orn	r3, r3, #15
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	490e      	ldr	r1, [pc, #56]	@ (8003dd4 <I2C_MasterRequestWrite+0xfc>)
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f966 	bl	800406c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e010      	b.n	8003dcc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003daa:	897b      	ldrh	r3, [r7, #10]
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	4907      	ldr	r1, [pc, #28]	@ (8003dd8 <I2C_MasterRequestWrite+0x100>)
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f956 	bl	800406c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e000      	b.n	8003dcc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3718      	adds	r7, #24
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	00010008 	.word	0x00010008
 8003dd8:	00010002 	.word	0x00010002

08003ddc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af02      	add	r7, sp, #8
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	607a      	str	r2, [r7, #4]
 8003de6:	603b      	str	r3, [r7, #0]
 8003de8:	460b      	mov	r3, r1
 8003dea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e00:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d006      	beq.n	8003e16 <I2C_MasterRequestRead+0x3a>
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d003      	beq.n	8003e16 <I2C_MasterRequestRead+0x3a>
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e14:	d108      	bne.n	8003e28 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	e00b      	b.n	8003e40 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2c:	2b11      	cmp	r3, #17
 8003e2e:	d107      	bne.n	8003e40 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 f893 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00d      	beq.n	8003e74 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e66:	d103      	bne.n	8003e70 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e079      	b.n	8003f68 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e7c:	d108      	bne.n	8003e90 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e7e:	897b      	ldrh	r3, [r7, #10]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	f043 0301 	orr.w	r3, r3, #1
 8003e86:	b2da      	uxtb	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	611a      	str	r2, [r3, #16]
 8003e8e:	e05f      	b.n	8003f50 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e90:	897b      	ldrh	r3, [r7, #10]
 8003e92:	11db      	asrs	r3, r3, #7
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	f003 0306 	and.w	r3, r3, #6
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	f063 030f 	orn	r3, r3, #15
 8003ea0:	b2da      	uxtb	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	4930      	ldr	r1, [pc, #192]	@ (8003f70 <I2C_MasterRequestRead+0x194>)
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 f8dc 	bl	800406c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e054      	b.n	8003f68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003ebe:	897b      	ldrh	r3, [r7, #10]
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	4929      	ldr	r1, [pc, #164]	@ (8003f74 <I2C_MasterRequestRead+0x198>)
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 f8cc 	bl	800406c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e044      	b.n	8003f68 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ede:	2300      	movs	r3, #0
 8003ee0:	613b      	str	r3, [r7, #16]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	613b      	str	r3, [r7, #16]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	613b      	str	r3, [r7, #16]
 8003ef2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f02:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 f831 	bl	8003f78 <I2C_WaitOnFlagUntilTimeout>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00d      	beq.n	8003f38 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f2a:	d103      	bne.n	8003f34 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f32:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e017      	b.n	8003f68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003f38:	897b      	ldrh	r3, [r7, #10]
 8003f3a:	11db      	asrs	r3, r3, #7
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	f003 0306 	and.w	r3, r3, #6
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f063 030e 	orn	r3, r3, #14
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	4907      	ldr	r1, [pc, #28]	@ (8003f74 <I2C_MasterRequestRead+0x198>)
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f888 	bl	800406c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	00010008 	.word	0x00010008
 8003f74:	00010002 	.word	0x00010002

08003f78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	603b      	str	r3, [r7, #0]
 8003f84:	4613      	mov	r3, r2
 8003f86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f88:	e048      	b.n	800401c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f90:	d044      	beq.n	800401c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f92:	f7fe fab9 	bl	8002508 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d302      	bcc.n	8003fa8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d139      	bne.n	800401c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	0c1b      	lsrs	r3, r3, #16
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d10d      	bne.n	8003fce <I2C_WaitOnFlagUntilTimeout+0x56>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	43da      	mvns	r2, r3
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	bf0c      	ite	eq
 8003fc4:	2301      	moveq	r3, #1
 8003fc6:	2300      	movne	r3, #0
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	e00c      	b.n	8003fe8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	43da      	mvns	r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	bf0c      	ite	eq
 8003fe0:	2301      	moveq	r3, #1
 8003fe2:	2300      	movne	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	79fb      	ldrb	r3, [r7, #7]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d116      	bne.n	800401c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004008:	f043 0220 	orr.w	r2, r3, #32
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e023      	b.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	0c1b      	lsrs	r3, r3, #16
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b01      	cmp	r3, #1
 8004024:	d10d      	bne.n	8004042 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	43da      	mvns	r2, r3
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	4013      	ands	r3, r2
 8004032:	b29b      	uxth	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	bf0c      	ite	eq
 8004038:	2301      	moveq	r3, #1
 800403a:	2300      	movne	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	e00c      	b.n	800405c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	43da      	mvns	r2, r3
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	4013      	ands	r3, r2
 800404e:	b29b      	uxth	r3, r3
 8004050:	2b00      	cmp	r3, #0
 8004052:	bf0c      	ite	eq
 8004054:	2301      	moveq	r3, #1
 8004056:	2300      	movne	r3, #0
 8004058:	b2db      	uxtb	r3, r3
 800405a:	461a      	mov	r2, r3
 800405c:	79fb      	ldrb	r3, [r7, #7]
 800405e:	429a      	cmp	r2, r3
 8004060:	d093      	beq.n	8003f8a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	3710      	adds	r7, #16
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
 8004078:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800407a:	e071      	b.n	8004160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800408a:	d123      	bne.n	80040d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800409a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c0:	f043 0204 	orr.w	r2, r3, #4
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e067      	b.n	80041a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040da:	d041      	beq.n	8004160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040dc:	f7fe fa14 	bl	8002508 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d302      	bcc.n	80040f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d136      	bne.n	8004160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	0c1b      	lsrs	r3, r3, #16
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d10c      	bne.n	8004116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	43da      	mvns	r2, r3
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	4013      	ands	r3, r2
 8004108:	b29b      	uxth	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	bf14      	ite	ne
 800410e:	2301      	movne	r3, #1
 8004110:	2300      	moveq	r3, #0
 8004112:	b2db      	uxtb	r3, r3
 8004114:	e00b      	b.n	800412e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	43da      	mvns	r2, r3
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	4013      	ands	r3, r2
 8004122:	b29b      	uxth	r3, r3
 8004124:	2b00      	cmp	r3, #0
 8004126:	bf14      	ite	ne
 8004128:	2301      	movne	r3, #1
 800412a:	2300      	moveq	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d016      	beq.n	8004160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2220      	movs	r2, #32
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	f043 0220 	orr.w	r2, r3, #32
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e021      	b.n	80041a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	0c1b      	lsrs	r3, r3, #16
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b01      	cmp	r3, #1
 8004168:	d10c      	bne.n	8004184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	43da      	mvns	r2, r3
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	4013      	ands	r3, r2
 8004176:	b29b      	uxth	r3, r3
 8004178:	2b00      	cmp	r3, #0
 800417a:	bf14      	ite	ne
 800417c:	2301      	movne	r3, #1
 800417e:	2300      	moveq	r3, #0
 8004180:	b2db      	uxtb	r3, r3
 8004182:	e00b      	b.n	800419c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	43da      	mvns	r2, r3
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	4013      	ands	r3, r2
 8004190:	b29b      	uxth	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	bf14      	ite	ne
 8004196:	2301      	movne	r3, #1
 8004198:	2300      	moveq	r3, #0
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	f47f af6d 	bne.w	800407c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041b8:	e034      	b.n	8004224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 f8e3 	bl	8004386 <I2C_IsAcknowledgeFailed>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e034      	b.n	8004234 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041d0:	d028      	beq.n	8004224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041d2:	f7fe f999 	bl	8002508 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	68ba      	ldr	r2, [r7, #8]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d302      	bcc.n	80041e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d11d      	bne.n	8004224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f2:	2b80      	cmp	r3, #128	@ 0x80
 80041f4:	d016      	beq.n	8004224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004210:	f043 0220 	orr.w	r2, r3, #32
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e007      	b.n	8004234 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422e:	2b80      	cmp	r3, #128	@ 0x80
 8004230:	d1c3      	bne.n	80041ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004248:	e034      	b.n	80042b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f89b 	bl	8004386 <I2C_IsAcknowledgeFailed>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e034      	b.n	80042c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004260:	d028      	beq.n	80042b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004262:	f7fe f951 	bl	8002508 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	429a      	cmp	r2, r3
 8004270:	d302      	bcc.n	8004278 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d11d      	bne.n	80042b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	f003 0304 	and.w	r3, r3, #4
 8004282:	2b04      	cmp	r3, #4
 8004284:	d016      	beq.n	80042b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a0:	f043 0220 	orr.w	r2, r3, #32
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e007      	b.n	80042c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f003 0304 	and.w	r3, r3, #4
 80042be:	2b04      	cmp	r3, #4
 80042c0:	d1c3      	bne.n	800424a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042d8:	e049      	b.n	800436e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	f003 0310 	and.w	r3, r3, #16
 80042e4:	2b10      	cmp	r3, #16
 80042e6:	d119      	bne.n	800431c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f06f 0210 	mvn.w	r2, #16
 80042f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2220      	movs	r2, #32
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e030      	b.n	800437e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800431c:	f7fe f8f4 	bl	8002508 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	68ba      	ldr	r2, [r7, #8]
 8004328:	429a      	cmp	r2, r3
 800432a:	d302      	bcc.n	8004332 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d11d      	bne.n	800436e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800433c:	2b40      	cmp	r3, #64	@ 0x40
 800433e:	d016      	beq.n	800436e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2220      	movs	r2, #32
 800434a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	f043 0220 	orr.w	r2, r3, #32
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e007      	b.n	800437e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004378:	2b40      	cmp	r3, #64	@ 0x40
 800437a:	d1ae      	bne.n	80042da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004398:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800439c:	d11b      	bne.n	80043d6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043a6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	f043 0204 	orr.w	r2, r3, #4
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e267      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d075      	beq.n	80044ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004402:	4b88      	ldr	r3, [pc, #544]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 030c 	and.w	r3, r3, #12
 800440a:	2b04      	cmp	r3, #4
 800440c:	d00c      	beq.n	8004428 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800440e:	4b85      	ldr	r3, [pc, #532]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004416:	2b08      	cmp	r3, #8
 8004418:	d112      	bne.n	8004440 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800441a:	4b82      	ldr	r3, [pc, #520]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004422:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004426:	d10b      	bne.n	8004440 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004428:	4b7e      	ldr	r3, [pc, #504]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d05b      	beq.n	80044ec <HAL_RCC_OscConfig+0x108>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d157      	bne.n	80044ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e242      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004448:	d106      	bne.n	8004458 <HAL_RCC_OscConfig+0x74>
 800444a:	4b76      	ldr	r3, [pc, #472]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a75      	ldr	r2, [pc, #468]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004454:	6013      	str	r3, [r2, #0]
 8004456:	e01d      	b.n	8004494 <HAL_RCC_OscConfig+0xb0>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004460:	d10c      	bne.n	800447c <HAL_RCC_OscConfig+0x98>
 8004462:	4b70      	ldr	r3, [pc, #448]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a6f      	ldr	r2, [pc, #444]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004468:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	4b6d      	ldr	r3, [pc, #436]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a6c      	ldr	r2, [pc, #432]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	e00b      	b.n	8004494 <HAL_RCC_OscConfig+0xb0>
 800447c:	4b69      	ldr	r3, [pc, #420]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a68      	ldr	r2, [pc, #416]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004482:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004486:	6013      	str	r3, [r2, #0]
 8004488:	4b66      	ldr	r3, [pc, #408]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a65      	ldr	r2, [pc, #404]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 800448e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004492:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d013      	beq.n	80044c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449c:	f7fe f834 	bl	8002508 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044a4:	f7fe f830 	bl	8002508 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b64      	cmp	r3, #100	@ 0x64
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e207      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044b6:	4b5b      	ldr	r3, [pc, #364]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0f0      	beq.n	80044a4 <HAL_RCC_OscConfig+0xc0>
 80044c2:	e014      	b.n	80044ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c4:	f7fe f820 	bl	8002508 <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044cc:	f7fe f81c 	bl	8002508 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b64      	cmp	r3, #100	@ 0x64
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e1f3      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044de:	4b51      	ldr	r3, [pc, #324]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0xe8>
 80044ea:	e000      	b.n	80044ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d063      	beq.n	80045c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044fa:	4b4a      	ldr	r3, [pc, #296]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 030c 	and.w	r3, r3, #12
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00b      	beq.n	800451e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004506:	4b47      	ldr	r3, [pc, #284]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800450e:	2b08      	cmp	r3, #8
 8004510:	d11c      	bne.n	800454c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004512:	4b44      	ldr	r3, [pc, #272]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d116      	bne.n	800454c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800451e:	4b41      	ldr	r3, [pc, #260]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d005      	beq.n	8004536 <HAL_RCC_OscConfig+0x152>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d001      	beq.n	8004536 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e1c7      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004536:	4b3b      	ldr	r3, [pc, #236]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	4937      	ldr	r1, [pc, #220]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004546:	4313      	orrs	r3, r2
 8004548:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800454a:	e03a      	b.n	80045c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d020      	beq.n	8004596 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004554:	4b34      	ldr	r3, [pc, #208]	@ (8004628 <HAL_RCC_OscConfig+0x244>)
 8004556:	2201      	movs	r2, #1
 8004558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800455a:	f7fd ffd5 	bl	8002508 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004562:	f7fd ffd1 	bl	8002508 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e1a8      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004574:	4b2b      	ldr	r3, [pc, #172]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0f0      	beq.n	8004562 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004580:	4b28      	ldr	r3, [pc, #160]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	4925      	ldr	r1, [pc, #148]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 8004590:	4313      	orrs	r3, r2
 8004592:	600b      	str	r3, [r1, #0]
 8004594:	e015      	b.n	80045c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004596:	4b24      	ldr	r3, [pc, #144]	@ (8004628 <HAL_RCC_OscConfig+0x244>)
 8004598:	2200      	movs	r2, #0
 800459a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800459c:	f7fd ffb4 	bl	8002508 <HAL_GetTick>
 80045a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045a2:	e008      	b.n	80045b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045a4:	f7fd ffb0 	bl	8002508 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e187      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d1f0      	bne.n	80045a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d036      	beq.n	800463c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d016      	beq.n	8004604 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045d6:	4b15      	ldr	r3, [pc, #84]	@ (800462c <HAL_RCC_OscConfig+0x248>)
 80045d8:	2201      	movs	r2, #1
 80045da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045dc:	f7fd ff94 	bl	8002508 <HAL_GetTick>
 80045e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e2:	e008      	b.n	80045f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045e4:	f7fd ff90 	bl	8002508 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e167      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004624 <HAL_RCC_OscConfig+0x240>)
 80045f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d0f0      	beq.n	80045e4 <HAL_RCC_OscConfig+0x200>
 8004602:	e01b      	b.n	800463c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004604:	4b09      	ldr	r3, [pc, #36]	@ (800462c <HAL_RCC_OscConfig+0x248>)
 8004606:	2200      	movs	r2, #0
 8004608:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800460a:	f7fd ff7d 	bl	8002508 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004610:	e00e      	b.n	8004630 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004612:	f7fd ff79 	bl	8002508 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d907      	bls.n	8004630 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e150      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
 8004624:	40023800 	.word	0x40023800
 8004628:	42470000 	.word	0x42470000
 800462c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004630:	4b88      	ldr	r3, [pc, #544]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004632:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1ea      	bne.n	8004612 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 8097 	beq.w	8004778 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800464a:	2300      	movs	r3, #0
 800464c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800464e:	4b81      	ldr	r3, [pc, #516]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d10f      	bne.n	800467a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	60bb      	str	r3, [r7, #8]
 800465e:	4b7d      	ldr	r3, [pc, #500]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	4a7c      	ldr	r2, [pc, #496]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004668:	6413      	str	r3, [r2, #64]	@ 0x40
 800466a:	4b7a      	ldr	r3, [pc, #488]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 800466c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004672:	60bb      	str	r3, [r7, #8]
 8004674:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004676:	2301      	movs	r3, #1
 8004678:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467a:	4b77      	ldr	r3, [pc, #476]	@ (8004858 <HAL_RCC_OscConfig+0x474>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004682:	2b00      	cmp	r3, #0
 8004684:	d118      	bne.n	80046b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004686:	4b74      	ldr	r3, [pc, #464]	@ (8004858 <HAL_RCC_OscConfig+0x474>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a73      	ldr	r2, [pc, #460]	@ (8004858 <HAL_RCC_OscConfig+0x474>)
 800468c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004690:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004692:	f7fd ff39 	bl	8002508 <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800469a:	f7fd ff35 	bl	8002508 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e10c      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ac:	4b6a      	ldr	r3, [pc, #424]	@ (8004858 <HAL_RCC_OscConfig+0x474>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0f0      	beq.n	800469a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d106      	bne.n	80046ce <HAL_RCC_OscConfig+0x2ea>
 80046c0:	4b64      	ldr	r3, [pc, #400]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046c4:	4a63      	ldr	r2, [pc, #396]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046c6:	f043 0301 	orr.w	r3, r3, #1
 80046ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80046cc:	e01c      	b.n	8004708 <HAL_RCC_OscConfig+0x324>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	2b05      	cmp	r3, #5
 80046d4:	d10c      	bne.n	80046f0 <HAL_RCC_OscConfig+0x30c>
 80046d6:	4b5f      	ldr	r3, [pc, #380]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046da:	4a5e      	ldr	r2, [pc, #376]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046dc:	f043 0304 	orr.w	r3, r3, #4
 80046e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e2:	4b5c      	ldr	r3, [pc, #368]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e6:	4a5b      	ldr	r2, [pc, #364]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046e8:	f043 0301 	orr.w	r3, r3, #1
 80046ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80046ee:	e00b      	b.n	8004708 <HAL_RCC_OscConfig+0x324>
 80046f0:	4b58      	ldr	r3, [pc, #352]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f4:	4a57      	ldr	r2, [pc, #348]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046f6:	f023 0301 	bic.w	r3, r3, #1
 80046fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80046fc:	4b55      	ldr	r3, [pc, #340]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80046fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004700:	4a54      	ldr	r2, [pc, #336]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004702:	f023 0304 	bic.w	r3, r3, #4
 8004706:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d015      	beq.n	800473c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004710:	f7fd fefa 	bl	8002508 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004716:	e00a      	b.n	800472e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004718:	f7fd fef6 	bl	8002508 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004726:	4293      	cmp	r3, r2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e0cb      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800472e:	4b49      	ldr	r3, [pc, #292]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d0ee      	beq.n	8004718 <HAL_RCC_OscConfig+0x334>
 800473a:	e014      	b.n	8004766 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800473c:	f7fd fee4 	bl	8002508 <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004742:	e00a      	b.n	800475a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004744:	f7fd fee0 	bl	8002508 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004752:	4293      	cmp	r3, r2
 8004754:	d901      	bls.n	800475a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e0b5      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800475a:	4b3e      	ldr	r3, [pc, #248]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 800475c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1ee      	bne.n	8004744 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004766:	7dfb      	ldrb	r3, [r7, #23]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d105      	bne.n	8004778 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800476c:	4b39      	ldr	r3, [pc, #228]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 800476e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004770:	4a38      	ldr	r2, [pc, #224]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004772:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004776:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 80a1 	beq.w	80048c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004782:	4b34      	ldr	r3, [pc, #208]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 030c 	and.w	r3, r3, #12
 800478a:	2b08      	cmp	r3, #8
 800478c:	d05c      	beq.n	8004848 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d141      	bne.n	800481a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004796:	4b31      	ldr	r3, [pc, #196]	@ (800485c <HAL_RCC_OscConfig+0x478>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479c:	f7fd feb4 	bl	8002508 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a4:	f7fd feb0 	bl	8002508 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e087      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	4b27      	ldr	r3, [pc, #156]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	69da      	ldr	r2, [r3, #28]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d0:	019b      	lsls	r3, r3, #6
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d8:	085b      	lsrs	r3, r3, #1
 80047da:	3b01      	subs	r3, #1
 80047dc:	041b      	lsls	r3, r3, #16
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e4:	061b      	lsls	r3, r3, #24
 80047e6:	491b      	ldr	r1, [pc, #108]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047ec:	4b1b      	ldr	r3, [pc, #108]	@ (800485c <HAL_RCC_OscConfig+0x478>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f2:	f7fd fe89 	bl	8002508 <HAL_GetTick>
 80047f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f8:	e008      	b.n	800480c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047fa:	f7fd fe85 	bl	8002508 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	2b02      	cmp	r3, #2
 8004806:	d901      	bls.n	800480c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e05c      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800480c:	4b11      	ldr	r3, [pc, #68]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d0f0      	beq.n	80047fa <HAL_RCC_OscConfig+0x416>
 8004818:	e054      	b.n	80048c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800481a:	4b10      	ldr	r3, [pc, #64]	@ (800485c <HAL_RCC_OscConfig+0x478>)
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004820:	f7fd fe72 	bl	8002508 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004828:	f7fd fe6e 	bl	8002508 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e045      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800483a:	4b06      	ldr	r3, [pc, #24]	@ (8004854 <HAL_RCC_OscConfig+0x470>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0x444>
 8004846:	e03d      	b.n	80048c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d107      	bne.n	8004860 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e038      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
 8004854:	40023800 	.word	0x40023800
 8004858:	40007000 	.word	0x40007000
 800485c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004860:	4b1b      	ldr	r3, [pc, #108]	@ (80048d0 <HAL_RCC_OscConfig+0x4ec>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d028      	beq.n	80048c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004878:	429a      	cmp	r2, r3
 800487a:	d121      	bne.n	80048c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004886:	429a      	cmp	r2, r3
 8004888:	d11a      	bne.n	80048c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004890:	4013      	ands	r3, r2
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004896:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004898:	4293      	cmp	r3, r2
 800489a:	d111      	bne.n	80048c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a6:	085b      	lsrs	r3, r3, #1
 80048a8:	3b01      	subs	r3, #1
 80048aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d107      	bne.n	80048c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048bc:	429a      	cmp	r2, r3
 80048be:	d001      	beq.n	80048c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e000      	b.n	80048c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3718      	adds	r7, #24
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40023800 	.word	0x40023800

080048d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e0cc      	b.n	8004a82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048e8:	4b68      	ldr	r3, [pc, #416]	@ (8004a8c <HAL_RCC_ClockConfig+0x1b8>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d90c      	bls.n	8004910 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048f6:	4b65      	ldr	r3, [pc, #404]	@ (8004a8c <HAL_RCC_ClockConfig+0x1b8>)
 80048f8:	683a      	ldr	r2, [r7, #0]
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048fe:	4b63      	ldr	r3, [pc, #396]	@ (8004a8c <HAL_RCC_ClockConfig+0x1b8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0307 	and.w	r3, r3, #7
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	429a      	cmp	r2, r3
 800490a:	d001      	beq.n	8004910 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e0b8      	b.n	8004a82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d020      	beq.n	800495e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b00      	cmp	r3, #0
 8004926:	d005      	beq.n	8004934 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004928:	4b59      	ldr	r3, [pc, #356]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	4a58      	ldr	r2, [pc, #352]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 800492e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004932:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0308 	and.w	r3, r3, #8
 800493c:	2b00      	cmp	r3, #0
 800493e:	d005      	beq.n	800494c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004940:	4b53      	ldr	r3, [pc, #332]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	4a52      	ldr	r2, [pc, #328]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004946:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800494a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800494c:	4b50      	ldr	r3, [pc, #320]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	494d      	ldr	r1, [pc, #308]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 800495a:	4313      	orrs	r3, r2
 800495c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b00      	cmp	r3, #0
 8004968:	d044      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d107      	bne.n	8004982 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004972:	4b47      	ldr	r3, [pc, #284]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d119      	bne.n	80049b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e07f      	b.n	8004a82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	2b02      	cmp	r3, #2
 8004988:	d003      	beq.n	8004992 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800498e:	2b03      	cmp	r3, #3
 8004990:	d107      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004992:	4b3f      	ldr	r3, [pc, #252]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d109      	bne.n	80049b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e06f      	b.n	8004a82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e067      	b.n	8004a82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049b2:	4b37      	ldr	r3, [pc, #220]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f023 0203 	bic.w	r2, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	4934      	ldr	r1, [pc, #208]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049c4:	f7fd fda0 	bl	8002508 <HAL_GetTick>
 80049c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ca:	e00a      	b.n	80049e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049cc:	f7fd fd9c 	bl	8002508 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e04f      	b.n	8004a82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f003 020c 	and.w	r2, r3, #12
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d1eb      	bne.n	80049cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049f4:	4b25      	ldr	r3, [pc, #148]	@ (8004a8c <HAL_RCC_ClockConfig+0x1b8>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d20c      	bcs.n	8004a1c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a02:	4b22      	ldr	r3, [pc, #136]	@ (8004a8c <HAL_RCC_ClockConfig+0x1b8>)
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a0a:	4b20      	ldr	r3, [pc, #128]	@ (8004a8c <HAL_RCC_ClockConfig+0x1b8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0307 	and.w	r3, r3, #7
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d001      	beq.n	8004a1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e032      	b.n	8004a82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0304 	and.w	r3, r3, #4
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d008      	beq.n	8004a3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a28:	4b19      	ldr	r3, [pc, #100]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	4916      	ldr	r1, [pc, #88]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0308 	and.w	r3, r3, #8
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d009      	beq.n	8004a5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a46:	4b12      	ldr	r3, [pc, #72]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	490e      	ldr	r1, [pc, #56]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a5a:	f000 f821 	bl	8004aa0 <HAL_RCC_GetSysClockFreq>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	4b0b      	ldr	r3, [pc, #44]	@ (8004a90 <HAL_RCC_ClockConfig+0x1bc>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	091b      	lsrs	r3, r3, #4
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	490a      	ldr	r1, [pc, #40]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 8004a6c:	5ccb      	ldrb	r3, [r1, r3]
 8004a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a72:	4a09      	ldr	r2, [pc, #36]	@ (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a76:	4b09      	ldr	r3, [pc, #36]	@ (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fd fd00 	bl	8002480 <HAL_InitTick>

  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3710      	adds	r7, #16
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	40023c00 	.word	0x40023c00
 8004a90:	40023800 	.word	0x40023800
 8004a94:	08008884 	.word	0x08008884
 8004a98:	2000000c 	.word	0x2000000c
 8004a9c:	20000010 	.word	0x20000010

08004aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004aa4:	b090      	sub	sp, #64	@ 0x40
 8004aa6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004aac:	2300      	movs	r3, #0
 8004aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ab8:	4b59      	ldr	r3, [pc, #356]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 030c 	and.w	r3, r3, #12
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d00d      	beq.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x40>
 8004ac4:	2b08      	cmp	r3, #8
 8004ac6:	f200 80a1 	bhi.w	8004c0c <HAL_RCC_GetSysClockFreq+0x16c>
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d002      	beq.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	d003      	beq.n	8004ada <HAL_RCC_GetSysClockFreq+0x3a>
 8004ad2:	e09b      	b.n	8004c0c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ad4:	4b53      	ldr	r3, [pc, #332]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x184>)
 8004ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ad8:	e09b      	b.n	8004c12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ada:	4b53      	ldr	r3, [pc, #332]	@ (8004c28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004adc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ade:	e098      	b.n	8004c12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ae0:	4b4f      	ldr	r3, [pc, #316]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ae8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004aea:	4b4d      	ldr	r3, [pc, #308]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d028      	beq.n	8004b48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004af6:	4b4a      	ldr	r3, [pc, #296]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	099b      	lsrs	r3, r3, #6
 8004afc:	2200      	movs	r2, #0
 8004afe:	623b      	str	r3, [r7, #32]
 8004b00:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b02:	6a3b      	ldr	r3, [r7, #32]
 8004b04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004b08:	2100      	movs	r1, #0
 8004b0a:	4b47      	ldr	r3, [pc, #284]	@ (8004c28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004b0c:	fb03 f201 	mul.w	r2, r3, r1
 8004b10:	2300      	movs	r3, #0
 8004b12:	fb00 f303 	mul.w	r3, r0, r3
 8004b16:	4413      	add	r3, r2
 8004b18:	4a43      	ldr	r2, [pc, #268]	@ (8004c28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004b1a:	fba0 1202 	umull	r1, r2, r0, r2
 8004b1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b20:	460a      	mov	r2, r1
 8004b22:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004b24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b26:	4413      	add	r3, r2
 8004b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	61bb      	str	r3, [r7, #24]
 8004b30:	61fa      	str	r2, [r7, #28]
 8004b32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004b3a:	f7fc f885 	bl	8000c48 <__aeabi_uldivmod>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	460b      	mov	r3, r1
 8004b42:	4613      	mov	r3, r2
 8004b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b46:	e053      	b.n	8004bf0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b48:	4b35      	ldr	r3, [pc, #212]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	099b      	lsrs	r3, r3, #6
 8004b4e:	2200      	movs	r2, #0
 8004b50:	613b      	str	r3, [r7, #16]
 8004b52:	617a      	str	r2, [r7, #20]
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004b5a:	f04f 0b00 	mov.w	fp, #0
 8004b5e:	4652      	mov	r2, sl
 8004b60:	465b      	mov	r3, fp
 8004b62:	f04f 0000 	mov.w	r0, #0
 8004b66:	f04f 0100 	mov.w	r1, #0
 8004b6a:	0159      	lsls	r1, r3, #5
 8004b6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b70:	0150      	lsls	r0, r2, #5
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	ebb2 080a 	subs.w	r8, r2, sl
 8004b7a:	eb63 090b 	sbc.w	r9, r3, fp
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	f04f 0300 	mov.w	r3, #0
 8004b86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004b8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004b8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004b92:	ebb2 0408 	subs.w	r4, r2, r8
 8004b96:	eb63 0509 	sbc.w	r5, r3, r9
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	f04f 0300 	mov.w	r3, #0
 8004ba2:	00eb      	lsls	r3, r5, #3
 8004ba4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ba8:	00e2      	lsls	r2, r4, #3
 8004baa:	4614      	mov	r4, r2
 8004bac:	461d      	mov	r5, r3
 8004bae:	eb14 030a 	adds.w	r3, r4, sl
 8004bb2:	603b      	str	r3, [r7, #0]
 8004bb4:	eb45 030b 	adc.w	r3, r5, fp
 8004bb8:	607b      	str	r3, [r7, #4]
 8004bba:	f04f 0200 	mov.w	r2, #0
 8004bbe:	f04f 0300 	mov.w	r3, #0
 8004bc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bc6:	4629      	mov	r1, r5
 8004bc8:	028b      	lsls	r3, r1, #10
 8004bca:	4621      	mov	r1, r4
 8004bcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bd0:	4621      	mov	r1, r4
 8004bd2:	028a      	lsls	r2, r1, #10
 8004bd4:	4610      	mov	r0, r2
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bda:	2200      	movs	r2, #0
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	60fa      	str	r2, [r7, #12]
 8004be0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004be4:	f7fc f830 	bl	8000c48 <__aeabi_uldivmod>
 8004be8:	4602      	mov	r2, r0
 8004bea:	460b      	mov	r3, r1
 8004bec:	4613      	mov	r3, r2
 8004bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	0c1b      	lsrs	r3, r3, #16
 8004bf6:	f003 0303 	and.w	r3, r3, #3
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004c00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c08:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004c0a:	e002      	b.n	8004c12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c0c:	4b05      	ldr	r3, [pc, #20]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x184>)
 8004c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3740      	adds	r7, #64	@ 0x40
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c1e:	bf00      	nop
 8004c20:	40023800 	.word	0x40023800
 8004c24:	00f42400 	.word	0x00f42400
 8004c28:	017d7840 	.word	0x017d7840

08004c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c30:	4b03      	ldr	r3, [pc, #12]	@ (8004c40 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c32:	681b      	ldr	r3, [r3, #0]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	2000000c 	.word	0x2000000c

08004c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c48:	f7ff fff0 	bl	8004c2c <HAL_RCC_GetHCLKFreq>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	4b05      	ldr	r3, [pc, #20]	@ (8004c64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	0a9b      	lsrs	r3, r3, #10
 8004c54:	f003 0307 	and.w	r3, r3, #7
 8004c58:	4903      	ldr	r1, [pc, #12]	@ (8004c68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c5a:	5ccb      	ldrb	r3, [r1, r3]
 8004c5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40023800 	.word	0x40023800
 8004c68:	08008894 	.word	0x08008894

08004c6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e041      	b.n	8004d02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d106      	bne.n	8004c98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7fd fa66 	bl	8002164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	3304      	adds	r3, #4
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4610      	mov	r0, r2
 8004cac:	f000 fc64 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b082      	sub	sp, #8
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e041      	b.n	8004da0 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d106      	bne.n	8004d36 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f7fd f9c7 	bl	80020c4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2202      	movs	r2, #2
 8004d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	3304      	adds	r3, #4
 8004d46:	4619      	mov	r1, r3
 8004d48:	4610      	mov	r0, r2
 8004d4a:	f000 fc15 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004db2:	2300      	movs	r3, #0
 8004db4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d104      	bne.n	8004dc6 <HAL_TIM_IC_Start_IT+0x1e>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	e013      	b.n	8004dee <HAL_TIM_IC_Start_IT+0x46>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b04      	cmp	r3, #4
 8004dca:	d104      	bne.n	8004dd6 <HAL_TIM_IC_Start_IT+0x2e>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	e00b      	b.n	8004dee <HAL_TIM_IC_Start_IT+0x46>
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	2b08      	cmp	r3, #8
 8004dda:	d104      	bne.n	8004de6 <HAL_TIM_IC_Start_IT+0x3e>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	e003      	b.n	8004dee <HAL_TIM_IC_Start_IT+0x46>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d104      	bne.n	8004e00 <HAL_TIM_IC_Start_IT+0x58>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	e013      	b.n	8004e28 <HAL_TIM_IC_Start_IT+0x80>
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	d104      	bne.n	8004e10 <HAL_TIM_IC_Start_IT+0x68>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	e00b      	b.n	8004e28 <HAL_TIM_IC_Start_IT+0x80>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	d104      	bne.n	8004e20 <HAL_TIM_IC_Start_IT+0x78>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	e003      	b.n	8004e28 <HAL_TIM_IC_Start_IT+0x80>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e2a:	7bbb      	ldrb	r3, [r7, #14]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d102      	bne.n	8004e36 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e30:	7b7b      	ldrb	r3, [r7, #13]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d001      	beq.n	8004e3a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e0cc      	b.n	8004fd4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d104      	bne.n	8004e4a <HAL_TIM_IC_Start_IT+0xa2>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e48:	e013      	b.n	8004e72 <HAL_TIM_IC_Start_IT+0xca>
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_IC_Start_IT+0xb2>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e58:	e00b      	b.n	8004e72 <HAL_TIM_IC_Start_IT+0xca>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d104      	bne.n	8004e6a <HAL_TIM_IC_Start_IT+0xc2>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e68:	e003      	b.n	8004e72 <HAL_TIM_IC_Start_IT+0xca>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2202      	movs	r2, #2
 8004e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d104      	bne.n	8004e82 <HAL_TIM_IC_Start_IT+0xda>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e80:	e013      	b.n	8004eaa <HAL_TIM_IC_Start_IT+0x102>
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	d104      	bne.n	8004e92 <HAL_TIM_IC_Start_IT+0xea>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e90:	e00b      	b.n	8004eaa <HAL_TIM_IC_Start_IT+0x102>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d104      	bne.n	8004ea2 <HAL_TIM_IC_Start_IT+0xfa>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ea0:	e003      	b.n	8004eaa <HAL_TIM_IC_Start_IT+0x102>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2202      	movs	r2, #2
 8004ea6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b0c      	cmp	r3, #12
 8004eae:	d841      	bhi.n	8004f34 <HAL_TIM_IC_Start_IT+0x18c>
 8004eb0:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb8 <HAL_TIM_IC_Start_IT+0x110>)
 8004eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb6:	bf00      	nop
 8004eb8:	08004eed 	.word	0x08004eed
 8004ebc:	08004f35 	.word	0x08004f35
 8004ec0:	08004f35 	.word	0x08004f35
 8004ec4:	08004f35 	.word	0x08004f35
 8004ec8:	08004eff 	.word	0x08004eff
 8004ecc:	08004f35 	.word	0x08004f35
 8004ed0:	08004f35 	.word	0x08004f35
 8004ed4:	08004f35 	.word	0x08004f35
 8004ed8:	08004f11 	.word	0x08004f11
 8004edc:	08004f35 	.word	0x08004f35
 8004ee0:	08004f35 	.word	0x08004f35
 8004ee4:	08004f35 	.word	0x08004f35
 8004ee8:	08004f23 	.word	0x08004f23
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f042 0202 	orr.w	r2, r2, #2
 8004efa:	60da      	str	r2, [r3, #12]
      break;
 8004efc:	e01d      	b.n	8004f3a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68da      	ldr	r2, [r3, #12]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f042 0204 	orr.w	r2, r2, #4
 8004f0c:	60da      	str	r2, [r3, #12]
      break;
 8004f0e:	e014      	b.n	8004f3a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68da      	ldr	r2, [r3, #12]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0208 	orr.w	r2, r2, #8
 8004f1e:	60da      	str	r2, [r3, #12]
      break;
 8004f20:	e00b      	b.n	8004f3a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f042 0210 	orr.w	r2, r2, #16
 8004f30:	60da      	str	r2, [r3, #12]
      break;
 8004f32:	e002      	b.n	8004f3a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	73fb      	strb	r3, [r7, #15]
      break;
 8004f38:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d148      	bne.n	8004fd2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2201      	movs	r2, #1
 8004f46:	6839      	ldr	r1, [r7, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f000 fd85 	bl	8005a58 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a22      	ldr	r2, [pc, #136]	@ (8004fdc <HAL_TIM_IC_Start_IT+0x234>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d022      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x1f6>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f60:	d01d      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x1f6>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe0 <HAL_TIM_IC_Start_IT+0x238>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d018      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x1f6>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a1c      	ldr	r2, [pc, #112]	@ (8004fe4 <HAL_TIM_IC_Start_IT+0x23c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d013      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x1f6>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004fe8 <HAL_TIM_IC_Start_IT+0x240>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00e      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x1f6>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a19      	ldr	r2, [pc, #100]	@ (8004fec <HAL_TIM_IC_Start_IT+0x244>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d009      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x1f6>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a18      	ldr	r2, [pc, #96]	@ (8004ff0 <HAL_TIM_IC_Start_IT+0x248>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d004      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x1f6>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a16      	ldr	r2, [pc, #88]	@ (8004ff4 <HAL_TIM_IC_Start_IT+0x24c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d111      	bne.n	8004fc2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f003 0307 	and.w	r3, r3, #7
 8004fa8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	2b06      	cmp	r3, #6
 8004fae:	d010      	beq.n	8004fd2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f042 0201 	orr.w	r2, r2, #1
 8004fbe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc0:	e007      	b.n	8004fd2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f042 0201 	orr.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40010000 	.word	0x40010000
 8004fe0:	40000400 	.word	0x40000400
 8004fe4:	40000800 	.word	0x40000800
 8004fe8:	40000c00 	.word	0x40000c00
 8004fec:	40010400 	.word	0x40010400
 8004ff0:	40014000 	.word	0x40014000
 8004ff4:	40001800 	.word	0x40001800

08004ff8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d020      	beq.n	800505c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d01b      	beq.n	800505c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f06f 0202 	mvn.w	r2, #2
 800502c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	f003 0303 	and.w	r3, r3, #3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fc fd98 	bl	8001b78 <HAL_TIM_IC_CaptureCallback>
 8005048:	e005      	b.n	8005056 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 fa76 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 fa7d 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f003 0304 	and.w	r3, r3, #4
 8005062:	2b00      	cmp	r3, #0
 8005064:	d020      	beq.n	80050a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b00      	cmp	r3, #0
 800506e:	d01b      	beq.n	80050a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f06f 0204 	mvn.w	r2, #4
 8005078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2202      	movs	r2, #2
 800507e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7fc fd72 	bl	8001b78 <HAL_TIM_IC_CaptureCallback>
 8005094:	e005      	b.n	80050a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fa50 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 fa57 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f003 0308 	and.w	r3, r3, #8
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d020      	beq.n	80050f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f003 0308 	and.w	r3, r3, #8
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d01b      	beq.n	80050f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f06f 0208 	mvn.w	r2, #8
 80050c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2204      	movs	r2, #4
 80050ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	f003 0303 	and.w	r3, r3, #3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f7fc fd4c 	bl	8001b78 <HAL_TIM_IC_CaptureCallback>
 80050e0:	e005      	b.n	80050ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 fa2a 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 fa31 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f003 0310 	and.w	r3, r3, #16
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d020      	beq.n	8005140 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f003 0310 	and.w	r3, r3, #16
 8005104:	2b00      	cmp	r3, #0
 8005106:	d01b      	beq.n	8005140 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f06f 0210 	mvn.w	r2, #16
 8005110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2208      	movs	r2, #8
 8005116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	69db      	ldr	r3, [r3, #28]
 800511e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005122:	2b00      	cmp	r3, #0
 8005124:	d003      	beq.n	800512e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f7fc fd26 	bl	8001b78 <HAL_TIM_IC_CaptureCallback>
 800512c:	e005      	b.n	800513a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 fa04 	bl	800553c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 fa0b 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00c      	beq.n	8005164 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f06f 0201 	mvn.w	r2, #1
 800515c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f9e2 	bl	8005528 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00c      	beq.n	8005188 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005174:	2b00      	cmp	r3, #0
 8005176:	d007      	beq.n	8005188 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fd14 	bl	8005bb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00c      	beq.n	80051ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005198:	2b00      	cmp	r3, #0
 800519a:	d007      	beq.n	80051ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 f9dc 	bl	8005564 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	f003 0320 	and.w	r3, r3, #32
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00c      	beq.n	80051d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f003 0320 	and.w	r3, r3, #32
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d007      	beq.n	80051d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f06f 0220 	mvn.w	r2, #32
 80051c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 fce6 	bl	8005b9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051d0:	bf00      	nop
 80051d2:	3710      	adds	r7, #16
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051e4:	2300      	movs	r3, #0
 80051e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d101      	bne.n	80051f6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80051f2:	2302      	movs	r3, #2
 80051f4:	e088      	b.n	8005308 <HAL_TIM_IC_ConfigChannel+0x130>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d11b      	bne.n	800523c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005214:	f000 fa5c 	bl	80056d0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	699a      	ldr	r2, [r3, #24]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 020c 	bic.w	r2, r2, #12
 8005226:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6999      	ldr	r1, [r3, #24]
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	619a      	str	r2, [r3, #24]
 800523a:	e060      	b.n	80052fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b04      	cmp	r3, #4
 8005240:	d11c      	bne.n	800527c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005252:	f000 fae0 	bl	8005816 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	699a      	ldr	r2, [r3, #24]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005264:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	6999      	ldr	r1, [r3, #24]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	021a      	lsls	r2, r3, #8
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	619a      	str	r2, [r3, #24]
 800527a:	e040      	b.n	80052fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b08      	cmp	r3, #8
 8005280:	d11b      	bne.n	80052ba <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005292:	f000 fb2d 	bl	80058f0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	69da      	ldr	r2, [r3, #28]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 020c 	bic.w	r2, r2, #12
 80052a4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	69d9      	ldr	r1, [r3, #28]
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	689a      	ldr	r2, [r3, #8]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	61da      	str	r2, [r3, #28]
 80052b8:	e021      	b.n	80052fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b0c      	cmp	r3, #12
 80052be:	d11c      	bne.n	80052fa <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80052d0:	f000 fb4a 	bl	8005968 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	69da      	ldr	r2, [r3, #28]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80052e2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	69d9      	ldr	r1, [r3, #28]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	021a      	lsls	r2, r3, #8
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	61da      	str	r2, [r3, #28]
 80052f8:	e001      	b.n	80052fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005306:	7dfb      	ldrb	r3, [r7, #23]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005324:	2b01      	cmp	r3, #1
 8005326:	d101      	bne.n	800532c <HAL_TIM_ConfigClockSource+0x1c>
 8005328:	2302      	movs	r3, #2
 800532a:	e0b4      	b.n	8005496 <HAL_TIM_ConfigClockSource+0x186>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800534a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68ba      	ldr	r2, [r7, #8]
 800535a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005364:	d03e      	beq.n	80053e4 <HAL_TIM_ConfigClockSource+0xd4>
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536a:	f200 8087 	bhi.w	800547c <HAL_TIM_ConfigClockSource+0x16c>
 800536e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005372:	f000 8086 	beq.w	8005482 <HAL_TIM_ConfigClockSource+0x172>
 8005376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800537a:	d87f      	bhi.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
 800537c:	2b70      	cmp	r3, #112	@ 0x70
 800537e:	d01a      	beq.n	80053b6 <HAL_TIM_ConfigClockSource+0xa6>
 8005380:	2b70      	cmp	r3, #112	@ 0x70
 8005382:	d87b      	bhi.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
 8005384:	2b60      	cmp	r3, #96	@ 0x60
 8005386:	d050      	beq.n	800542a <HAL_TIM_ConfigClockSource+0x11a>
 8005388:	2b60      	cmp	r3, #96	@ 0x60
 800538a:	d877      	bhi.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
 800538c:	2b50      	cmp	r3, #80	@ 0x50
 800538e:	d03c      	beq.n	800540a <HAL_TIM_ConfigClockSource+0xfa>
 8005390:	2b50      	cmp	r3, #80	@ 0x50
 8005392:	d873      	bhi.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
 8005394:	2b40      	cmp	r3, #64	@ 0x40
 8005396:	d058      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x13a>
 8005398:	2b40      	cmp	r3, #64	@ 0x40
 800539a:	d86f      	bhi.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
 800539c:	2b30      	cmp	r3, #48	@ 0x30
 800539e:	d064      	beq.n	800546a <HAL_TIM_ConfigClockSource+0x15a>
 80053a0:	2b30      	cmp	r3, #48	@ 0x30
 80053a2:	d86b      	bhi.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
 80053a4:	2b20      	cmp	r3, #32
 80053a6:	d060      	beq.n	800546a <HAL_TIM_ConfigClockSource+0x15a>
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	d867      	bhi.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d05c      	beq.n	800546a <HAL_TIM_ConfigClockSource+0x15a>
 80053b0:	2b10      	cmp	r3, #16
 80053b2:	d05a      	beq.n	800546a <HAL_TIM_ConfigClockSource+0x15a>
 80053b4:	e062      	b.n	800547c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053c6:	f000 fb27 	bl	8005a18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	609a      	str	r2, [r3, #8]
      break;
 80053e2:	e04f      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053f4:	f000 fb10 	bl	8005a18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689a      	ldr	r2, [r3, #8]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005406:	609a      	str	r2, [r3, #8]
      break;
 8005408:	e03c      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005416:	461a      	mov	r2, r3
 8005418:	f000 f9ce 	bl	80057b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2150      	movs	r1, #80	@ 0x50
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fadd 	bl	80059e2 <TIM_ITRx_SetConfig>
      break;
 8005428:	e02c      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005436:	461a      	mov	r2, r3
 8005438:	f000 fa2a 	bl	8005890 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2160      	movs	r1, #96	@ 0x60
 8005442:	4618      	mov	r0, r3
 8005444:	f000 facd 	bl	80059e2 <TIM_ITRx_SetConfig>
      break;
 8005448:	e01c      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005456:	461a      	mov	r2, r3
 8005458:	f000 f9ae 	bl	80057b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2140      	movs	r1, #64	@ 0x40
 8005462:	4618      	mov	r0, r3
 8005464:	f000 fabd 	bl	80059e2 <TIM_ITRx_SetConfig>
      break;
 8005468:	e00c      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4619      	mov	r1, r3
 8005474:	4610      	mov	r0, r2
 8005476:	f000 fab4 	bl	80059e2 <TIM_ITRx_SetConfig>
      break;
 800547a:	e003      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	73fb      	strb	r3, [r7, #15]
      break;
 8005480:	e000      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005494:	7bfb      	ldrb	r3, [r7, #15]
}
 8005496:	4618      	mov	r0, r3
 8005498:	3710      	adds	r7, #16
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
	...

080054a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b085      	sub	sp, #20
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80054aa:	2300      	movs	r3, #0
 80054ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2b0c      	cmp	r3, #12
 80054b2:	d831      	bhi.n	8005518 <HAL_TIM_ReadCapturedValue+0x78>
 80054b4:	a201      	add	r2, pc, #4	@ (adr r2, 80054bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80054b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ba:	bf00      	nop
 80054bc:	080054f1 	.word	0x080054f1
 80054c0:	08005519 	.word	0x08005519
 80054c4:	08005519 	.word	0x08005519
 80054c8:	08005519 	.word	0x08005519
 80054cc:	080054fb 	.word	0x080054fb
 80054d0:	08005519 	.word	0x08005519
 80054d4:	08005519 	.word	0x08005519
 80054d8:	08005519 	.word	0x08005519
 80054dc:	08005505 	.word	0x08005505
 80054e0:	08005519 	.word	0x08005519
 80054e4:	08005519 	.word	0x08005519
 80054e8:	08005519 	.word	0x08005519
 80054ec:	0800550f 	.word	0x0800550f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f6:	60fb      	str	r3, [r7, #12]

      break;
 80054f8:	e00f      	b.n	800551a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005500:	60fb      	str	r3, [r7, #12]

      break;
 8005502:	e00a      	b.n	800551a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550a:	60fb      	str	r3, [r7, #12]

      break;
 800550c:	e005      	b.n	800551a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005514:	60fb      	str	r3, [r7, #12]

      break;
 8005516:	e000      	b.n	800551a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005518:	bf00      	nop
  }

  return tmpreg;
 800551a:	68fb      	ldr	r3, [r7, #12]
}
 800551c:	4618      	mov	r0, r3
 800551e:	3714      	adds	r7, #20
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a46      	ldr	r2, [pc, #280]	@ (80056a4 <TIM_Base_SetConfig+0x12c>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d013      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005596:	d00f      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a43      	ldr	r2, [pc, #268]	@ (80056a8 <TIM_Base_SetConfig+0x130>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00b      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a42      	ldr	r2, [pc, #264]	@ (80056ac <TIM_Base_SetConfig+0x134>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d007      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a41      	ldr	r2, [pc, #260]	@ (80056b0 <TIM_Base_SetConfig+0x138>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d003      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a40      	ldr	r2, [pc, #256]	@ (80056b4 <TIM_Base_SetConfig+0x13c>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d108      	bne.n	80055ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a35      	ldr	r2, [pc, #212]	@ (80056a4 <TIM_Base_SetConfig+0x12c>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d02b      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d8:	d027      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a32      	ldr	r2, [pc, #200]	@ (80056a8 <TIM_Base_SetConfig+0x130>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d023      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a31      	ldr	r2, [pc, #196]	@ (80056ac <TIM_Base_SetConfig+0x134>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d01f      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a30      	ldr	r2, [pc, #192]	@ (80056b0 <TIM_Base_SetConfig+0x138>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d01b      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a2f      	ldr	r2, [pc, #188]	@ (80056b4 <TIM_Base_SetConfig+0x13c>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d017      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a2e      	ldr	r2, [pc, #184]	@ (80056b8 <TIM_Base_SetConfig+0x140>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d013      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a2d      	ldr	r2, [pc, #180]	@ (80056bc <TIM_Base_SetConfig+0x144>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00f      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a2c      	ldr	r2, [pc, #176]	@ (80056c0 <TIM_Base_SetConfig+0x148>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d00b      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a2b      	ldr	r2, [pc, #172]	@ (80056c4 <TIM_Base_SetConfig+0x14c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d007      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a2a      	ldr	r2, [pc, #168]	@ (80056c8 <TIM_Base_SetConfig+0x150>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d003      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a29      	ldr	r2, [pc, #164]	@ (80056cc <TIM_Base_SetConfig+0x154>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d108      	bne.n	800563c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005630:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	4313      	orrs	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	689a      	ldr	r2, [r3, #8]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a10      	ldr	r2, [pc, #64]	@ (80056a4 <TIM_Base_SetConfig+0x12c>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d003      	beq.n	8005670 <TIM_Base_SetConfig+0xf8>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a12      	ldr	r2, [pc, #72]	@ (80056b4 <TIM_Base_SetConfig+0x13c>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d103      	bne.n	8005678 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	691a      	ldr	r2, [r3, #16]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b01      	cmp	r3, #1
 8005688:	d105      	bne.n	8005696 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	f023 0201 	bic.w	r2, r3, #1
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	611a      	str	r2, [r3, #16]
  }
}
 8005696:	bf00      	nop
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	40010000 	.word	0x40010000
 80056a8:	40000400 	.word	0x40000400
 80056ac:	40000800 	.word	0x40000800
 80056b0:	40000c00 	.word	0x40000c00
 80056b4:	40010400 	.word	0x40010400
 80056b8:	40014000 	.word	0x40014000
 80056bc:	40014400 	.word	0x40014400
 80056c0:	40014800 	.word	0x40014800
 80056c4:	40001800 	.word	0x40001800
 80056c8:	40001c00 	.word	0x40001c00
 80056cc:	40002000 	.word	0x40002000

080056d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b087      	sub	sp, #28
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
 80056dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	f023 0201 	bic.w	r2, r3, #1
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	4a28      	ldr	r2, [pc, #160]	@ (800579c <TIM_TI1_SetConfig+0xcc>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d01b      	beq.n	8005736 <TIM_TI1_SetConfig+0x66>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005704:	d017      	beq.n	8005736 <TIM_TI1_SetConfig+0x66>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	4a25      	ldr	r2, [pc, #148]	@ (80057a0 <TIM_TI1_SetConfig+0xd0>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d013      	beq.n	8005736 <TIM_TI1_SetConfig+0x66>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4a24      	ldr	r2, [pc, #144]	@ (80057a4 <TIM_TI1_SetConfig+0xd4>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00f      	beq.n	8005736 <TIM_TI1_SetConfig+0x66>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	4a23      	ldr	r2, [pc, #140]	@ (80057a8 <TIM_TI1_SetConfig+0xd8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00b      	beq.n	8005736 <TIM_TI1_SetConfig+0x66>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	4a22      	ldr	r2, [pc, #136]	@ (80057ac <TIM_TI1_SetConfig+0xdc>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d007      	beq.n	8005736 <TIM_TI1_SetConfig+0x66>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	4a21      	ldr	r2, [pc, #132]	@ (80057b0 <TIM_TI1_SetConfig+0xe0>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d003      	beq.n	8005736 <TIM_TI1_SetConfig+0x66>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4a20      	ldr	r2, [pc, #128]	@ (80057b4 <TIM_TI1_SetConfig+0xe4>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d101      	bne.n	800573a <TIM_TI1_SetConfig+0x6a>
 8005736:	2301      	movs	r3, #1
 8005738:	e000      	b.n	800573c <TIM_TI1_SetConfig+0x6c>
 800573a:	2300      	movs	r3, #0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	f023 0303 	bic.w	r3, r3, #3
 8005746:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4313      	orrs	r3, r2
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	e003      	b.n	800575a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f043 0301 	orr.w	r3, r3, #1
 8005758:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005760:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	011b      	lsls	r3, r3, #4
 8005766:	b2db      	uxtb	r3, r3
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	4313      	orrs	r3, r2
 800576c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f023 030a 	bic.w	r3, r3, #10
 8005774:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f003 030a 	and.w	r3, r3, #10
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	4313      	orrs	r3, r2
 8005780:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	621a      	str	r2, [r3, #32]
}
 800578e:	bf00      	nop
 8005790:	371c      	adds	r7, #28
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	40010000 	.word	0x40010000
 80057a0:	40000400 	.word	0x40000400
 80057a4:	40000800 	.word	0x40000800
 80057a8:	40000c00 	.word	0x40000c00
 80057ac:	40010400 	.word	0x40010400
 80057b0:	40014000 	.word	0x40014000
 80057b4:	40001800 	.word	0x40001800

080057b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b087      	sub	sp, #28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	f023 0201 	bic.w	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	011b      	lsls	r3, r3, #4
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f023 030a 	bic.w	r3, r3, #10
 80057f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	621a      	str	r2, [r3, #32]
}
 800580a:	bf00      	nop
 800580c:	371c      	adds	r7, #28
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005816:	b480      	push	{r7}
 8005818:	b087      	sub	sp, #28
 800581a:	af00      	add	r7, sp, #0
 800581c:	60f8      	str	r0, [r7, #12]
 800581e:	60b9      	str	r1, [r7, #8]
 8005820:	607a      	str	r2, [r7, #4]
 8005822:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	f023 0210 	bic.w	r2, r3, #16
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	021b      	lsls	r3, r3, #8
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005854:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	031b      	lsls	r3, r3, #12
 800585a:	b29b      	uxth	r3, r3
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	4313      	orrs	r3, r2
 8005860:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005868:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	011b      	lsls	r3, r3, #4
 800586e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4313      	orrs	r3, r2
 8005876:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	621a      	str	r2, [r3, #32]
}
 8005884:	bf00      	nop
 8005886:	371c      	adds	r7, #28
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005890:	b480      	push	{r7}
 8005892:	b087      	sub	sp, #28
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6a1b      	ldr	r3, [r3, #32]
 80058a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	f023 0210 	bic.w	r2, r3, #16
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	031b      	lsls	r3, r3, #12
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	011b      	lsls	r3, r3, #4
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	621a      	str	r2, [r3, #32]
}
 80058e4:	bf00      	nop
 80058e6:	371c      	adds	r7, #28
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b087      	sub	sp, #28
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f023 0303 	bic.w	r3, r3, #3
 800591c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4313      	orrs	r3, r2
 8005924:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800592c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	011b      	lsls	r3, r3, #4
 8005932:	b2db      	uxtb	r3, r3
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	4313      	orrs	r3, r2
 8005938:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005940:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	021b      	lsls	r3, r3, #8
 8005946:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	4313      	orrs	r3, r2
 800594e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	621a      	str	r2, [r3, #32]
}
 800595c:	bf00      	nop
 800595e:	371c      	adds	r7, #28
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005968:	b480      	push	{r7}
 800596a:	b087      	sub	sp, #28
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]
 8005974:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6a1b      	ldr	r3, [r3, #32]
 8005980:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	69db      	ldr	r3, [r3, #28]
 800598c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005994:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	021b      	lsls	r3, r3, #8
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059a6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	031b      	lsls	r3, r3, #12
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80059ba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	031b      	lsls	r3, r3, #12
 80059c0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	621a      	str	r2, [r3, #32]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b085      	sub	sp, #20
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
 80059ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	f043 0307 	orr.w	r3, r3, #7
 8005a04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	609a      	str	r2, [r3, #8]
}
 8005a0c:	bf00      	nop
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
 8005a24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	021a      	lsls	r2, r3, #8
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	609a      	str	r2, [r3, #8]
}
 8005a4c:	bf00      	nop
 8005a4e:	371c      	adds	r7, #28
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	f003 031f 	and.w	r3, r3, #31
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6a1a      	ldr	r2, [r3, #32]
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	43db      	mvns	r3, r3
 8005a7a:	401a      	ands	r2, r3
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6a1a      	ldr	r2, [r3, #32]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f003 031f 	and.w	r3, r3, #31
 8005a8a:	6879      	ldr	r1, [r7, #4]
 8005a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a90:	431a      	orrs	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	621a      	str	r2, [r3, #32]
}
 8005a96:	bf00      	nop
 8005a98:	371c      	adds	r7, #28
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
	...

08005aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d101      	bne.n	8005abc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ab8:	2302      	movs	r3, #2
 8005aba:	e05a      	b.n	8005b72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ae2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a21      	ldr	r2, [pc, #132]	@ (8005b80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d022      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b08:	d01d      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a1d      	ldr	r2, [pc, #116]	@ (8005b84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d018      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a1b      	ldr	r2, [pc, #108]	@ (8005b88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d013      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a1a      	ldr	r2, [pc, #104]	@ (8005b8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d00e      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a18      	ldr	r2, [pc, #96]	@ (8005b90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d009      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a17      	ldr	r2, [pc, #92]	@ (8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d004      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a15      	ldr	r2, [pc, #84]	@ (8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d10c      	bne.n	8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3714      	adds	r7, #20
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40010000 	.word	0x40010000
 8005b84:	40000400 	.word	0x40000400
 8005b88:	40000800 	.word	0x40000800
 8005b8c:	40000c00 	.word	0x40000c00
 8005b90:	40010400 	.word	0x40010400
 8005b94:	40014000 	.word	0x40014000
 8005b98:	40001800 	.word	0x40001800

08005b9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <__cvt>:
 8005bc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc8:	ec57 6b10 	vmov	r6, r7, d0
 8005bcc:	2f00      	cmp	r7, #0
 8005bce:	460c      	mov	r4, r1
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	463b      	mov	r3, r7
 8005bd4:	bfbb      	ittet	lt
 8005bd6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005bda:	461f      	movlt	r7, r3
 8005bdc:	2300      	movge	r3, #0
 8005bde:	232d      	movlt	r3, #45	@ 0x2d
 8005be0:	700b      	strb	r3, [r1, #0]
 8005be2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005be4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005be8:	4691      	mov	r9, r2
 8005bea:	f023 0820 	bic.w	r8, r3, #32
 8005bee:	bfbc      	itt	lt
 8005bf0:	4632      	movlt	r2, r6
 8005bf2:	4616      	movlt	r6, r2
 8005bf4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005bf8:	d005      	beq.n	8005c06 <__cvt+0x42>
 8005bfa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005bfe:	d100      	bne.n	8005c02 <__cvt+0x3e>
 8005c00:	3401      	adds	r4, #1
 8005c02:	2102      	movs	r1, #2
 8005c04:	e000      	b.n	8005c08 <__cvt+0x44>
 8005c06:	2103      	movs	r1, #3
 8005c08:	ab03      	add	r3, sp, #12
 8005c0a:	9301      	str	r3, [sp, #4]
 8005c0c:	ab02      	add	r3, sp, #8
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	ec47 6b10 	vmov	d0, r6, r7
 8005c14:	4653      	mov	r3, sl
 8005c16:	4622      	mov	r2, r4
 8005c18:	f000 fe5a 	bl	80068d0 <_dtoa_r>
 8005c1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005c20:	4605      	mov	r5, r0
 8005c22:	d119      	bne.n	8005c58 <__cvt+0x94>
 8005c24:	f019 0f01 	tst.w	r9, #1
 8005c28:	d00e      	beq.n	8005c48 <__cvt+0x84>
 8005c2a:	eb00 0904 	add.w	r9, r0, r4
 8005c2e:	2200      	movs	r2, #0
 8005c30:	2300      	movs	r3, #0
 8005c32:	4630      	mov	r0, r6
 8005c34:	4639      	mov	r1, r7
 8005c36:	f7fa ff47 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c3a:	b108      	cbz	r0, 8005c40 <__cvt+0x7c>
 8005c3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c40:	2230      	movs	r2, #48	@ 0x30
 8005c42:	9b03      	ldr	r3, [sp, #12]
 8005c44:	454b      	cmp	r3, r9
 8005c46:	d31e      	bcc.n	8005c86 <__cvt+0xc2>
 8005c48:	9b03      	ldr	r3, [sp, #12]
 8005c4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c4c:	1b5b      	subs	r3, r3, r5
 8005c4e:	4628      	mov	r0, r5
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	b004      	add	sp, #16
 8005c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c5c:	eb00 0904 	add.w	r9, r0, r4
 8005c60:	d1e5      	bne.n	8005c2e <__cvt+0x6a>
 8005c62:	7803      	ldrb	r3, [r0, #0]
 8005c64:	2b30      	cmp	r3, #48	@ 0x30
 8005c66:	d10a      	bne.n	8005c7e <__cvt+0xba>
 8005c68:	2200      	movs	r2, #0
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	4630      	mov	r0, r6
 8005c6e:	4639      	mov	r1, r7
 8005c70:	f7fa ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c74:	b918      	cbnz	r0, 8005c7e <__cvt+0xba>
 8005c76:	f1c4 0401 	rsb	r4, r4, #1
 8005c7a:	f8ca 4000 	str.w	r4, [sl]
 8005c7e:	f8da 3000 	ldr.w	r3, [sl]
 8005c82:	4499      	add	r9, r3
 8005c84:	e7d3      	b.n	8005c2e <__cvt+0x6a>
 8005c86:	1c59      	adds	r1, r3, #1
 8005c88:	9103      	str	r1, [sp, #12]
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	e7d9      	b.n	8005c42 <__cvt+0x7e>

08005c8e <__exponent>:
 8005c8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c90:	2900      	cmp	r1, #0
 8005c92:	bfba      	itte	lt
 8005c94:	4249      	neglt	r1, r1
 8005c96:	232d      	movlt	r3, #45	@ 0x2d
 8005c98:	232b      	movge	r3, #43	@ 0x2b
 8005c9a:	2909      	cmp	r1, #9
 8005c9c:	7002      	strb	r2, [r0, #0]
 8005c9e:	7043      	strb	r3, [r0, #1]
 8005ca0:	dd29      	ble.n	8005cf6 <__exponent+0x68>
 8005ca2:	f10d 0307 	add.w	r3, sp, #7
 8005ca6:	461d      	mov	r5, r3
 8005ca8:	270a      	movs	r7, #10
 8005caa:	461a      	mov	r2, r3
 8005cac:	fbb1 f6f7 	udiv	r6, r1, r7
 8005cb0:	fb07 1416 	mls	r4, r7, r6, r1
 8005cb4:	3430      	adds	r4, #48	@ 0x30
 8005cb6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005cba:	460c      	mov	r4, r1
 8005cbc:	2c63      	cmp	r4, #99	@ 0x63
 8005cbe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005cc2:	4631      	mov	r1, r6
 8005cc4:	dcf1      	bgt.n	8005caa <__exponent+0x1c>
 8005cc6:	3130      	adds	r1, #48	@ 0x30
 8005cc8:	1e94      	subs	r4, r2, #2
 8005cca:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005cce:	1c41      	adds	r1, r0, #1
 8005cd0:	4623      	mov	r3, r4
 8005cd2:	42ab      	cmp	r3, r5
 8005cd4:	d30a      	bcc.n	8005cec <__exponent+0x5e>
 8005cd6:	f10d 0309 	add.w	r3, sp, #9
 8005cda:	1a9b      	subs	r3, r3, r2
 8005cdc:	42ac      	cmp	r4, r5
 8005cde:	bf88      	it	hi
 8005ce0:	2300      	movhi	r3, #0
 8005ce2:	3302      	adds	r3, #2
 8005ce4:	4403      	add	r3, r0
 8005ce6:	1a18      	subs	r0, r3, r0
 8005ce8:	b003      	add	sp, #12
 8005cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cec:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005cf0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005cf4:	e7ed      	b.n	8005cd2 <__exponent+0x44>
 8005cf6:	2330      	movs	r3, #48	@ 0x30
 8005cf8:	3130      	adds	r1, #48	@ 0x30
 8005cfa:	7083      	strb	r3, [r0, #2]
 8005cfc:	70c1      	strb	r1, [r0, #3]
 8005cfe:	1d03      	adds	r3, r0, #4
 8005d00:	e7f1      	b.n	8005ce6 <__exponent+0x58>
	...

08005d04 <_printf_float>:
 8005d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d08:	b08d      	sub	sp, #52	@ 0x34
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005d10:	4616      	mov	r6, r2
 8005d12:	461f      	mov	r7, r3
 8005d14:	4605      	mov	r5, r0
 8005d16:	f000 fcdb 	bl	80066d0 <_localeconv_r>
 8005d1a:	6803      	ldr	r3, [r0, #0]
 8005d1c:	9304      	str	r3, [sp, #16]
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7fa faa6 	bl	8000270 <strlen>
 8005d24:	2300      	movs	r3, #0
 8005d26:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d28:	f8d8 3000 	ldr.w	r3, [r8]
 8005d2c:	9005      	str	r0, [sp, #20]
 8005d2e:	3307      	adds	r3, #7
 8005d30:	f023 0307 	bic.w	r3, r3, #7
 8005d34:	f103 0208 	add.w	r2, r3, #8
 8005d38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005d3c:	f8d4 b000 	ldr.w	fp, [r4]
 8005d40:	f8c8 2000 	str.w	r2, [r8]
 8005d44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005d4c:	9307      	str	r3, [sp, #28]
 8005d4e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005d56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d5a:	4b9c      	ldr	r3, [pc, #624]	@ (8005fcc <_printf_float+0x2c8>)
 8005d5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d60:	f7fa fee4 	bl	8000b2c <__aeabi_dcmpun>
 8005d64:	bb70      	cbnz	r0, 8005dc4 <_printf_float+0xc0>
 8005d66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d6a:	4b98      	ldr	r3, [pc, #608]	@ (8005fcc <_printf_float+0x2c8>)
 8005d6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d70:	f7fa febe 	bl	8000af0 <__aeabi_dcmple>
 8005d74:	bb30      	cbnz	r0, 8005dc4 <_printf_float+0xc0>
 8005d76:	2200      	movs	r2, #0
 8005d78:	2300      	movs	r3, #0
 8005d7a:	4640      	mov	r0, r8
 8005d7c:	4649      	mov	r1, r9
 8005d7e:	f7fa fead 	bl	8000adc <__aeabi_dcmplt>
 8005d82:	b110      	cbz	r0, 8005d8a <_printf_float+0x86>
 8005d84:	232d      	movs	r3, #45	@ 0x2d
 8005d86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d8a:	4a91      	ldr	r2, [pc, #580]	@ (8005fd0 <_printf_float+0x2cc>)
 8005d8c:	4b91      	ldr	r3, [pc, #580]	@ (8005fd4 <_printf_float+0x2d0>)
 8005d8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d92:	bf94      	ite	ls
 8005d94:	4690      	movls	r8, r2
 8005d96:	4698      	movhi	r8, r3
 8005d98:	2303      	movs	r3, #3
 8005d9a:	6123      	str	r3, [r4, #16]
 8005d9c:	f02b 0304 	bic.w	r3, fp, #4
 8005da0:	6023      	str	r3, [r4, #0]
 8005da2:	f04f 0900 	mov.w	r9, #0
 8005da6:	9700      	str	r7, [sp, #0]
 8005da8:	4633      	mov	r3, r6
 8005daa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005dac:	4621      	mov	r1, r4
 8005dae:	4628      	mov	r0, r5
 8005db0:	f000 f9d2 	bl	8006158 <_printf_common>
 8005db4:	3001      	adds	r0, #1
 8005db6:	f040 808d 	bne.w	8005ed4 <_printf_float+0x1d0>
 8005dba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dbe:	b00d      	add	sp, #52	@ 0x34
 8005dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc4:	4642      	mov	r2, r8
 8005dc6:	464b      	mov	r3, r9
 8005dc8:	4640      	mov	r0, r8
 8005dca:	4649      	mov	r1, r9
 8005dcc:	f7fa feae 	bl	8000b2c <__aeabi_dcmpun>
 8005dd0:	b140      	cbz	r0, 8005de4 <_printf_float+0xe0>
 8005dd2:	464b      	mov	r3, r9
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	bfbc      	itt	lt
 8005dd8:	232d      	movlt	r3, #45	@ 0x2d
 8005dda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005dde:	4a7e      	ldr	r2, [pc, #504]	@ (8005fd8 <_printf_float+0x2d4>)
 8005de0:	4b7e      	ldr	r3, [pc, #504]	@ (8005fdc <_printf_float+0x2d8>)
 8005de2:	e7d4      	b.n	8005d8e <_printf_float+0x8a>
 8005de4:	6863      	ldr	r3, [r4, #4]
 8005de6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005dea:	9206      	str	r2, [sp, #24]
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	d13b      	bne.n	8005e68 <_printf_float+0x164>
 8005df0:	2306      	movs	r3, #6
 8005df2:	6063      	str	r3, [r4, #4]
 8005df4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005df8:	2300      	movs	r3, #0
 8005dfa:	6022      	str	r2, [r4, #0]
 8005dfc:	9303      	str	r3, [sp, #12]
 8005dfe:	ab0a      	add	r3, sp, #40	@ 0x28
 8005e00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005e04:	ab09      	add	r3, sp, #36	@ 0x24
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	6861      	ldr	r1, [r4, #4]
 8005e0a:	ec49 8b10 	vmov	d0, r8, r9
 8005e0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005e12:	4628      	mov	r0, r5
 8005e14:	f7ff fed6 	bl	8005bc4 <__cvt>
 8005e18:	9b06      	ldr	r3, [sp, #24]
 8005e1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e1c:	2b47      	cmp	r3, #71	@ 0x47
 8005e1e:	4680      	mov	r8, r0
 8005e20:	d129      	bne.n	8005e76 <_printf_float+0x172>
 8005e22:	1cc8      	adds	r0, r1, #3
 8005e24:	db02      	blt.n	8005e2c <_printf_float+0x128>
 8005e26:	6863      	ldr	r3, [r4, #4]
 8005e28:	4299      	cmp	r1, r3
 8005e2a:	dd41      	ble.n	8005eb0 <_printf_float+0x1ac>
 8005e2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005e30:	fa5f fa8a 	uxtb.w	sl, sl
 8005e34:	3901      	subs	r1, #1
 8005e36:	4652      	mov	r2, sl
 8005e38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005e3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e3e:	f7ff ff26 	bl	8005c8e <__exponent>
 8005e42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e44:	1813      	adds	r3, r2, r0
 8005e46:	2a01      	cmp	r2, #1
 8005e48:	4681      	mov	r9, r0
 8005e4a:	6123      	str	r3, [r4, #16]
 8005e4c:	dc02      	bgt.n	8005e54 <_printf_float+0x150>
 8005e4e:	6822      	ldr	r2, [r4, #0]
 8005e50:	07d2      	lsls	r2, r2, #31
 8005e52:	d501      	bpl.n	8005e58 <_printf_float+0x154>
 8005e54:	3301      	adds	r3, #1
 8005e56:	6123      	str	r3, [r4, #16]
 8005e58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d0a2      	beq.n	8005da6 <_printf_float+0xa2>
 8005e60:	232d      	movs	r3, #45	@ 0x2d
 8005e62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e66:	e79e      	b.n	8005da6 <_printf_float+0xa2>
 8005e68:	9a06      	ldr	r2, [sp, #24]
 8005e6a:	2a47      	cmp	r2, #71	@ 0x47
 8005e6c:	d1c2      	bne.n	8005df4 <_printf_float+0xf0>
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1c0      	bne.n	8005df4 <_printf_float+0xf0>
 8005e72:	2301      	movs	r3, #1
 8005e74:	e7bd      	b.n	8005df2 <_printf_float+0xee>
 8005e76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e7a:	d9db      	bls.n	8005e34 <_printf_float+0x130>
 8005e7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005e80:	d118      	bne.n	8005eb4 <_printf_float+0x1b0>
 8005e82:	2900      	cmp	r1, #0
 8005e84:	6863      	ldr	r3, [r4, #4]
 8005e86:	dd0b      	ble.n	8005ea0 <_printf_float+0x19c>
 8005e88:	6121      	str	r1, [r4, #16]
 8005e8a:	b913      	cbnz	r3, 8005e92 <_printf_float+0x18e>
 8005e8c:	6822      	ldr	r2, [r4, #0]
 8005e8e:	07d0      	lsls	r0, r2, #31
 8005e90:	d502      	bpl.n	8005e98 <_printf_float+0x194>
 8005e92:	3301      	adds	r3, #1
 8005e94:	440b      	add	r3, r1
 8005e96:	6123      	str	r3, [r4, #16]
 8005e98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e9a:	f04f 0900 	mov.w	r9, #0
 8005e9e:	e7db      	b.n	8005e58 <_printf_float+0x154>
 8005ea0:	b913      	cbnz	r3, 8005ea8 <_printf_float+0x1a4>
 8005ea2:	6822      	ldr	r2, [r4, #0]
 8005ea4:	07d2      	lsls	r2, r2, #31
 8005ea6:	d501      	bpl.n	8005eac <_printf_float+0x1a8>
 8005ea8:	3302      	adds	r3, #2
 8005eaa:	e7f4      	b.n	8005e96 <_printf_float+0x192>
 8005eac:	2301      	movs	r3, #1
 8005eae:	e7f2      	b.n	8005e96 <_printf_float+0x192>
 8005eb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005eb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eb6:	4299      	cmp	r1, r3
 8005eb8:	db05      	blt.n	8005ec6 <_printf_float+0x1c2>
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	6121      	str	r1, [r4, #16]
 8005ebe:	07d8      	lsls	r0, r3, #31
 8005ec0:	d5ea      	bpl.n	8005e98 <_printf_float+0x194>
 8005ec2:	1c4b      	adds	r3, r1, #1
 8005ec4:	e7e7      	b.n	8005e96 <_printf_float+0x192>
 8005ec6:	2900      	cmp	r1, #0
 8005ec8:	bfd4      	ite	le
 8005eca:	f1c1 0202 	rsble	r2, r1, #2
 8005ece:	2201      	movgt	r2, #1
 8005ed0:	4413      	add	r3, r2
 8005ed2:	e7e0      	b.n	8005e96 <_printf_float+0x192>
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	055a      	lsls	r2, r3, #21
 8005ed8:	d407      	bmi.n	8005eea <_printf_float+0x1e6>
 8005eda:	6923      	ldr	r3, [r4, #16]
 8005edc:	4642      	mov	r2, r8
 8005ede:	4631      	mov	r1, r6
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	47b8      	blx	r7
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	d12b      	bne.n	8005f40 <_printf_float+0x23c>
 8005ee8:	e767      	b.n	8005dba <_printf_float+0xb6>
 8005eea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005eee:	f240 80dd 	bls.w	80060ac <_printf_float+0x3a8>
 8005ef2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	2300      	movs	r3, #0
 8005efa:	f7fa fde5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	d033      	beq.n	8005f6a <_printf_float+0x266>
 8005f02:	4a37      	ldr	r2, [pc, #220]	@ (8005fe0 <_printf_float+0x2dc>)
 8005f04:	2301      	movs	r3, #1
 8005f06:	4631      	mov	r1, r6
 8005f08:	4628      	mov	r0, r5
 8005f0a:	47b8      	blx	r7
 8005f0c:	3001      	adds	r0, #1
 8005f0e:	f43f af54 	beq.w	8005dba <_printf_float+0xb6>
 8005f12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005f16:	4543      	cmp	r3, r8
 8005f18:	db02      	blt.n	8005f20 <_printf_float+0x21c>
 8005f1a:	6823      	ldr	r3, [r4, #0]
 8005f1c:	07d8      	lsls	r0, r3, #31
 8005f1e:	d50f      	bpl.n	8005f40 <_printf_float+0x23c>
 8005f20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f24:	4631      	mov	r1, r6
 8005f26:	4628      	mov	r0, r5
 8005f28:	47b8      	blx	r7
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	f43f af45 	beq.w	8005dba <_printf_float+0xb6>
 8005f30:	f04f 0900 	mov.w	r9, #0
 8005f34:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005f38:	f104 0a1a 	add.w	sl, r4, #26
 8005f3c:	45c8      	cmp	r8, r9
 8005f3e:	dc09      	bgt.n	8005f54 <_printf_float+0x250>
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	079b      	lsls	r3, r3, #30
 8005f44:	f100 8103 	bmi.w	800614e <_printf_float+0x44a>
 8005f48:	68e0      	ldr	r0, [r4, #12]
 8005f4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f4c:	4298      	cmp	r0, r3
 8005f4e:	bfb8      	it	lt
 8005f50:	4618      	movlt	r0, r3
 8005f52:	e734      	b.n	8005dbe <_printf_float+0xba>
 8005f54:	2301      	movs	r3, #1
 8005f56:	4652      	mov	r2, sl
 8005f58:	4631      	mov	r1, r6
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	47b8      	blx	r7
 8005f5e:	3001      	adds	r0, #1
 8005f60:	f43f af2b 	beq.w	8005dba <_printf_float+0xb6>
 8005f64:	f109 0901 	add.w	r9, r9, #1
 8005f68:	e7e8      	b.n	8005f3c <_printf_float+0x238>
 8005f6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	dc39      	bgt.n	8005fe4 <_printf_float+0x2e0>
 8005f70:	4a1b      	ldr	r2, [pc, #108]	@ (8005fe0 <_printf_float+0x2dc>)
 8005f72:	2301      	movs	r3, #1
 8005f74:	4631      	mov	r1, r6
 8005f76:	4628      	mov	r0, r5
 8005f78:	47b8      	blx	r7
 8005f7a:	3001      	adds	r0, #1
 8005f7c:	f43f af1d 	beq.w	8005dba <_printf_float+0xb6>
 8005f80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f84:	ea59 0303 	orrs.w	r3, r9, r3
 8005f88:	d102      	bne.n	8005f90 <_printf_float+0x28c>
 8005f8a:	6823      	ldr	r3, [r4, #0]
 8005f8c:	07d9      	lsls	r1, r3, #31
 8005f8e:	d5d7      	bpl.n	8005f40 <_printf_float+0x23c>
 8005f90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f94:	4631      	mov	r1, r6
 8005f96:	4628      	mov	r0, r5
 8005f98:	47b8      	blx	r7
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	f43f af0d 	beq.w	8005dba <_printf_float+0xb6>
 8005fa0:	f04f 0a00 	mov.w	sl, #0
 8005fa4:	f104 0b1a 	add.w	fp, r4, #26
 8005fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005faa:	425b      	negs	r3, r3
 8005fac:	4553      	cmp	r3, sl
 8005fae:	dc01      	bgt.n	8005fb4 <_printf_float+0x2b0>
 8005fb0:	464b      	mov	r3, r9
 8005fb2:	e793      	b.n	8005edc <_printf_float+0x1d8>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	465a      	mov	r2, fp
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4628      	mov	r0, r5
 8005fbc:	47b8      	blx	r7
 8005fbe:	3001      	adds	r0, #1
 8005fc0:	f43f aefb 	beq.w	8005dba <_printf_float+0xb6>
 8005fc4:	f10a 0a01 	add.w	sl, sl, #1
 8005fc8:	e7ee      	b.n	8005fa8 <_printf_float+0x2a4>
 8005fca:	bf00      	nop
 8005fcc:	7fefffff 	.word	0x7fefffff
 8005fd0:	0800889c 	.word	0x0800889c
 8005fd4:	080088a0 	.word	0x080088a0
 8005fd8:	080088a4 	.word	0x080088a4
 8005fdc:	080088a8 	.word	0x080088a8
 8005fe0:	080088ac 	.word	0x080088ac
 8005fe4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fe6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fea:	4553      	cmp	r3, sl
 8005fec:	bfa8      	it	ge
 8005fee:	4653      	movge	r3, sl
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	4699      	mov	r9, r3
 8005ff4:	dc36      	bgt.n	8006064 <_printf_float+0x360>
 8005ff6:	f04f 0b00 	mov.w	fp, #0
 8005ffa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ffe:	f104 021a 	add.w	r2, r4, #26
 8006002:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006004:	9306      	str	r3, [sp, #24]
 8006006:	eba3 0309 	sub.w	r3, r3, r9
 800600a:	455b      	cmp	r3, fp
 800600c:	dc31      	bgt.n	8006072 <_printf_float+0x36e>
 800600e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006010:	459a      	cmp	sl, r3
 8006012:	dc3a      	bgt.n	800608a <_printf_float+0x386>
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	07da      	lsls	r2, r3, #31
 8006018:	d437      	bmi.n	800608a <_printf_float+0x386>
 800601a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800601c:	ebaa 0903 	sub.w	r9, sl, r3
 8006020:	9b06      	ldr	r3, [sp, #24]
 8006022:	ebaa 0303 	sub.w	r3, sl, r3
 8006026:	4599      	cmp	r9, r3
 8006028:	bfa8      	it	ge
 800602a:	4699      	movge	r9, r3
 800602c:	f1b9 0f00 	cmp.w	r9, #0
 8006030:	dc33      	bgt.n	800609a <_printf_float+0x396>
 8006032:	f04f 0800 	mov.w	r8, #0
 8006036:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800603a:	f104 0b1a 	add.w	fp, r4, #26
 800603e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006040:	ebaa 0303 	sub.w	r3, sl, r3
 8006044:	eba3 0309 	sub.w	r3, r3, r9
 8006048:	4543      	cmp	r3, r8
 800604a:	f77f af79 	ble.w	8005f40 <_printf_float+0x23c>
 800604e:	2301      	movs	r3, #1
 8006050:	465a      	mov	r2, fp
 8006052:	4631      	mov	r1, r6
 8006054:	4628      	mov	r0, r5
 8006056:	47b8      	blx	r7
 8006058:	3001      	adds	r0, #1
 800605a:	f43f aeae 	beq.w	8005dba <_printf_float+0xb6>
 800605e:	f108 0801 	add.w	r8, r8, #1
 8006062:	e7ec      	b.n	800603e <_printf_float+0x33a>
 8006064:	4642      	mov	r2, r8
 8006066:	4631      	mov	r1, r6
 8006068:	4628      	mov	r0, r5
 800606a:	47b8      	blx	r7
 800606c:	3001      	adds	r0, #1
 800606e:	d1c2      	bne.n	8005ff6 <_printf_float+0x2f2>
 8006070:	e6a3      	b.n	8005dba <_printf_float+0xb6>
 8006072:	2301      	movs	r3, #1
 8006074:	4631      	mov	r1, r6
 8006076:	4628      	mov	r0, r5
 8006078:	9206      	str	r2, [sp, #24]
 800607a:	47b8      	blx	r7
 800607c:	3001      	adds	r0, #1
 800607e:	f43f ae9c 	beq.w	8005dba <_printf_float+0xb6>
 8006082:	9a06      	ldr	r2, [sp, #24]
 8006084:	f10b 0b01 	add.w	fp, fp, #1
 8006088:	e7bb      	b.n	8006002 <_printf_float+0x2fe>
 800608a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800608e:	4631      	mov	r1, r6
 8006090:	4628      	mov	r0, r5
 8006092:	47b8      	blx	r7
 8006094:	3001      	adds	r0, #1
 8006096:	d1c0      	bne.n	800601a <_printf_float+0x316>
 8006098:	e68f      	b.n	8005dba <_printf_float+0xb6>
 800609a:	9a06      	ldr	r2, [sp, #24]
 800609c:	464b      	mov	r3, r9
 800609e:	4442      	add	r2, r8
 80060a0:	4631      	mov	r1, r6
 80060a2:	4628      	mov	r0, r5
 80060a4:	47b8      	blx	r7
 80060a6:	3001      	adds	r0, #1
 80060a8:	d1c3      	bne.n	8006032 <_printf_float+0x32e>
 80060aa:	e686      	b.n	8005dba <_printf_float+0xb6>
 80060ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80060b0:	f1ba 0f01 	cmp.w	sl, #1
 80060b4:	dc01      	bgt.n	80060ba <_printf_float+0x3b6>
 80060b6:	07db      	lsls	r3, r3, #31
 80060b8:	d536      	bpl.n	8006128 <_printf_float+0x424>
 80060ba:	2301      	movs	r3, #1
 80060bc:	4642      	mov	r2, r8
 80060be:	4631      	mov	r1, r6
 80060c0:	4628      	mov	r0, r5
 80060c2:	47b8      	blx	r7
 80060c4:	3001      	adds	r0, #1
 80060c6:	f43f ae78 	beq.w	8005dba <_printf_float+0xb6>
 80060ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ce:	4631      	mov	r1, r6
 80060d0:	4628      	mov	r0, r5
 80060d2:	47b8      	blx	r7
 80060d4:	3001      	adds	r0, #1
 80060d6:	f43f ae70 	beq.w	8005dba <_printf_float+0xb6>
 80060da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060de:	2200      	movs	r2, #0
 80060e0:	2300      	movs	r3, #0
 80060e2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80060e6:	f7fa fcef 	bl	8000ac8 <__aeabi_dcmpeq>
 80060ea:	b9c0      	cbnz	r0, 800611e <_printf_float+0x41a>
 80060ec:	4653      	mov	r3, sl
 80060ee:	f108 0201 	add.w	r2, r8, #1
 80060f2:	4631      	mov	r1, r6
 80060f4:	4628      	mov	r0, r5
 80060f6:	47b8      	blx	r7
 80060f8:	3001      	adds	r0, #1
 80060fa:	d10c      	bne.n	8006116 <_printf_float+0x412>
 80060fc:	e65d      	b.n	8005dba <_printf_float+0xb6>
 80060fe:	2301      	movs	r3, #1
 8006100:	465a      	mov	r2, fp
 8006102:	4631      	mov	r1, r6
 8006104:	4628      	mov	r0, r5
 8006106:	47b8      	blx	r7
 8006108:	3001      	adds	r0, #1
 800610a:	f43f ae56 	beq.w	8005dba <_printf_float+0xb6>
 800610e:	f108 0801 	add.w	r8, r8, #1
 8006112:	45d0      	cmp	r8, sl
 8006114:	dbf3      	blt.n	80060fe <_printf_float+0x3fa>
 8006116:	464b      	mov	r3, r9
 8006118:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800611c:	e6df      	b.n	8005ede <_printf_float+0x1da>
 800611e:	f04f 0800 	mov.w	r8, #0
 8006122:	f104 0b1a 	add.w	fp, r4, #26
 8006126:	e7f4      	b.n	8006112 <_printf_float+0x40e>
 8006128:	2301      	movs	r3, #1
 800612a:	4642      	mov	r2, r8
 800612c:	e7e1      	b.n	80060f2 <_printf_float+0x3ee>
 800612e:	2301      	movs	r3, #1
 8006130:	464a      	mov	r2, r9
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	47b8      	blx	r7
 8006138:	3001      	adds	r0, #1
 800613a:	f43f ae3e 	beq.w	8005dba <_printf_float+0xb6>
 800613e:	f108 0801 	add.w	r8, r8, #1
 8006142:	68e3      	ldr	r3, [r4, #12]
 8006144:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006146:	1a5b      	subs	r3, r3, r1
 8006148:	4543      	cmp	r3, r8
 800614a:	dcf0      	bgt.n	800612e <_printf_float+0x42a>
 800614c:	e6fc      	b.n	8005f48 <_printf_float+0x244>
 800614e:	f04f 0800 	mov.w	r8, #0
 8006152:	f104 0919 	add.w	r9, r4, #25
 8006156:	e7f4      	b.n	8006142 <_printf_float+0x43e>

08006158 <_printf_common>:
 8006158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800615c:	4616      	mov	r6, r2
 800615e:	4698      	mov	r8, r3
 8006160:	688a      	ldr	r2, [r1, #8]
 8006162:	690b      	ldr	r3, [r1, #16]
 8006164:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006168:	4293      	cmp	r3, r2
 800616a:	bfb8      	it	lt
 800616c:	4613      	movlt	r3, r2
 800616e:	6033      	str	r3, [r6, #0]
 8006170:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006174:	4607      	mov	r7, r0
 8006176:	460c      	mov	r4, r1
 8006178:	b10a      	cbz	r2, 800617e <_printf_common+0x26>
 800617a:	3301      	adds	r3, #1
 800617c:	6033      	str	r3, [r6, #0]
 800617e:	6823      	ldr	r3, [r4, #0]
 8006180:	0699      	lsls	r1, r3, #26
 8006182:	bf42      	ittt	mi
 8006184:	6833      	ldrmi	r3, [r6, #0]
 8006186:	3302      	addmi	r3, #2
 8006188:	6033      	strmi	r3, [r6, #0]
 800618a:	6825      	ldr	r5, [r4, #0]
 800618c:	f015 0506 	ands.w	r5, r5, #6
 8006190:	d106      	bne.n	80061a0 <_printf_common+0x48>
 8006192:	f104 0a19 	add.w	sl, r4, #25
 8006196:	68e3      	ldr	r3, [r4, #12]
 8006198:	6832      	ldr	r2, [r6, #0]
 800619a:	1a9b      	subs	r3, r3, r2
 800619c:	42ab      	cmp	r3, r5
 800619e:	dc26      	bgt.n	80061ee <_printf_common+0x96>
 80061a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061a4:	6822      	ldr	r2, [r4, #0]
 80061a6:	3b00      	subs	r3, #0
 80061a8:	bf18      	it	ne
 80061aa:	2301      	movne	r3, #1
 80061ac:	0692      	lsls	r2, r2, #26
 80061ae:	d42b      	bmi.n	8006208 <_printf_common+0xb0>
 80061b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061b4:	4641      	mov	r1, r8
 80061b6:	4638      	mov	r0, r7
 80061b8:	47c8      	blx	r9
 80061ba:	3001      	adds	r0, #1
 80061bc:	d01e      	beq.n	80061fc <_printf_common+0xa4>
 80061be:	6823      	ldr	r3, [r4, #0]
 80061c0:	6922      	ldr	r2, [r4, #16]
 80061c2:	f003 0306 	and.w	r3, r3, #6
 80061c6:	2b04      	cmp	r3, #4
 80061c8:	bf02      	ittt	eq
 80061ca:	68e5      	ldreq	r5, [r4, #12]
 80061cc:	6833      	ldreq	r3, [r6, #0]
 80061ce:	1aed      	subeq	r5, r5, r3
 80061d0:	68a3      	ldr	r3, [r4, #8]
 80061d2:	bf0c      	ite	eq
 80061d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061d8:	2500      	movne	r5, #0
 80061da:	4293      	cmp	r3, r2
 80061dc:	bfc4      	itt	gt
 80061de:	1a9b      	subgt	r3, r3, r2
 80061e0:	18ed      	addgt	r5, r5, r3
 80061e2:	2600      	movs	r6, #0
 80061e4:	341a      	adds	r4, #26
 80061e6:	42b5      	cmp	r5, r6
 80061e8:	d11a      	bne.n	8006220 <_printf_common+0xc8>
 80061ea:	2000      	movs	r0, #0
 80061ec:	e008      	b.n	8006200 <_printf_common+0xa8>
 80061ee:	2301      	movs	r3, #1
 80061f0:	4652      	mov	r2, sl
 80061f2:	4641      	mov	r1, r8
 80061f4:	4638      	mov	r0, r7
 80061f6:	47c8      	blx	r9
 80061f8:	3001      	adds	r0, #1
 80061fa:	d103      	bne.n	8006204 <_printf_common+0xac>
 80061fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006204:	3501      	adds	r5, #1
 8006206:	e7c6      	b.n	8006196 <_printf_common+0x3e>
 8006208:	18e1      	adds	r1, r4, r3
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	2030      	movs	r0, #48	@ 0x30
 800620e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006212:	4422      	add	r2, r4
 8006214:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006218:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800621c:	3302      	adds	r3, #2
 800621e:	e7c7      	b.n	80061b0 <_printf_common+0x58>
 8006220:	2301      	movs	r3, #1
 8006222:	4622      	mov	r2, r4
 8006224:	4641      	mov	r1, r8
 8006226:	4638      	mov	r0, r7
 8006228:	47c8      	blx	r9
 800622a:	3001      	adds	r0, #1
 800622c:	d0e6      	beq.n	80061fc <_printf_common+0xa4>
 800622e:	3601      	adds	r6, #1
 8006230:	e7d9      	b.n	80061e6 <_printf_common+0x8e>
	...

08006234 <_printf_i>:
 8006234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006238:	7e0f      	ldrb	r7, [r1, #24]
 800623a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800623c:	2f78      	cmp	r7, #120	@ 0x78
 800623e:	4691      	mov	r9, r2
 8006240:	4680      	mov	r8, r0
 8006242:	460c      	mov	r4, r1
 8006244:	469a      	mov	sl, r3
 8006246:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800624a:	d807      	bhi.n	800625c <_printf_i+0x28>
 800624c:	2f62      	cmp	r7, #98	@ 0x62
 800624e:	d80a      	bhi.n	8006266 <_printf_i+0x32>
 8006250:	2f00      	cmp	r7, #0
 8006252:	f000 80d2 	beq.w	80063fa <_printf_i+0x1c6>
 8006256:	2f58      	cmp	r7, #88	@ 0x58
 8006258:	f000 80b9 	beq.w	80063ce <_printf_i+0x19a>
 800625c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006260:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006264:	e03a      	b.n	80062dc <_printf_i+0xa8>
 8006266:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800626a:	2b15      	cmp	r3, #21
 800626c:	d8f6      	bhi.n	800625c <_printf_i+0x28>
 800626e:	a101      	add	r1, pc, #4	@ (adr r1, 8006274 <_printf_i+0x40>)
 8006270:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006274:	080062cd 	.word	0x080062cd
 8006278:	080062e1 	.word	0x080062e1
 800627c:	0800625d 	.word	0x0800625d
 8006280:	0800625d 	.word	0x0800625d
 8006284:	0800625d 	.word	0x0800625d
 8006288:	0800625d 	.word	0x0800625d
 800628c:	080062e1 	.word	0x080062e1
 8006290:	0800625d 	.word	0x0800625d
 8006294:	0800625d 	.word	0x0800625d
 8006298:	0800625d 	.word	0x0800625d
 800629c:	0800625d 	.word	0x0800625d
 80062a0:	080063e1 	.word	0x080063e1
 80062a4:	0800630b 	.word	0x0800630b
 80062a8:	0800639b 	.word	0x0800639b
 80062ac:	0800625d 	.word	0x0800625d
 80062b0:	0800625d 	.word	0x0800625d
 80062b4:	08006403 	.word	0x08006403
 80062b8:	0800625d 	.word	0x0800625d
 80062bc:	0800630b 	.word	0x0800630b
 80062c0:	0800625d 	.word	0x0800625d
 80062c4:	0800625d 	.word	0x0800625d
 80062c8:	080063a3 	.word	0x080063a3
 80062cc:	6833      	ldr	r3, [r6, #0]
 80062ce:	1d1a      	adds	r2, r3, #4
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	6032      	str	r2, [r6, #0]
 80062d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062dc:	2301      	movs	r3, #1
 80062de:	e09d      	b.n	800641c <_printf_i+0x1e8>
 80062e0:	6833      	ldr	r3, [r6, #0]
 80062e2:	6820      	ldr	r0, [r4, #0]
 80062e4:	1d19      	adds	r1, r3, #4
 80062e6:	6031      	str	r1, [r6, #0]
 80062e8:	0606      	lsls	r6, r0, #24
 80062ea:	d501      	bpl.n	80062f0 <_printf_i+0xbc>
 80062ec:	681d      	ldr	r5, [r3, #0]
 80062ee:	e003      	b.n	80062f8 <_printf_i+0xc4>
 80062f0:	0645      	lsls	r5, r0, #25
 80062f2:	d5fb      	bpl.n	80062ec <_printf_i+0xb8>
 80062f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062f8:	2d00      	cmp	r5, #0
 80062fa:	da03      	bge.n	8006304 <_printf_i+0xd0>
 80062fc:	232d      	movs	r3, #45	@ 0x2d
 80062fe:	426d      	negs	r5, r5
 8006300:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006304:	4859      	ldr	r0, [pc, #356]	@ (800646c <_printf_i+0x238>)
 8006306:	230a      	movs	r3, #10
 8006308:	e011      	b.n	800632e <_printf_i+0xfa>
 800630a:	6821      	ldr	r1, [r4, #0]
 800630c:	6833      	ldr	r3, [r6, #0]
 800630e:	0608      	lsls	r0, r1, #24
 8006310:	f853 5b04 	ldr.w	r5, [r3], #4
 8006314:	d402      	bmi.n	800631c <_printf_i+0xe8>
 8006316:	0649      	lsls	r1, r1, #25
 8006318:	bf48      	it	mi
 800631a:	b2ad      	uxthmi	r5, r5
 800631c:	2f6f      	cmp	r7, #111	@ 0x6f
 800631e:	4853      	ldr	r0, [pc, #332]	@ (800646c <_printf_i+0x238>)
 8006320:	6033      	str	r3, [r6, #0]
 8006322:	bf14      	ite	ne
 8006324:	230a      	movne	r3, #10
 8006326:	2308      	moveq	r3, #8
 8006328:	2100      	movs	r1, #0
 800632a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800632e:	6866      	ldr	r6, [r4, #4]
 8006330:	60a6      	str	r6, [r4, #8]
 8006332:	2e00      	cmp	r6, #0
 8006334:	bfa2      	ittt	ge
 8006336:	6821      	ldrge	r1, [r4, #0]
 8006338:	f021 0104 	bicge.w	r1, r1, #4
 800633c:	6021      	strge	r1, [r4, #0]
 800633e:	b90d      	cbnz	r5, 8006344 <_printf_i+0x110>
 8006340:	2e00      	cmp	r6, #0
 8006342:	d04b      	beq.n	80063dc <_printf_i+0x1a8>
 8006344:	4616      	mov	r6, r2
 8006346:	fbb5 f1f3 	udiv	r1, r5, r3
 800634a:	fb03 5711 	mls	r7, r3, r1, r5
 800634e:	5dc7      	ldrb	r7, [r0, r7]
 8006350:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006354:	462f      	mov	r7, r5
 8006356:	42bb      	cmp	r3, r7
 8006358:	460d      	mov	r5, r1
 800635a:	d9f4      	bls.n	8006346 <_printf_i+0x112>
 800635c:	2b08      	cmp	r3, #8
 800635e:	d10b      	bne.n	8006378 <_printf_i+0x144>
 8006360:	6823      	ldr	r3, [r4, #0]
 8006362:	07df      	lsls	r7, r3, #31
 8006364:	d508      	bpl.n	8006378 <_printf_i+0x144>
 8006366:	6923      	ldr	r3, [r4, #16]
 8006368:	6861      	ldr	r1, [r4, #4]
 800636a:	4299      	cmp	r1, r3
 800636c:	bfde      	ittt	le
 800636e:	2330      	movle	r3, #48	@ 0x30
 8006370:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006374:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006378:	1b92      	subs	r2, r2, r6
 800637a:	6122      	str	r2, [r4, #16]
 800637c:	f8cd a000 	str.w	sl, [sp]
 8006380:	464b      	mov	r3, r9
 8006382:	aa03      	add	r2, sp, #12
 8006384:	4621      	mov	r1, r4
 8006386:	4640      	mov	r0, r8
 8006388:	f7ff fee6 	bl	8006158 <_printf_common>
 800638c:	3001      	adds	r0, #1
 800638e:	d14a      	bne.n	8006426 <_printf_i+0x1f2>
 8006390:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006394:	b004      	add	sp, #16
 8006396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	f043 0320 	orr.w	r3, r3, #32
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	4833      	ldr	r0, [pc, #204]	@ (8006470 <_printf_i+0x23c>)
 80063a4:	2778      	movs	r7, #120	@ 0x78
 80063a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	6831      	ldr	r1, [r6, #0]
 80063ae:	061f      	lsls	r7, r3, #24
 80063b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80063b4:	d402      	bmi.n	80063bc <_printf_i+0x188>
 80063b6:	065f      	lsls	r7, r3, #25
 80063b8:	bf48      	it	mi
 80063ba:	b2ad      	uxthmi	r5, r5
 80063bc:	6031      	str	r1, [r6, #0]
 80063be:	07d9      	lsls	r1, r3, #31
 80063c0:	bf44      	itt	mi
 80063c2:	f043 0320 	orrmi.w	r3, r3, #32
 80063c6:	6023      	strmi	r3, [r4, #0]
 80063c8:	b11d      	cbz	r5, 80063d2 <_printf_i+0x19e>
 80063ca:	2310      	movs	r3, #16
 80063cc:	e7ac      	b.n	8006328 <_printf_i+0xf4>
 80063ce:	4827      	ldr	r0, [pc, #156]	@ (800646c <_printf_i+0x238>)
 80063d0:	e7e9      	b.n	80063a6 <_printf_i+0x172>
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	f023 0320 	bic.w	r3, r3, #32
 80063d8:	6023      	str	r3, [r4, #0]
 80063da:	e7f6      	b.n	80063ca <_printf_i+0x196>
 80063dc:	4616      	mov	r6, r2
 80063de:	e7bd      	b.n	800635c <_printf_i+0x128>
 80063e0:	6833      	ldr	r3, [r6, #0]
 80063e2:	6825      	ldr	r5, [r4, #0]
 80063e4:	6961      	ldr	r1, [r4, #20]
 80063e6:	1d18      	adds	r0, r3, #4
 80063e8:	6030      	str	r0, [r6, #0]
 80063ea:	062e      	lsls	r6, r5, #24
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	d501      	bpl.n	80063f4 <_printf_i+0x1c0>
 80063f0:	6019      	str	r1, [r3, #0]
 80063f2:	e002      	b.n	80063fa <_printf_i+0x1c6>
 80063f4:	0668      	lsls	r0, r5, #25
 80063f6:	d5fb      	bpl.n	80063f0 <_printf_i+0x1bc>
 80063f8:	8019      	strh	r1, [r3, #0]
 80063fa:	2300      	movs	r3, #0
 80063fc:	6123      	str	r3, [r4, #16]
 80063fe:	4616      	mov	r6, r2
 8006400:	e7bc      	b.n	800637c <_printf_i+0x148>
 8006402:	6833      	ldr	r3, [r6, #0]
 8006404:	1d1a      	adds	r2, r3, #4
 8006406:	6032      	str	r2, [r6, #0]
 8006408:	681e      	ldr	r6, [r3, #0]
 800640a:	6862      	ldr	r2, [r4, #4]
 800640c:	2100      	movs	r1, #0
 800640e:	4630      	mov	r0, r6
 8006410:	f7f9 fede 	bl	80001d0 <memchr>
 8006414:	b108      	cbz	r0, 800641a <_printf_i+0x1e6>
 8006416:	1b80      	subs	r0, r0, r6
 8006418:	6060      	str	r0, [r4, #4]
 800641a:	6863      	ldr	r3, [r4, #4]
 800641c:	6123      	str	r3, [r4, #16]
 800641e:	2300      	movs	r3, #0
 8006420:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006424:	e7aa      	b.n	800637c <_printf_i+0x148>
 8006426:	6923      	ldr	r3, [r4, #16]
 8006428:	4632      	mov	r2, r6
 800642a:	4649      	mov	r1, r9
 800642c:	4640      	mov	r0, r8
 800642e:	47d0      	blx	sl
 8006430:	3001      	adds	r0, #1
 8006432:	d0ad      	beq.n	8006390 <_printf_i+0x15c>
 8006434:	6823      	ldr	r3, [r4, #0]
 8006436:	079b      	lsls	r3, r3, #30
 8006438:	d413      	bmi.n	8006462 <_printf_i+0x22e>
 800643a:	68e0      	ldr	r0, [r4, #12]
 800643c:	9b03      	ldr	r3, [sp, #12]
 800643e:	4298      	cmp	r0, r3
 8006440:	bfb8      	it	lt
 8006442:	4618      	movlt	r0, r3
 8006444:	e7a6      	b.n	8006394 <_printf_i+0x160>
 8006446:	2301      	movs	r3, #1
 8006448:	4632      	mov	r2, r6
 800644a:	4649      	mov	r1, r9
 800644c:	4640      	mov	r0, r8
 800644e:	47d0      	blx	sl
 8006450:	3001      	adds	r0, #1
 8006452:	d09d      	beq.n	8006390 <_printf_i+0x15c>
 8006454:	3501      	adds	r5, #1
 8006456:	68e3      	ldr	r3, [r4, #12]
 8006458:	9903      	ldr	r1, [sp, #12]
 800645a:	1a5b      	subs	r3, r3, r1
 800645c:	42ab      	cmp	r3, r5
 800645e:	dcf2      	bgt.n	8006446 <_printf_i+0x212>
 8006460:	e7eb      	b.n	800643a <_printf_i+0x206>
 8006462:	2500      	movs	r5, #0
 8006464:	f104 0619 	add.w	r6, r4, #25
 8006468:	e7f5      	b.n	8006456 <_printf_i+0x222>
 800646a:	bf00      	nop
 800646c:	080088ae 	.word	0x080088ae
 8006470:	080088bf 	.word	0x080088bf

08006474 <std>:
 8006474:	2300      	movs	r3, #0
 8006476:	b510      	push	{r4, lr}
 8006478:	4604      	mov	r4, r0
 800647a:	e9c0 3300 	strd	r3, r3, [r0]
 800647e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006482:	6083      	str	r3, [r0, #8]
 8006484:	8181      	strh	r1, [r0, #12]
 8006486:	6643      	str	r3, [r0, #100]	@ 0x64
 8006488:	81c2      	strh	r2, [r0, #14]
 800648a:	6183      	str	r3, [r0, #24]
 800648c:	4619      	mov	r1, r3
 800648e:	2208      	movs	r2, #8
 8006490:	305c      	adds	r0, #92	@ 0x5c
 8006492:	f000 f914 	bl	80066be <memset>
 8006496:	4b0d      	ldr	r3, [pc, #52]	@ (80064cc <std+0x58>)
 8006498:	6263      	str	r3, [r4, #36]	@ 0x24
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <std+0x5c>)
 800649c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800649e:	4b0d      	ldr	r3, [pc, #52]	@ (80064d4 <std+0x60>)
 80064a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80064a2:	4b0d      	ldr	r3, [pc, #52]	@ (80064d8 <std+0x64>)
 80064a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80064a6:	4b0d      	ldr	r3, [pc, #52]	@ (80064dc <std+0x68>)
 80064a8:	6224      	str	r4, [r4, #32]
 80064aa:	429c      	cmp	r4, r3
 80064ac:	d006      	beq.n	80064bc <std+0x48>
 80064ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80064b2:	4294      	cmp	r4, r2
 80064b4:	d002      	beq.n	80064bc <std+0x48>
 80064b6:	33d0      	adds	r3, #208	@ 0xd0
 80064b8:	429c      	cmp	r4, r3
 80064ba:	d105      	bne.n	80064c8 <std+0x54>
 80064bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064c4:	f000 b978 	b.w	80067b8 <__retarget_lock_init_recursive>
 80064c8:	bd10      	pop	{r4, pc}
 80064ca:	bf00      	nop
 80064cc:	08006639 	.word	0x08006639
 80064d0:	0800665b 	.word	0x0800665b
 80064d4:	08006693 	.word	0x08006693
 80064d8:	080066b7 	.word	0x080066b7
 80064dc:	200003a0 	.word	0x200003a0

080064e0 <stdio_exit_handler>:
 80064e0:	4a02      	ldr	r2, [pc, #8]	@ (80064ec <stdio_exit_handler+0xc>)
 80064e2:	4903      	ldr	r1, [pc, #12]	@ (80064f0 <stdio_exit_handler+0x10>)
 80064e4:	4803      	ldr	r0, [pc, #12]	@ (80064f4 <stdio_exit_handler+0x14>)
 80064e6:	f000 b869 	b.w	80065bc <_fwalk_sglue>
 80064ea:	bf00      	nop
 80064ec:	20000018 	.word	0x20000018
 80064f0:	08008115 	.word	0x08008115
 80064f4:	20000028 	.word	0x20000028

080064f8 <cleanup_stdio>:
 80064f8:	6841      	ldr	r1, [r0, #4]
 80064fa:	4b0c      	ldr	r3, [pc, #48]	@ (800652c <cleanup_stdio+0x34>)
 80064fc:	4299      	cmp	r1, r3
 80064fe:	b510      	push	{r4, lr}
 8006500:	4604      	mov	r4, r0
 8006502:	d001      	beq.n	8006508 <cleanup_stdio+0x10>
 8006504:	f001 fe06 	bl	8008114 <_fflush_r>
 8006508:	68a1      	ldr	r1, [r4, #8]
 800650a:	4b09      	ldr	r3, [pc, #36]	@ (8006530 <cleanup_stdio+0x38>)
 800650c:	4299      	cmp	r1, r3
 800650e:	d002      	beq.n	8006516 <cleanup_stdio+0x1e>
 8006510:	4620      	mov	r0, r4
 8006512:	f001 fdff 	bl	8008114 <_fflush_r>
 8006516:	68e1      	ldr	r1, [r4, #12]
 8006518:	4b06      	ldr	r3, [pc, #24]	@ (8006534 <cleanup_stdio+0x3c>)
 800651a:	4299      	cmp	r1, r3
 800651c:	d004      	beq.n	8006528 <cleanup_stdio+0x30>
 800651e:	4620      	mov	r0, r4
 8006520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006524:	f001 bdf6 	b.w	8008114 <_fflush_r>
 8006528:	bd10      	pop	{r4, pc}
 800652a:	bf00      	nop
 800652c:	200003a0 	.word	0x200003a0
 8006530:	20000408 	.word	0x20000408
 8006534:	20000470 	.word	0x20000470

08006538 <global_stdio_init.part.0>:
 8006538:	b510      	push	{r4, lr}
 800653a:	4b0b      	ldr	r3, [pc, #44]	@ (8006568 <global_stdio_init.part.0+0x30>)
 800653c:	4c0b      	ldr	r4, [pc, #44]	@ (800656c <global_stdio_init.part.0+0x34>)
 800653e:	4a0c      	ldr	r2, [pc, #48]	@ (8006570 <global_stdio_init.part.0+0x38>)
 8006540:	601a      	str	r2, [r3, #0]
 8006542:	4620      	mov	r0, r4
 8006544:	2200      	movs	r2, #0
 8006546:	2104      	movs	r1, #4
 8006548:	f7ff ff94 	bl	8006474 <std>
 800654c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006550:	2201      	movs	r2, #1
 8006552:	2109      	movs	r1, #9
 8006554:	f7ff ff8e 	bl	8006474 <std>
 8006558:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800655c:	2202      	movs	r2, #2
 800655e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006562:	2112      	movs	r1, #18
 8006564:	f7ff bf86 	b.w	8006474 <std>
 8006568:	200004d8 	.word	0x200004d8
 800656c:	200003a0 	.word	0x200003a0
 8006570:	080064e1 	.word	0x080064e1

08006574 <__sfp_lock_acquire>:
 8006574:	4801      	ldr	r0, [pc, #4]	@ (800657c <__sfp_lock_acquire+0x8>)
 8006576:	f000 b920 	b.w	80067ba <__retarget_lock_acquire_recursive>
 800657a:	bf00      	nop
 800657c:	200004e1 	.word	0x200004e1

08006580 <__sfp_lock_release>:
 8006580:	4801      	ldr	r0, [pc, #4]	@ (8006588 <__sfp_lock_release+0x8>)
 8006582:	f000 b91b 	b.w	80067bc <__retarget_lock_release_recursive>
 8006586:	bf00      	nop
 8006588:	200004e1 	.word	0x200004e1

0800658c <__sinit>:
 800658c:	b510      	push	{r4, lr}
 800658e:	4604      	mov	r4, r0
 8006590:	f7ff fff0 	bl	8006574 <__sfp_lock_acquire>
 8006594:	6a23      	ldr	r3, [r4, #32]
 8006596:	b11b      	cbz	r3, 80065a0 <__sinit+0x14>
 8006598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800659c:	f7ff bff0 	b.w	8006580 <__sfp_lock_release>
 80065a0:	4b04      	ldr	r3, [pc, #16]	@ (80065b4 <__sinit+0x28>)
 80065a2:	6223      	str	r3, [r4, #32]
 80065a4:	4b04      	ldr	r3, [pc, #16]	@ (80065b8 <__sinit+0x2c>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1f5      	bne.n	8006598 <__sinit+0xc>
 80065ac:	f7ff ffc4 	bl	8006538 <global_stdio_init.part.0>
 80065b0:	e7f2      	b.n	8006598 <__sinit+0xc>
 80065b2:	bf00      	nop
 80065b4:	080064f9 	.word	0x080064f9
 80065b8:	200004d8 	.word	0x200004d8

080065bc <_fwalk_sglue>:
 80065bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065c0:	4607      	mov	r7, r0
 80065c2:	4688      	mov	r8, r1
 80065c4:	4614      	mov	r4, r2
 80065c6:	2600      	movs	r6, #0
 80065c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065cc:	f1b9 0901 	subs.w	r9, r9, #1
 80065d0:	d505      	bpl.n	80065de <_fwalk_sglue+0x22>
 80065d2:	6824      	ldr	r4, [r4, #0]
 80065d4:	2c00      	cmp	r4, #0
 80065d6:	d1f7      	bne.n	80065c8 <_fwalk_sglue+0xc>
 80065d8:	4630      	mov	r0, r6
 80065da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065de:	89ab      	ldrh	r3, [r5, #12]
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d907      	bls.n	80065f4 <_fwalk_sglue+0x38>
 80065e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80065e8:	3301      	adds	r3, #1
 80065ea:	d003      	beq.n	80065f4 <_fwalk_sglue+0x38>
 80065ec:	4629      	mov	r1, r5
 80065ee:	4638      	mov	r0, r7
 80065f0:	47c0      	blx	r8
 80065f2:	4306      	orrs	r6, r0
 80065f4:	3568      	adds	r5, #104	@ 0x68
 80065f6:	e7e9      	b.n	80065cc <_fwalk_sglue+0x10>

080065f8 <siprintf>:
 80065f8:	b40e      	push	{r1, r2, r3}
 80065fa:	b500      	push	{lr}
 80065fc:	b09c      	sub	sp, #112	@ 0x70
 80065fe:	ab1d      	add	r3, sp, #116	@ 0x74
 8006600:	9002      	str	r0, [sp, #8]
 8006602:	9006      	str	r0, [sp, #24]
 8006604:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006608:	4809      	ldr	r0, [pc, #36]	@ (8006630 <siprintf+0x38>)
 800660a:	9107      	str	r1, [sp, #28]
 800660c:	9104      	str	r1, [sp, #16]
 800660e:	4909      	ldr	r1, [pc, #36]	@ (8006634 <siprintf+0x3c>)
 8006610:	f853 2b04 	ldr.w	r2, [r3], #4
 8006614:	9105      	str	r1, [sp, #20]
 8006616:	6800      	ldr	r0, [r0, #0]
 8006618:	9301      	str	r3, [sp, #4]
 800661a:	a902      	add	r1, sp, #8
 800661c:	f001 fbfa 	bl	8007e14 <_svfiprintf_r>
 8006620:	9b02      	ldr	r3, [sp, #8]
 8006622:	2200      	movs	r2, #0
 8006624:	701a      	strb	r2, [r3, #0]
 8006626:	b01c      	add	sp, #112	@ 0x70
 8006628:	f85d eb04 	ldr.w	lr, [sp], #4
 800662c:	b003      	add	sp, #12
 800662e:	4770      	bx	lr
 8006630:	20000024 	.word	0x20000024
 8006634:	ffff0208 	.word	0xffff0208

08006638 <__sread>:
 8006638:	b510      	push	{r4, lr}
 800663a:	460c      	mov	r4, r1
 800663c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006640:	f000 f86c 	bl	800671c <_read_r>
 8006644:	2800      	cmp	r0, #0
 8006646:	bfab      	itete	ge
 8006648:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800664a:	89a3      	ldrhlt	r3, [r4, #12]
 800664c:	181b      	addge	r3, r3, r0
 800664e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006652:	bfac      	ite	ge
 8006654:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006656:	81a3      	strhlt	r3, [r4, #12]
 8006658:	bd10      	pop	{r4, pc}

0800665a <__swrite>:
 800665a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800665e:	461f      	mov	r7, r3
 8006660:	898b      	ldrh	r3, [r1, #12]
 8006662:	05db      	lsls	r3, r3, #23
 8006664:	4605      	mov	r5, r0
 8006666:	460c      	mov	r4, r1
 8006668:	4616      	mov	r6, r2
 800666a:	d505      	bpl.n	8006678 <__swrite+0x1e>
 800666c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006670:	2302      	movs	r3, #2
 8006672:	2200      	movs	r2, #0
 8006674:	f000 f840 	bl	80066f8 <_lseek_r>
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800667e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006682:	81a3      	strh	r3, [r4, #12]
 8006684:	4632      	mov	r2, r6
 8006686:	463b      	mov	r3, r7
 8006688:	4628      	mov	r0, r5
 800668a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800668e:	f000 b857 	b.w	8006740 <_write_r>

08006692 <__sseek>:
 8006692:	b510      	push	{r4, lr}
 8006694:	460c      	mov	r4, r1
 8006696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800669a:	f000 f82d 	bl	80066f8 <_lseek_r>
 800669e:	1c43      	adds	r3, r0, #1
 80066a0:	89a3      	ldrh	r3, [r4, #12]
 80066a2:	bf15      	itete	ne
 80066a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80066a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80066aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80066ae:	81a3      	strheq	r3, [r4, #12]
 80066b0:	bf18      	it	ne
 80066b2:	81a3      	strhne	r3, [r4, #12]
 80066b4:	bd10      	pop	{r4, pc}

080066b6 <__sclose>:
 80066b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066ba:	f000 b80d 	b.w	80066d8 <_close_r>

080066be <memset>:
 80066be:	4402      	add	r2, r0
 80066c0:	4603      	mov	r3, r0
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d100      	bne.n	80066c8 <memset+0xa>
 80066c6:	4770      	bx	lr
 80066c8:	f803 1b01 	strb.w	r1, [r3], #1
 80066cc:	e7f9      	b.n	80066c2 <memset+0x4>
	...

080066d0 <_localeconv_r>:
 80066d0:	4800      	ldr	r0, [pc, #0]	@ (80066d4 <_localeconv_r+0x4>)
 80066d2:	4770      	bx	lr
 80066d4:	20000164 	.word	0x20000164

080066d8 <_close_r>:
 80066d8:	b538      	push	{r3, r4, r5, lr}
 80066da:	4d06      	ldr	r5, [pc, #24]	@ (80066f4 <_close_r+0x1c>)
 80066dc:	2300      	movs	r3, #0
 80066de:	4604      	mov	r4, r0
 80066e0:	4608      	mov	r0, r1
 80066e2:	602b      	str	r3, [r5, #0]
 80066e4:	f7fb fe04 	bl	80022f0 <_close>
 80066e8:	1c43      	adds	r3, r0, #1
 80066ea:	d102      	bne.n	80066f2 <_close_r+0x1a>
 80066ec:	682b      	ldr	r3, [r5, #0]
 80066ee:	b103      	cbz	r3, 80066f2 <_close_r+0x1a>
 80066f0:	6023      	str	r3, [r4, #0]
 80066f2:	bd38      	pop	{r3, r4, r5, pc}
 80066f4:	200004dc 	.word	0x200004dc

080066f8 <_lseek_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	4d07      	ldr	r5, [pc, #28]	@ (8006718 <_lseek_r+0x20>)
 80066fc:	4604      	mov	r4, r0
 80066fe:	4608      	mov	r0, r1
 8006700:	4611      	mov	r1, r2
 8006702:	2200      	movs	r2, #0
 8006704:	602a      	str	r2, [r5, #0]
 8006706:	461a      	mov	r2, r3
 8006708:	f7fb fe19 	bl	800233e <_lseek>
 800670c:	1c43      	adds	r3, r0, #1
 800670e:	d102      	bne.n	8006716 <_lseek_r+0x1e>
 8006710:	682b      	ldr	r3, [r5, #0]
 8006712:	b103      	cbz	r3, 8006716 <_lseek_r+0x1e>
 8006714:	6023      	str	r3, [r4, #0]
 8006716:	bd38      	pop	{r3, r4, r5, pc}
 8006718:	200004dc 	.word	0x200004dc

0800671c <_read_r>:
 800671c:	b538      	push	{r3, r4, r5, lr}
 800671e:	4d07      	ldr	r5, [pc, #28]	@ (800673c <_read_r+0x20>)
 8006720:	4604      	mov	r4, r0
 8006722:	4608      	mov	r0, r1
 8006724:	4611      	mov	r1, r2
 8006726:	2200      	movs	r2, #0
 8006728:	602a      	str	r2, [r5, #0]
 800672a:	461a      	mov	r2, r3
 800672c:	f7fb fda7 	bl	800227e <_read>
 8006730:	1c43      	adds	r3, r0, #1
 8006732:	d102      	bne.n	800673a <_read_r+0x1e>
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	b103      	cbz	r3, 800673a <_read_r+0x1e>
 8006738:	6023      	str	r3, [r4, #0]
 800673a:	bd38      	pop	{r3, r4, r5, pc}
 800673c:	200004dc 	.word	0x200004dc

08006740 <_write_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4d07      	ldr	r5, [pc, #28]	@ (8006760 <_write_r+0x20>)
 8006744:	4604      	mov	r4, r0
 8006746:	4608      	mov	r0, r1
 8006748:	4611      	mov	r1, r2
 800674a:	2200      	movs	r2, #0
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	f7fb fdb2 	bl	80022b8 <_write>
 8006754:	1c43      	adds	r3, r0, #1
 8006756:	d102      	bne.n	800675e <_write_r+0x1e>
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	b103      	cbz	r3, 800675e <_write_r+0x1e>
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	bd38      	pop	{r3, r4, r5, pc}
 8006760:	200004dc 	.word	0x200004dc

08006764 <__errno>:
 8006764:	4b01      	ldr	r3, [pc, #4]	@ (800676c <__errno+0x8>)
 8006766:	6818      	ldr	r0, [r3, #0]
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	20000024 	.word	0x20000024

08006770 <__libc_init_array>:
 8006770:	b570      	push	{r4, r5, r6, lr}
 8006772:	4d0d      	ldr	r5, [pc, #52]	@ (80067a8 <__libc_init_array+0x38>)
 8006774:	4c0d      	ldr	r4, [pc, #52]	@ (80067ac <__libc_init_array+0x3c>)
 8006776:	1b64      	subs	r4, r4, r5
 8006778:	10a4      	asrs	r4, r4, #2
 800677a:	2600      	movs	r6, #0
 800677c:	42a6      	cmp	r6, r4
 800677e:	d109      	bne.n	8006794 <__libc_init_array+0x24>
 8006780:	4d0b      	ldr	r5, [pc, #44]	@ (80067b0 <__libc_init_array+0x40>)
 8006782:	4c0c      	ldr	r4, [pc, #48]	@ (80067b4 <__libc_init_array+0x44>)
 8006784:	f002 f864 	bl	8008850 <_init>
 8006788:	1b64      	subs	r4, r4, r5
 800678a:	10a4      	asrs	r4, r4, #2
 800678c:	2600      	movs	r6, #0
 800678e:	42a6      	cmp	r6, r4
 8006790:	d105      	bne.n	800679e <__libc_init_array+0x2e>
 8006792:	bd70      	pop	{r4, r5, r6, pc}
 8006794:	f855 3b04 	ldr.w	r3, [r5], #4
 8006798:	4798      	blx	r3
 800679a:	3601      	adds	r6, #1
 800679c:	e7ee      	b.n	800677c <__libc_init_array+0xc>
 800679e:	f855 3b04 	ldr.w	r3, [r5], #4
 80067a2:	4798      	blx	r3
 80067a4:	3601      	adds	r6, #1
 80067a6:	e7f2      	b.n	800678e <__libc_init_array+0x1e>
 80067a8:	08008c18 	.word	0x08008c18
 80067ac:	08008c18 	.word	0x08008c18
 80067b0:	08008c18 	.word	0x08008c18
 80067b4:	08008c1c 	.word	0x08008c1c

080067b8 <__retarget_lock_init_recursive>:
 80067b8:	4770      	bx	lr

080067ba <__retarget_lock_acquire_recursive>:
 80067ba:	4770      	bx	lr

080067bc <__retarget_lock_release_recursive>:
 80067bc:	4770      	bx	lr

080067be <quorem>:
 80067be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c2:	6903      	ldr	r3, [r0, #16]
 80067c4:	690c      	ldr	r4, [r1, #16]
 80067c6:	42a3      	cmp	r3, r4
 80067c8:	4607      	mov	r7, r0
 80067ca:	db7e      	blt.n	80068ca <quorem+0x10c>
 80067cc:	3c01      	subs	r4, #1
 80067ce:	f101 0814 	add.w	r8, r1, #20
 80067d2:	00a3      	lsls	r3, r4, #2
 80067d4:	f100 0514 	add.w	r5, r0, #20
 80067d8:	9300      	str	r3, [sp, #0]
 80067da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067de:	9301      	str	r3, [sp, #4]
 80067e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067e8:	3301      	adds	r3, #1
 80067ea:	429a      	cmp	r2, r3
 80067ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80067f4:	d32e      	bcc.n	8006854 <quorem+0x96>
 80067f6:	f04f 0a00 	mov.w	sl, #0
 80067fa:	46c4      	mov	ip, r8
 80067fc:	46ae      	mov	lr, r5
 80067fe:	46d3      	mov	fp, sl
 8006800:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006804:	b298      	uxth	r0, r3
 8006806:	fb06 a000 	mla	r0, r6, r0, sl
 800680a:	0c02      	lsrs	r2, r0, #16
 800680c:	0c1b      	lsrs	r3, r3, #16
 800680e:	fb06 2303 	mla	r3, r6, r3, r2
 8006812:	f8de 2000 	ldr.w	r2, [lr]
 8006816:	b280      	uxth	r0, r0
 8006818:	b292      	uxth	r2, r2
 800681a:	1a12      	subs	r2, r2, r0
 800681c:	445a      	add	r2, fp
 800681e:	f8de 0000 	ldr.w	r0, [lr]
 8006822:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006826:	b29b      	uxth	r3, r3
 8006828:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800682c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006830:	b292      	uxth	r2, r2
 8006832:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006836:	45e1      	cmp	r9, ip
 8006838:	f84e 2b04 	str.w	r2, [lr], #4
 800683c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006840:	d2de      	bcs.n	8006800 <quorem+0x42>
 8006842:	9b00      	ldr	r3, [sp, #0]
 8006844:	58eb      	ldr	r3, [r5, r3]
 8006846:	b92b      	cbnz	r3, 8006854 <quorem+0x96>
 8006848:	9b01      	ldr	r3, [sp, #4]
 800684a:	3b04      	subs	r3, #4
 800684c:	429d      	cmp	r5, r3
 800684e:	461a      	mov	r2, r3
 8006850:	d32f      	bcc.n	80068b2 <quorem+0xf4>
 8006852:	613c      	str	r4, [r7, #16]
 8006854:	4638      	mov	r0, r7
 8006856:	f001 f979 	bl	8007b4c <__mcmp>
 800685a:	2800      	cmp	r0, #0
 800685c:	db25      	blt.n	80068aa <quorem+0xec>
 800685e:	4629      	mov	r1, r5
 8006860:	2000      	movs	r0, #0
 8006862:	f858 2b04 	ldr.w	r2, [r8], #4
 8006866:	f8d1 c000 	ldr.w	ip, [r1]
 800686a:	fa1f fe82 	uxth.w	lr, r2
 800686e:	fa1f f38c 	uxth.w	r3, ip
 8006872:	eba3 030e 	sub.w	r3, r3, lr
 8006876:	4403      	add	r3, r0
 8006878:	0c12      	lsrs	r2, r2, #16
 800687a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800687e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006882:	b29b      	uxth	r3, r3
 8006884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006888:	45c1      	cmp	r9, r8
 800688a:	f841 3b04 	str.w	r3, [r1], #4
 800688e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006892:	d2e6      	bcs.n	8006862 <quorem+0xa4>
 8006894:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006898:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800689c:	b922      	cbnz	r2, 80068a8 <quorem+0xea>
 800689e:	3b04      	subs	r3, #4
 80068a0:	429d      	cmp	r5, r3
 80068a2:	461a      	mov	r2, r3
 80068a4:	d30b      	bcc.n	80068be <quorem+0x100>
 80068a6:	613c      	str	r4, [r7, #16]
 80068a8:	3601      	adds	r6, #1
 80068aa:	4630      	mov	r0, r6
 80068ac:	b003      	add	sp, #12
 80068ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b2:	6812      	ldr	r2, [r2, #0]
 80068b4:	3b04      	subs	r3, #4
 80068b6:	2a00      	cmp	r2, #0
 80068b8:	d1cb      	bne.n	8006852 <quorem+0x94>
 80068ba:	3c01      	subs	r4, #1
 80068bc:	e7c6      	b.n	800684c <quorem+0x8e>
 80068be:	6812      	ldr	r2, [r2, #0]
 80068c0:	3b04      	subs	r3, #4
 80068c2:	2a00      	cmp	r2, #0
 80068c4:	d1ef      	bne.n	80068a6 <quorem+0xe8>
 80068c6:	3c01      	subs	r4, #1
 80068c8:	e7ea      	b.n	80068a0 <quorem+0xe2>
 80068ca:	2000      	movs	r0, #0
 80068cc:	e7ee      	b.n	80068ac <quorem+0xee>
	...

080068d0 <_dtoa_r>:
 80068d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d4:	69c7      	ldr	r7, [r0, #28]
 80068d6:	b099      	sub	sp, #100	@ 0x64
 80068d8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80068dc:	ec55 4b10 	vmov	r4, r5, d0
 80068e0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80068e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80068e4:	4683      	mov	fp, r0
 80068e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80068e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80068ea:	b97f      	cbnz	r7, 800690c <_dtoa_r+0x3c>
 80068ec:	2010      	movs	r0, #16
 80068ee:	f000 fdfd 	bl	80074ec <malloc>
 80068f2:	4602      	mov	r2, r0
 80068f4:	f8cb 001c 	str.w	r0, [fp, #28]
 80068f8:	b920      	cbnz	r0, 8006904 <_dtoa_r+0x34>
 80068fa:	4ba7      	ldr	r3, [pc, #668]	@ (8006b98 <_dtoa_r+0x2c8>)
 80068fc:	21ef      	movs	r1, #239	@ 0xef
 80068fe:	48a7      	ldr	r0, [pc, #668]	@ (8006b9c <_dtoa_r+0x2cc>)
 8006900:	f001 fc68 	bl	80081d4 <__assert_func>
 8006904:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006908:	6007      	str	r7, [r0, #0]
 800690a:	60c7      	str	r7, [r0, #12]
 800690c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006910:	6819      	ldr	r1, [r3, #0]
 8006912:	b159      	cbz	r1, 800692c <_dtoa_r+0x5c>
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	604a      	str	r2, [r1, #4]
 8006918:	2301      	movs	r3, #1
 800691a:	4093      	lsls	r3, r2
 800691c:	608b      	str	r3, [r1, #8]
 800691e:	4658      	mov	r0, fp
 8006920:	f000 feda 	bl	80076d8 <_Bfree>
 8006924:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006928:	2200      	movs	r2, #0
 800692a:	601a      	str	r2, [r3, #0]
 800692c:	1e2b      	subs	r3, r5, #0
 800692e:	bfb9      	ittee	lt
 8006930:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006934:	9303      	strlt	r3, [sp, #12]
 8006936:	2300      	movge	r3, #0
 8006938:	6033      	strge	r3, [r6, #0]
 800693a:	9f03      	ldr	r7, [sp, #12]
 800693c:	4b98      	ldr	r3, [pc, #608]	@ (8006ba0 <_dtoa_r+0x2d0>)
 800693e:	bfbc      	itt	lt
 8006940:	2201      	movlt	r2, #1
 8006942:	6032      	strlt	r2, [r6, #0]
 8006944:	43bb      	bics	r3, r7
 8006946:	d112      	bne.n	800696e <_dtoa_r+0x9e>
 8006948:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800694a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800694e:	6013      	str	r3, [r2, #0]
 8006950:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006954:	4323      	orrs	r3, r4
 8006956:	f000 854d 	beq.w	80073f4 <_dtoa_r+0xb24>
 800695a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800695c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006bb4 <_dtoa_r+0x2e4>
 8006960:	2b00      	cmp	r3, #0
 8006962:	f000 854f 	beq.w	8007404 <_dtoa_r+0xb34>
 8006966:	f10a 0303 	add.w	r3, sl, #3
 800696a:	f000 bd49 	b.w	8007400 <_dtoa_r+0xb30>
 800696e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006972:	2200      	movs	r2, #0
 8006974:	ec51 0b17 	vmov	r0, r1, d7
 8006978:	2300      	movs	r3, #0
 800697a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800697e:	f7fa f8a3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006982:	4680      	mov	r8, r0
 8006984:	b158      	cbz	r0, 800699e <_dtoa_r+0xce>
 8006986:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006988:	2301      	movs	r3, #1
 800698a:	6013      	str	r3, [r2, #0]
 800698c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800698e:	b113      	cbz	r3, 8006996 <_dtoa_r+0xc6>
 8006990:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006992:	4b84      	ldr	r3, [pc, #528]	@ (8006ba4 <_dtoa_r+0x2d4>)
 8006994:	6013      	str	r3, [r2, #0]
 8006996:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006bb8 <_dtoa_r+0x2e8>
 800699a:	f000 bd33 	b.w	8007404 <_dtoa_r+0xb34>
 800699e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80069a2:	aa16      	add	r2, sp, #88	@ 0x58
 80069a4:	a917      	add	r1, sp, #92	@ 0x5c
 80069a6:	4658      	mov	r0, fp
 80069a8:	f001 f980 	bl	8007cac <__d2b>
 80069ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80069b0:	4681      	mov	r9, r0
 80069b2:	2e00      	cmp	r6, #0
 80069b4:	d077      	beq.n	8006aa6 <_dtoa_r+0x1d6>
 80069b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069b8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80069bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80069c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80069cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80069d0:	4619      	mov	r1, r3
 80069d2:	2200      	movs	r2, #0
 80069d4:	4b74      	ldr	r3, [pc, #464]	@ (8006ba8 <_dtoa_r+0x2d8>)
 80069d6:	f7f9 fc57 	bl	8000288 <__aeabi_dsub>
 80069da:	a369      	add	r3, pc, #420	@ (adr r3, 8006b80 <_dtoa_r+0x2b0>)
 80069dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e0:	f7f9 fe0a 	bl	80005f8 <__aeabi_dmul>
 80069e4:	a368      	add	r3, pc, #416	@ (adr r3, 8006b88 <_dtoa_r+0x2b8>)
 80069e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ea:	f7f9 fc4f 	bl	800028c <__adddf3>
 80069ee:	4604      	mov	r4, r0
 80069f0:	4630      	mov	r0, r6
 80069f2:	460d      	mov	r5, r1
 80069f4:	f7f9 fd96 	bl	8000524 <__aeabi_i2d>
 80069f8:	a365      	add	r3, pc, #404	@ (adr r3, 8006b90 <_dtoa_r+0x2c0>)
 80069fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fe:	f7f9 fdfb 	bl	80005f8 <__aeabi_dmul>
 8006a02:	4602      	mov	r2, r0
 8006a04:	460b      	mov	r3, r1
 8006a06:	4620      	mov	r0, r4
 8006a08:	4629      	mov	r1, r5
 8006a0a:	f7f9 fc3f 	bl	800028c <__adddf3>
 8006a0e:	4604      	mov	r4, r0
 8006a10:	460d      	mov	r5, r1
 8006a12:	f7fa f8a1 	bl	8000b58 <__aeabi_d2iz>
 8006a16:	2200      	movs	r2, #0
 8006a18:	4607      	mov	r7, r0
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	4629      	mov	r1, r5
 8006a20:	f7fa f85c 	bl	8000adc <__aeabi_dcmplt>
 8006a24:	b140      	cbz	r0, 8006a38 <_dtoa_r+0x168>
 8006a26:	4638      	mov	r0, r7
 8006a28:	f7f9 fd7c 	bl	8000524 <__aeabi_i2d>
 8006a2c:	4622      	mov	r2, r4
 8006a2e:	462b      	mov	r3, r5
 8006a30:	f7fa f84a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a34:	b900      	cbnz	r0, 8006a38 <_dtoa_r+0x168>
 8006a36:	3f01      	subs	r7, #1
 8006a38:	2f16      	cmp	r7, #22
 8006a3a:	d851      	bhi.n	8006ae0 <_dtoa_r+0x210>
 8006a3c:	4b5b      	ldr	r3, [pc, #364]	@ (8006bac <_dtoa_r+0x2dc>)
 8006a3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a4a:	f7fa f847 	bl	8000adc <__aeabi_dcmplt>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d048      	beq.n	8006ae4 <_dtoa_r+0x214>
 8006a52:	3f01      	subs	r7, #1
 8006a54:	2300      	movs	r3, #0
 8006a56:	9312      	str	r3, [sp, #72]	@ 0x48
 8006a58:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a5a:	1b9b      	subs	r3, r3, r6
 8006a5c:	1e5a      	subs	r2, r3, #1
 8006a5e:	bf44      	itt	mi
 8006a60:	f1c3 0801 	rsbmi	r8, r3, #1
 8006a64:	2300      	movmi	r3, #0
 8006a66:	9208      	str	r2, [sp, #32]
 8006a68:	bf54      	ite	pl
 8006a6a:	f04f 0800 	movpl.w	r8, #0
 8006a6e:	9308      	strmi	r3, [sp, #32]
 8006a70:	2f00      	cmp	r7, #0
 8006a72:	db39      	blt.n	8006ae8 <_dtoa_r+0x218>
 8006a74:	9b08      	ldr	r3, [sp, #32]
 8006a76:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006a78:	443b      	add	r3, r7
 8006a7a:	9308      	str	r3, [sp, #32]
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a82:	2b09      	cmp	r3, #9
 8006a84:	d864      	bhi.n	8006b50 <_dtoa_r+0x280>
 8006a86:	2b05      	cmp	r3, #5
 8006a88:	bfc4      	itt	gt
 8006a8a:	3b04      	subgt	r3, #4
 8006a8c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a90:	f1a3 0302 	sub.w	r3, r3, #2
 8006a94:	bfcc      	ite	gt
 8006a96:	2400      	movgt	r4, #0
 8006a98:	2401      	movle	r4, #1
 8006a9a:	2b03      	cmp	r3, #3
 8006a9c:	d863      	bhi.n	8006b66 <_dtoa_r+0x296>
 8006a9e:	e8df f003 	tbb	[pc, r3]
 8006aa2:	372a      	.short	0x372a
 8006aa4:	5535      	.short	0x5535
 8006aa6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006aaa:	441e      	add	r6, r3
 8006aac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006ab0:	2b20      	cmp	r3, #32
 8006ab2:	bfc1      	itttt	gt
 8006ab4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ab8:	409f      	lslgt	r7, r3
 8006aba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006abe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ac2:	bfd6      	itet	le
 8006ac4:	f1c3 0320 	rsble	r3, r3, #32
 8006ac8:	ea47 0003 	orrgt.w	r0, r7, r3
 8006acc:	fa04 f003 	lslle.w	r0, r4, r3
 8006ad0:	f7f9 fd18 	bl	8000504 <__aeabi_ui2d>
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006ada:	3e01      	subs	r6, #1
 8006adc:	9214      	str	r2, [sp, #80]	@ 0x50
 8006ade:	e777      	b.n	80069d0 <_dtoa_r+0x100>
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e7b8      	b.n	8006a56 <_dtoa_r+0x186>
 8006ae4:	9012      	str	r0, [sp, #72]	@ 0x48
 8006ae6:	e7b7      	b.n	8006a58 <_dtoa_r+0x188>
 8006ae8:	427b      	negs	r3, r7
 8006aea:	930a      	str	r3, [sp, #40]	@ 0x28
 8006aec:	2300      	movs	r3, #0
 8006aee:	eba8 0807 	sub.w	r8, r8, r7
 8006af2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006af4:	e7c4      	b.n	8006a80 <_dtoa_r+0x1b0>
 8006af6:	2300      	movs	r3, #0
 8006af8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006afa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	dc35      	bgt.n	8006b6c <_dtoa_r+0x29c>
 8006b00:	2301      	movs	r3, #1
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	9307      	str	r3, [sp, #28]
 8006b06:	461a      	mov	r2, r3
 8006b08:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b0a:	e00b      	b.n	8006b24 <_dtoa_r+0x254>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e7f3      	b.n	8006af8 <_dtoa_r+0x228>
 8006b10:	2300      	movs	r3, #0
 8006b12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b16:	18fb      	adds	r3, r7, r3
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	9307      	str	r3, [sp, #28]
 8006b20:	bfb8      	it	lt
 8006b22:	2301      	movlt	r3, #1
 8006b24:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006b28:	2100      	movs	r1, #0
 8006b2a:	2204      	movs	r2, #4
 8006b2c:	f102 0514 	add.w	r5, r2, #20
 8006b30:	429d      	cmp	r5, r3
 8006b32:	d91f      	bls.n	8006b74 <_dtoa_r+0x2a4>
 8006b34:	6041      	str	r1, [r0, #4]
 8006b36:	4658      	mov	r0, fp
 8006b38:	f000 fd8e 	bl	8007658 <_Balloc>
 8006b3c:	4682      	mov	sl, r0
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	d13c      	bne.n	8006bbc <_dtoa_r+0x2ec>
 8006b42:	4b1b      	ldr	r3, [pc, #108]	@ (8006bb0 <_dtoa_r+0x2e0>)
 8006b44:	4602      	mov	r2, r0
 8006b46:	f240 11af 	movw	r1, #431	@ 0x1af
 8006b4a:	e6d8      	b.n	80068fe <_dtoa_r+0x2e>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e7e0      	b.n	8006b12 <_dtoa_r+0x242>
 8006b50:	2401      	movs	r4, #1
 8006b52:	2300      	movs	r3, #0
 8006b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b56:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006b58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b5c:	9300      	str	r3, [sp, #0]
 8006b5e:	9307      	str	r3, [sp, #28]
 8006b60:	2200      	movs	r2, #0
 8006b62:	2312      	movs	r3, #18
 8006b64:	e7d0      	b.n	8006b08 <_dtoa_r+0x238>
 8006b66:	2301      	movs	r3, #1
 8006b68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b6a:	e7f5      	b.n	8006b58 <_dtoa_r+0x288>
 8006b6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	9307      	str	r3, [sp, #28]
 8006b72:	e7d7      	b.n	8006b24 <_dtoa_r+0x254>
 8006b74:	3101      	adds	r1, #1
 8006b76:	0052      	lsls	r2, r2, #1
 8006b78:	e7d8      	b.n	8006b2c <_dtoa_r+0x25c>
 8006b7a:	bf00      	nop
 8006b7c:	f3af 8000 	nop.w
 8006b80:	636f4361 	.word	0x636f4361
 8006b84:	3fd287a7 	.word	0x3fd287a7
 8006b88:	8b60c8b3 	.word	0x8b60c8b3
 8006b8c:	3fc68a28 	.word	0x3fc68a28
 8006b90:	509f79fb 	.word	0x509f79fb
 8006b94:	3fd34413 	.word	0x3fd34413
 8006b98:	080088dd 	.word	0x080088dd
 8006b9c:	080088f4 	.word	0x080088f4
 8006ba0:	7ff00000 	.word	0x7ff00000
 8006ba4:	080088ad 	.word	0x080088ad
 8006ba8:	3ff80000 	.word	0x3ff80000
 8006bac:	080089f0 	.word	0x080089f0
 8006bb0:	0800894c 	.word	0x0800894c
 8006bb4:	080088d9 	.word	0x080088d9
 8006bb8:	080088ac 	.word	0x080088ac
 8006bbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006bc0:	6018      	str	r0, [r3, #0]
 8006bc2:	9b07      	ldr	r3, [sp, #28]
 8006bc4:	2b0e      	cmp	r3, #14
 8006bc6:	f200 80a4 	bhi.w	8006d12 <_dtoa_r+0x442>
 8006bca:	2c00      	cmp	r4, #0
 8006bcc:	f000 80a1 	beq.w	8006d12 <_dtoa_r+0x442>
 8006bd0:	2f00      	cmp	r7, #0
 8006bd2:	dd33      	ble.n	8006c3c <_dtoa_r+0x36c>
 8006bd4:	4bad      	ldr	r3, [pc, #692]	@ (8006e8c <_dtoa_r+0x5bc>)
 8006bd6:	f007 020f 	and.w	r2, r7, #15
 8006bda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bde:	ed93 7b00 	vldr	d7, [r3]
 8006be2:	05f8      	lsls	r0, r7, #23
 8006be4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006be8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006bec:	d516      	bpl.n	8006c1c <_dtoa_r+0x34c>
 8006bee:	4ba8      	ldr	r3, [pc, #672]	@ (8006e90 <_dtoa_r+0x5c0>)
 8006bf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006bf8:	f7f9 fe28 	bl	800084c <__aeabi_ddiv>
 8006bfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c00:	f004 040f 	and.w	r4, r4, #15
 8006c04:	2603      	movs	r6, #3
 8006c06:	4da2      	ldr	r5, [pc, #648]	@ (8006e90 <_dtoa_r+0x5c0>)
 8006c08:	b954      	cbnz	r4, 8006c20 <_dtoa_r+0x350>
 8006c0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c12:	f7f9 fe1b 	bl	800084c <__aeabi_ddiv>
 8006c16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c1a:	e028      	b.n	8006c6e <_dtoa_r+0x39e>
 8006c1c:	2602      	movs	r6, #2
 8006c1e:	e7f2      	b.n	8006c06 <_dtoa_r+0x336>
 8006c20:	07e1      	lsls	r1, r4, #31
 8006c22:	d508      	bpl.n	8006c36 <_dtoa_r+0x366>
 8006c24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c2c:	f7f9 fce4 	bl	80005f8 <__aeabi_dmul>
 8006c30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c34:	3601      	adds	r6, #1
 8006c36:	1064      	asrs	r4, r4, #1
 8006c38:	3508      	adds	r5, #8
 8006c3a:	e7e5      	b.n	8006c08 <_dtoa_r+0x338>
 8006c3c:	f000 80d2 	beq.w	8006de4 <_dtoa_r+0x514>
 8006c40:	427c      	negs	r4, r7
 8006c42:	4b92      	ldr	r3, [pc, #584]	@ (8006e8c <_dtoa_r+0x5bc>)
 8006c44:	4d92      	ldr	r5, [pc, #584]	@ (8006e90 <_dtoa_r+0x5c0>)
 8006c46:	f004 020f 	and.w	r2, r4, #15
 8006c4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c56:	f7f9 fccf 	bl	80005f8 <__aeabi_dmul>
 8006c5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c5e:	1124      	asrs	r4, r4, #4
 8006c60:	2300      	movs	r3, #0
 8006c62:	2602      	movs	r6, #2
 8006c64:	2c00      	cmp	r4, #0
 8006c66:	f040 80b2 	bne.w	8006dce <_dtoa_r+0x4fe>
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1d3      	bne.n	8006c16 <_dtoa_r+0x346>
 8006c6e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c70:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f000 80b7 	beq.w	8006de8 <_dtoa_r+0x518>
 8006c7a:	4b86      	ldr	r3, [pc, #536]	@ (8006e94 <_dtoa_r+0x5c4>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	4620      	mov	r0, r4
 8006c80:	4629      	mov	r1, r5
 8006c82:	f7f9 ff2b 	bl	8000adc <__aeabi_dcmplt>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	f000 80ae 	beq.w	8006de8 <_dtoa_r+0x518>
 8006c8c:	9b07      	ldr	r3, [sp, #28]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f000 80aa 	beq.w	8006de8 <_dtoa_r+0x518>
 8006c94:	9b00      	ldr	r3, [sp, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	dd37      	ble.n	8006d0a <_dtoa_r+0x43a>
 8006c9a:	1e7b      	subs	r3, r7, #1
 8006c9c:	9304      	str	r3, [sp, #16]
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	4b7d      	ldr	r3, [pc, #500]	@ (8006e98 <_dtoa_r+0x5c8>)
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	4629      	mov	r1, r5
 8006ca6:	f7f9 fca7 	bl	80005f8 <__aeabi_dmul>
 8006caa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cae:	9c00      	ldr	r4, [sp, #0]
 8006cb0:	3601      	adds	r6, #1
 8006cb2:	4630      	mov	r0, r6
 8006cb4:	f7f9 fc36 	bl	8000524 <__aeabi_i2d>
 8006cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cbc:	f7f9 fc9c 	bl	80005f8 <__aeabi_dmul>
 8006cc0:	4b76      	ldr	r3, [pc, #472]	@ (8006e9c <_dtoa_r+0x5cc>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f7f9 fae2 	bl	800028c <__adddf3>
 8006cc8:	4605      	mov	r5, r0
 8006cca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006cce:	2c00      	cmp	r4, #0
 8006cd0:	f040 808d 	bne.w	8006dee <_dtoa_r+0x51e>
 8006cd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cd8:	4b71      	ldr	r3, [pc, #452]	@ (8006ea0 <_dtoa_r+0x5d0>)
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f7f9 fad4 	bl	8000288 <__aeabi_dsub>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ce8:	462a      	mov	r2, r5
 8006cea:	4633      	mov	r3, r6
 8006cec:	f7f9 ff14 	bl	8000b18 <__aeabi_dcmpgt>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	f040 828b 	bne.w	800720c <_dtoa_r+0x93c>
 8006cf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cfa:	462a      	mov	r2, r5
 8006cfc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006d00:	f7f9 feec 	bl	8000adc <__aeabi_dcmplt>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	f040 8128 	bne.w	8006f5a <_dtoa_r+0x68a>
 8006d0a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006d0e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006d12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	f2c0 815a 	blt.w	8006fce <_dtoa_r+0x6fe>
 8006d1a:	2f0e      	cmp	r7, #14
 8006d1c:	f300 8157 	bgt.w	8006fce <_dtoa_r+0x6fe>
 8006d20:	4b5a      	ldr	r3, [pc, #360]	@ (8006e8c <_dtoa_r+0x5bc>)
 8006d22:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d26:	ed93 7b00 	vldr	d7, [r3]
 8006d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	ed8d 7b00 	vstr	d7, [sp]
 8006d32:	da03      	bge.n	8006d3c <_dtoa_r+0x46c>
 8006d34:	9b07      	ldr	r3, [sp, #28]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f340 8101 	ble.w	8006f3e <_dtoa_r+0x66e>
 8006d3c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006d40:	4656      	mov	r6, sl
 8006d42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d46:	4620      	mov	r0, r4
 8006d48:	4629      	mov	r1, r5
 8006d4a:	f7f9 fd7f 	bl	800084c <__aeabi_ddiv>
 8006d4e:	f7f9 ff03 	bl	8000b58 <__aeabi_d2iz>
 8006d52:	4680      	mov	r8, r0
 8006d54:	f7f9 fbe6 	bl	8000524 <__aeabi_i2d>
 8006d58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d5c:	f7f9 fc4c 	bl	80005f8 <__aeabi_dmul>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4620      	mov	r0, r4
 8006d66:	4629      	mov	r1, r5
 8006d68:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006d6c:	f7f9 fa8c 	bl	8000288 <__aeabi_dsub>
 8006d70:	f806 4b01 	strb.w	r4, [r6], #1
 8006d74:	9d07      	ldr	r5, [sp, #28]
 8006d76:	eba6 040a 	sub.w	r4, r6, sl
 8006d7a:	42a5      	cmp	r5, r4
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	f040 8117 	bne.w	8006fb2 <_dtoa_r+0x6e2>
 8006d84:	f7f9 fa82 	bl	800028c <__adddf3>
 8006d88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	460d      	mov	r5, r1
 8006d90:	f7f9 fec2 	bl	8000b18 <__aeabi_dcmpgt>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	f040 80f9 	bne.w	8006f8c <_dtoa_r+0x6bc>
 8006d9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d9e:	4620      	mov	r0, r4
 8006da0:	4629      	mov	r1, r5
 8006da2:	f7f9 fe91 	bl	8000ac8 <__aeabi_dcmpeq>
 8006da6:	b118      	cbz	r0, 8006db0 <_dtoa_r+0x4e0>
 8006da8:	f018 0f01 	tst.w	r8, #1
 8006dac:	f040 80ee 	bne.w	8006f8c <_dtoa_r+0x6bc>
 8006db0:	4649      	mov	r1, r9
 8006db2:	4658      	mov	r0, fp
 8006db4:	f000 fc90 	bl	80076d8 <_Bfree>
 8006db8:	2300      	movs	r3, #0
 8006dba:	7033      	strb	r3, [r6, #0]
 8006dbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006dbe:	3701      	adds	r7, #1
 8006dc0:	601f      	str	r7, [r3, #0]
 8006dc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 831d 	beq.w	8007404 <_dtoa_r+0xb34>
 8006dca:	601e      	str	r6, [r3, #0]
 8006dcc:	e31a      	b.n	8007404 <_dtoa_r+0xb34>
 8006dce:	07e2      	lsls	r2, r4, #31
 8006dd0:	d505      	bpl.n	8006dde <_dtoa_r+0x50e>
 8006dd2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006dd6:	f7f9 fc0f 	bl	80005f8 <__aeabi_dmul>
 8006dda:	3601      	adds	r6, #1
 8006ddc:	2301      	movs	r3, #1
 8006dde:	1064      	asrs	r4, r4, #1
 8006de0:	3508      	adds	r5, #8
 8006de2:	e73f      	b.n	8006c64 <_dtoa_r+0x394>
 8006de4:	2602      	movs	r6, #2
 8006de6:	e742      	b.n	8006c6e <_dtoa_r+0x39e>
 8006de8:	9c07      	ldr	r4, [sp, #28]
 8006dea:	9704      	str	r7, [sp, #16]
 8006dec:	e761      	b.n	8006cb2 <_dtoa_r+0x3e2>
 8006dee:	4b27      	ldr	r3, [pc, #156]	@ (8006e8c <_dtoa_r+0x5bc>)
 8006df0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006df2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006df6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006dfa:	4454      	add	r4, sl
 8006dfc:	2900      	cmp	r1, #0
 8006dfe:	d053      	beq.n	8006ea8 <_dtoa_r+0x5d8>
 8006e00:	4928      	ldr	r1, [pc, #160]	@ (8006ea4 <_dtoa_r+0x5d4>)
 8006e02:	2000      	movs	r0, #0
 8006e04:	f7f9 fd22 	bl	800084c <__aeabi_ddiv>
 8006e08:	4633      	mov	r3, r6
 8006e0a:	462a      	mov	r2, r5
 8006e0c:	f7f9 fa3c 	bl	8000288 <__aeabi_dsub>
 8006e10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e14:	4656      	mov	r6, sl
 8006e16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e1a:	f7f9 fe9d 	bl	8000b58 <__aeabi_d2iz>
 8006e1e:	4605      	mov	r5, r0
 8006e20:	f7f9 fb80 	bl	8000524 <__aeabi_i2d>
 8006e24:	4602      	mov	r2, r0
 8006e26:	460b      	mov	r3, r1
 8006e28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e2c:	f7f9 fa2c 	bl	8000288 <__aeabi_dsub>
 8006e30:	3530      	adds	r5, #48	@ 0x30
 8006e32:	4602      	mov	r2, r0
 8006e34:	460b      	mov	r3, r1
 8006e36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e3a:	f806 5b01 	strb.w	r5, [r6], #1
 8006e3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e42:	f7f9 fe4b 	bl	8000adc <__aeabi_dcmplt>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	d171      	bne.n	8006f2e <_dtoa_r+0x65e>
 8006e4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e4e:	4911      	ldr	r1, [pc, #68]	@ (8006e94 <_dtoa_r+0x5c4>)
 8006e50:	2000      	movs	r0, #0
 8006e52:	f7f9 fa19 	bl	8000288 <__aeabi_dsub>
 8006e56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e5a:	f7f9 fe3f 	bl	8000adc <__aeabi_dcmplt>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	f040 8095 	bne.w	8006f8e <_dtoa_r+0x6be>
 8006e64:	42a6      	cmp	r6, r4
 8006e66:	f43f af50 	beq.w	8006d0a <_dtoa_r+0x43a>
 8006e6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006e98 <_dtoa_r+0x5c8>)
 8006e70:	2200      	movs	r2, #0
 8006e72:	f7f9 fbc1 	bl	80005f8 <__aeabi_dmul>
 8006e76:	4b08      	ldr	r3, [pc, #32]	@ (8006e98 <_dtoa_r+0x5c8>)
 8006e78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e82:	f7f9 fbb9 	bl	80005f8 <__aeabi_dmul>
 8006e86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e8a:	e7c4      	b.n	8006e16 <_dtoa_r+0x546>
 8006e8c:	080089f0 	.word	0x080089f0
 8006e90:	080089c8 	.word	0x080089c8
 8006e94:	3ff00000 	.word	0x3ff00000
 8006e98:	40240000 	.word	0x40240000
 8006e9c:	401c0000 	.word	0x401c0000
 8006ea0:	40140000 	.word	0x40140000
 8006ea4:	3fe00000 	.word	0x3fe00000
 8006ea8:	4631      	mov	r1, r6
 8006eaa:	4628      	mov	r0, r5
 8006eac:	f7f9 fba4 	bl	80005f8 <__aeabi_dmul>
 8006eb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006eb4:	9415      	str	r4, [sp, #84]	@ 0x54
 8006eb6:	4656      	mov	r6, sl
 8006eb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ebc:	f7f9 fe4c 	bl	8000b58 <__aeabi_d2iz>
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	f7f9 fb2f 	bl	8000524 <__aeabi_i2d>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	460b      	mov	r3, r1
 8006eca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ece:	f7f9 f9db 	bl	8000288 <__aeabi_dsub>
 8006ed2:	3530      	adds	r5, #48	@ 0x30
 8006ed4:	f806 5b01 	strb.w	r5, [r6], #1
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	42a6      	cmp	r6, r4
 8006ede:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ee2:	f04f 0200 	mov.w	r2, #0
 8006ee6:	d124      	bne.n	8006f32 <_dtoa_r+0x662>
 8006ee8:	4bac      	ldr	r3, [pc, #688]	@ (800719c <_dtoa_r+0x8cc>)
 8006eea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006eee:	f7f9 f9cd 	bl	800028c <__adddf3>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006efa:	f7f9 fe0d 	bl	8000b18 <__aeabi_dcmpgt>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	d145      	bne.n	8006f8e <_dtoa_r+0x6be>
 8006f02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f06:	49a5      	ldr	r1, [pc, #660]	@ (800719c <_dtoa_r+0x8cc>)
 8006f08:	2000      	movs	r0, #0
 8006f0a:	f7f9 f9bd 	bl	8000288 <__aeabi_dsub>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	460b      	mov	r3, r1
 8006f12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f16:	f7f9 fde1 	bl	8000adc <__aeabi_dcmplt>
 8006f1a:	2800      	cmp	r0, #0
 8006f1c:	f43f aef5 	beq.w	8006d0a <_dtoa_r+0x43a>
 8006f20:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006f22:	1e73      	subs	r3, r6, #1
 8006f24:	9315      	str	r3, [sp, #84]	@ 0x54
 8006f26:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f2a:	2b30      	cmp	r3, #48	@ 0x30
 8006f2c:	d0f8      	beq.n	8006f20 <_dtoa_r+0x650>
 8006f2e:	9f04      	ldr	r7, [sp, #16]
 8006f30:	e73e      	b.n	8006db0 <_dtoa_r+0x4e0>
 8006f32:	4b9b      	ldr	r3, [pc, #620]	@ (80071a0 <_dtoa_r+0x8d0>)
 8006f34:	f7f9 fb60 	bl	80005f8 <__aeabi_dmul>
 8006f38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f3c:	e7bc      	b.n	8006eb8 <_dtoa_r+0x5e8>
 8006f3e:	d10c      	bne.n	8006f5a <_dtoa_r+0x68a>
 8006f40:	4b98      	ldr	r3, [pc, #608]	@ (80071a4 <_dtoa_r+0x8d4>)
 8006f42:	2200      	movs	r2, #0
 8006f44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f48:	f7f9 fb56 	bl	80005f8 <__aeabi_dmul>
 8006f4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f50:	f7f9 fdd8 	bl	8000b04 <__aeabi_dcmpge>
 8006f54:	2800      	cmp	r0, #0
 8006f56:	f000 8157 	beq.w	8007208 <_dtoa_r+0x938>
 8006f5a:	2400      	movs	r4, #0
 8006f5c:	4625      	mov	r5, r4
 8006f5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f60:	43db      	mvns	r3, r3
 8006f62:	9304      	str	r3, [sp, #16]
 8006f64:	4656      	mov	r6, sl
 8006f66:	2700      	movs	r7, #0
 8006f68:	4621      	mov	r1, r4
 8006f6a:	4658      	mov	r0, fp
 8006f6c:	f000 fbb4 	bl	80076d8 <_Bfree>
 8006f70:	2d00      	cmp	r5, #0
 8006f72:	d0dc      	beq.n	8006f2e <_dtoa_r+0x65e>
 8006f74:	b12f      	cbz	r7, 8006f82 <_dtoa_r+0x6b2>
 8006f76:	42af      	cmp	r7, r5
 8006f78:	d003      	beq.n	8006f82 <_dtoa_r+0x6b2>
 8006f7a:	4639      	mov	r1, r7
 8006f7c:	4658      	mov	r0, fp
 8006f7e:	f000 fbab 	bl	80076d8 <_Bfree>
 8006f82:	4629      	mov	r1, r5
 8006f84:	4658      	mov	r0, fp
 8006f86:	f000 fba7 	bl	80076d8 <_Bfree>
 8006f8a:	e7d0      	b.n	8006f2e <_dtoa_r+0x65e>
 8006f8c:	9704      	str	r7, [sp, #16]
 8006f8e:	4633      	mov	r3, r6
 8006f90:	461e      	mov	r6, r3
 8006f92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f96:	2a39      	cmp	r2, #57	@ 0x39
 8006f98:	d107      	bne.n	8006faa <_dtoa_r+0x6da>
 8006f9a:	459a      	cmp	sl, r3
 8006f9c:	d1f8      	bne.n	8006f90 <_dtoa_r+0x6c0>
 8006f9e:	9a04      	ldr	r2, [sp, #16]
 8006fa0:	3201      	adds	r2, #1
 8006fa2:	9204      	str	r2, [sp, #16]
 8006fa4:	2230      	movs	r2, #48	@ 0x30
 8006fa6:	f88a 2000 	strb.w	r2, [sl]
 8006faa:	781a      	ldrb	r2, [r3, #0]
 8006fac:	3201      	adds	r2, #1
 8006fae:	701a      	strb	r2, [r3, #0]
 8006fb0:	e7bd      	b.n	8006f2e <_dtoa_r+0x65e>
 8006fb2:	4b7b      	ldr	r3, [pc, #492]	@ (80071a0 <_dtoa_r+0x8d0>)
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f7f9 fb1f 	bl	80005f8 <__aeabi_dmul>
 8006fba:	2200      	movs	r2, #0
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	460d      	mov	r5, r1
 8006fc2:	f7f9 fd81 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	f43f aebb 	beq.w	8006d42 <_dtoa_r+0x472>
 8006fcc:	e6f0      	b.n	8006db0 <_dtoa_r+0x4e0>
 8006fce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006fd0:	2a00      	cmp	r2, #0
 8006fd2:	f000 80db 	beq.w	800718c <_dtoa_r+0x8bc>
 8006fd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd8:	2a01      	cmp	r2, #1
 8006fda:	f300 80bf 	bgt.w	800715c <_dtoa_r+0x88c>
 8006fde:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006fe0:	2a00      	cmp	r2, #0
 8006fe2:	f000 80b7 	beq.w	8007154 <_dtoa_r+0x884>
 8006fe6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006fea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006fec:	4646      	mov	r6, r8
 8006fee:	9a08      	ldr	r2, [sp, #32]
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	441a      	add	r2, r3
 8006ff4:	4658      	mov	r0, fp
 8006ff6:	4498      	add	r8, r3
 8006ff8:	9208      	str	r2, [sp, #32]
 8006ffa:	f000 fc21 	bl	8007840 <__i2b>
 8006ffe:	4605      	mov	r5, r0
 8007000:	b15e      	cbz	r6, 800701a <_dtoa_r+0x74a>
 8007002:	9b08      	ldr	r3, [sp, #32]
 8007004:	2b00      	cmp	r3, #0
 8007006:	dd08      	ble.n	800701a <_dtoa_r+0x74a>
 8007008:	42b3      	cmp	r3, r6
 800700a:	9a08      	ldr	r2, [sp, #32]
 800700c:	bfa8      	it	ge
 800700e:	4633      	movge	r3, r6
 8007010:	eba8 0803 	sub.w	r8, r8, r3
 8007014:	1af6      	subs	r6, r6, r3
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	9308      	str	r3, [sp, #32]
 800701a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800701c:	b1f3      	cbz	r3, 800705c <_dtoa_r+0x78c>
 800701e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 80b7 	beq.w	8007194 <_dtoa_r+0x8c4>
 8007026:	b18c      	cbz	r4, 800704c <_dtoa_r+0x77c>
 8007028:	4629      	mov	r1, r5
 800702a:	4622      	mov	r2, r4
 800702c:	4658      	mov	r0, fp
 800702e:	f000 fcc7 	bl	80079c0 <__pow5mult>
 8007032:	464a      	mov	r2, r9
 8007034:	4601      	mov	r1, r0
 8007036:	4605      	mov	r5, r0
 8007038:	4658      	mov	r0, fp
 800703a:	f000 fc17 	bl	800786c <__multiply>
 800703e:	4649      	mov	r1, r9
 8007040:	9004      	str	r0, [sp, #16]
 8007042:	4658      	mov	r0, fp
 8007044:	f000 fb48 	bl	80076d8 <_Bfree>
 8007048:	9b04      	ldr	r3, [sp, #16]
 800704a:	4699      	mov	r9, r3
 800704c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800704e:	1b1a      	subs	r2, r3, r4
 8007050:	d004      	beq.n	800705c <_dtoa_r+0x78c>
 8007052:	4649      	mov	r1, r9
 8007054:	4658      	mov	r0, fp
 8007056:	f000 fcb3 	bl	80079c0 <__pow5mult>
 800705a:	4681      	mov	r9, r0
 800705c:	2101      	movs	r1, #1
 800705e:	4658      	mov	r0, fp
 8007060:	f000 fbee 	bl	8007840 <__i2b>
 8007064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007066:	4604      	mov	r4, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	f000 81cf 	beq.w	800740c <_dtoa_r+0xb3c>
 800706e:	461a      	mov	r2, r3
 8007070:	4601      	mov	r1, r0
 8007072:	4658      	mov	r0, fp
 8007074:	f000 fca4 	bl	80079c0 <__pow5mult>
 8007078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800707a:	2b01      	cmp	r3, #1
 800707c:	4604      	mov	r4, r0
 800707e:	f300 8095 	bgt.w	80071ac <_dtoa_r+0x8dc>
 8007082:	9b02      	ldr	r3, [sp, #8]
 8007084:	2b00      	cmp	r3, #0
 8007086:	f040 8087 	bne.w	8007198 <_dtoa_r+0x8c8>
 800708a:	9b03      	ldr	r3, [sp, #12]
 800708c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007090:	2b00      	cmp	r3, #0
 8007092:	f040 8089 	bne.w	80071a8 <_dtoa_r+0x8d8>
 8007096:	9b03      	ldr	r3, [sp, #12]
 8007098:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800709c:	0d1b      	lsrs	r3, r3, #20
 800709e:	051b      	lsls	r3, r3, #20
 80070a0:	b12b      	cbz	r3, 80070ae <_dtoa_r+0x7de>
 80070a2:	9b08      	ldr	r3, [sp, #32]
 80070a4:	3301      	adds	r3, #1
 80070a6:	9308      	str	r3, [sp, #32]
 80070a8:	f108 0801 	add.w	r8, r8, #1
 80070ac:	2301      	movs	r3, #1
 80070ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80070b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 81b0 	beq.w	8007418 <_dtoa_r+0xb48>
 80070b8:	6923      	ldr	r3, [r4, #16]
 80070ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80070be:	6918      	ldr	r0, [r3, #16]
 80070c0:	f000 fb72 	bl	80077a8 <__hi0bits>
 80070c4:	f1c0 0020 	rsb	r0, r0, #32
 80070c8:	9b08      	ldr	r3, [sp, #32]
 80070ca:	4418      	add	r0, r3
 80070cc:	f010 001f 	ands.w	r0, r0, #31
 80070d0:	d077      	beq.n	80071c2 <_dtoa_r+0x8f2>
 80070d2:	f1c0 0320 	rsb	r3, r0, #32
 80070d6:	2b04      	cmp	r3, #4
 80070d8:	dd6b      	ble.n	80071b2 <_dtoa_r+0x8e2>
 80070da:	9b08      	ldr	r3, [sp, #32]
 80070dc:	f1c0 001c 	rsb	r0, r0, #28
 80070e0:	4403      	add	r3, r0
 80070e2:	4480      	add	r8, r0
 80070e4:	4406      	add	r6, r0
 80070e6:	9308      	str	r3, [sp, #32]
 80070e8:	f1b8 0f00 	cmp.w	r8, #0
 80070ec:	dd05      	ble.n	80070fa <_dtoa_r+0x82a>
 80070ee:	4649      	mov	r1, r9
 80070f0:	4642      	mov	r2, r8
 80070f2:	4658      	mov	r0, fp
 80070f4:	f000 fcbe 	bl	8007a74 <__lshift>
 80070f8:	4681      	mov	r9, r0
 80070fa:	9b08      	ldr	r3, [sp, #32]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	dd05      	ble.n	800710c <_dtoa_r+0x83c>
 8007100:	4621      	mov	r1, r4
 8007102:	461a      	mov	r2, r3
 8007104:	4658      	mov	r0, fp
 8007106:	f000 fcb5 	bl	8007a74 <__lshift>
 800710a:	4604      	mov	r4, r0
 800710c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800710e:	2b00      	cmp	r3, #0
 8007110:	d059      	beq.n	80071c6 <_dtoa_r+0x8f6>
 8007112:	4621      	mov	r1, r4
 8007114:	4648      	mov	r0, r9
 8007116:	f000 fd19 	bl	8007b4c <__mcmp>
 800711a:	2800      	cmp	r0, #0
 800711c:	da53      	bge.n	80071c6 <_dtoa_r+0x8f6>
 800711e:	1e7b      	subs	r3, r7, #1
 8007120:	9304      	str	r3, [sp, #16]
 8007122:	4649      	mov	r1, r9
 8007124:	2300      	movs	r3, #0
 8007126:	220a      	movs	r2, #10
 8007128:	4658      	mov	r0, fp
 800712a:	f000 faf7 	bl	800771c <__multadd>
 800712e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007130:	4681      	mov	r9, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	f000 8172 	beq.w	800741c <_dtoa_r+0xb4c>
 8007138:	2300      	movs	r3, #0
 800713a:	4629      	mov	r1, r5
 800713c:	220a      	movs	r2, #10
 800713e:	4658      	mov	r0, fp
 8007140:	f000 faec 	bl	800771c <__multadd>
 8007144:	9b00      	ldr	r3, [sp, #0]
 8007146:	2b00      	cmp	r3, #0
 8007148:	4605      	mov	r5, r0
 800714a:	dc67      	bgt.n	800721c <_dtoa_r+0x94c>
 800714c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800714e:	2b02      	cmp	r3, #2
 8007150:	dc41      	bgt.n	80071d6 <_dtoa_r+0x906>
 8007152:	e063      	b.n	800721c <_dtoa_r+0x94c>
 8007154:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007156:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800715a:	e746      	b.n	8006fea <_dtoa_r+0x71a>
 800715c:	9b07      	ldr	r3, [sp, #28]
 800715e:	1e5c      	subs	r4, r3, #1
 8007160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007162:	42a3      	cmp	r3, r4
 8007164:	bfbf      	itttt	lt
 8007166:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007168:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800716a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800716c:	1ae3      	sublt	r3, r4, r3
 800716e:	bfb4      	ite	lt
 8007170:	18d2      	addlt	r2, r2, r3
 8007172:	1b1c      	subge	r4, r3, r4
 8007174:	9b07      	ldr	r3, [sp, #28]
 8007176:	bfbc      	itt	lt
 8007178:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800717a:	2400      	movlt	r4, #0
 800717c:	2b00      	cmp	r3, #0
 800717e:	bfb5      	itete	lt
 8007180:	eba8 0603 	sublt.w	r6, r8, r3
 8007184:	9b07      	ldrge	r3, [sp, #28]
 8007186:	2300      	movlt	r3, #0
 8007188:	4646      	movge	r6, r8
 800718a:	e730      	b.n	8006fee <_dtoa_r+0x71e>
 800718c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800718e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007190:	4646      	mov	r6, r8
 8007192:	e735      	b.n	8007000 <_dtoa_r+0x730>
 8007194:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007196:	e75c      	b.n	8007052 <_dtoa_r+0x782>
 8007198:	2300      	movs	r3, #0
 800719a:	e788      	b.n	80070ae <_dtoa_r+0x7de>
 800719c:	3fe00000 	.word	0x3fe00000
 80071a0:	40240000 	.word	0x40240000
 80071a4:	40140000 	.word	0x40140000
 80071a8:	9b02      	ldr	r3, [sp, #8]
 80071aa:	e780      	b.n	80070ae <_dtoa_r+0x7de>
 80071ac:	2300      	movs	r3, #0
 80071ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80071b0:	e782      	b.n	80070b8 <_dtoa_r+0x7e8>
 80071b2:	d099      	beq.n	80070e8 <_dtoa_r+0x818>
 80071b4:	9a08      	ldr	r2, [sp, #32]
 80071b6:	331c      	adds	r3, #28
 80071b8:	441a      	add	r2, r3
 80071ba:	4498      	add	r8, r3
 80071bc:	441e      	add	r6, r3
 80071be:	9208      	str	r2, [sp, #32]
 80071c0:	e792      	b.n	80070e8 <_dtoa_r+0x818>
 80071c2:	4603      	mov	r3, r0
 80071c4:	e7f6      	b.n	80071b4 <_dtoa_r+0x8e4>
 80071c6:	9b07      	ldr	r3, [sp, #28]
 80071c8:	9704      	str	r7, [sp, #16]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	dc20      	bgt.n	8007210 <_dtoa_r+0x940>
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	dd1e      	ble.n	8007214 <_dtoa_r+0x944>
 80071d6:	9b00      	ldr	r3, [sp, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	f47f aec0 	bne.w	8006f5e <_dtoa_r+0x68e>
 80071de:	4621      	mov	r1, r4
 80071e0:	2205      	movs	r2, #5
 80071e2:	4658      	mov	r0, fp
 80071e4:	f000 fa9a 	bl	800771c <__multadd>
 80071e8:	4601      	mov	r1, r0
 80071ea:	4604      	mov	r4, r0
 80071ec:	4648      	mov	r0, r9
 80071ee:	f000 fcad 	bl	8007b4c <__mcmp>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	f77f aeb3 	ble.w	8006f5e <_dtoa_r+0x68e>
 80071f8:	4656      	mov	r6, sl
 80071fa:	2331      	movs	r3, #49	@ 0x31
 80071fc:	f806 3b01 	strb.w	r3, [r6], #1
 8007200:	9b04      	ldr	r3, [sp, #16]
 8007202:	3301      	adds	r3, #1
 8007204:	9304      	str	r3, [sp, #16]
 8007206:	e6ae      	b.n	8006f66 <_dtoa_r+0x696>
 8007208:	9c07      	ldr	r4, [sp, #28]
 800720a:	9704      	str	r7, [sp, #16]
 800720c:	4625      	mov	r5, r4
 800720e:	e7f3      	b.n	80071f8 <_dtoa_r+0x928>
 8007210:	9b07      	ldr	r3, [sp, #28]
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007216:	2b00      	cmp	r3, #0
 8007218:	f000 8104 	beq.w	8007424 <_dtoa_r+0xb54>
 800721c:	2e00      	cmp	r6, #0
 800721e:	dd05      	ble.n	800722c <_dtoa_r+0x95c>
 8007220:	4629      	mov	r1, r5
 8007222:	4632      	mov	r2, r6
 8007224:	4658      	mov	r0, fp
 8007226:	f000 fc25 	bl	8007a74 <__lshift>
 800722a:	4605      	mov	r5, r0
 800722c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800722e:	2b00      	cmp	r3, #0
 8007230:	d05a      	beq.n	80072e8 <_dtoa_r+0xa18>
 8007232:	6869      	ldr	r1, [r5, #4]
 8007234:	4658      	mov	r0, fp
 8007236:	f000 fa0f 	bl	8007658 <_Balloc>
 800723a:	4606      	mov	r6, r0
 800723c:	b928      	cbnz	r0, 800724a <_dtoa_r+0x97a>
 800723e:	4b84      	ldr	r3, [pc, #528]	@ (8007450 <_dtoa_r+0xb80>)
 8007240:	4602      	mov	r2, r0
 8007242:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007246:	f7ff bb5a 	b.w	80068fe <_dtoa_r+0x2e>
 800724a:	692a      	ldr	r2, [r5, #16]
 800724c:	3202      	adds	r2, #2
 800724e:	0092      	lsls	r2, r2, #2
 8007250:	f105 010c 	add.w	r1, r5, #12
 8007254:	300c      	adds	r0, #12
 8007256:	f000 ffaf 	bl	80081b8 <memcpy>
 800725a:	2201      	movs	r2, #1
 800725c:	4631      	mov	r1, r6
 800725e:	4658      	mov	r0, fp
 8007260:	f000 fc08 	bl	8007a74 <__lshift>
 8007264:	f10a 0301 	add.w	r3, sl, #1
 8007268:	9307      	str	r3, [sp, #28]
 800726a:	9b00      	ldr	r3, [sp, #0]
 800726c:	4453      	add	r3, sl
 800726e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007270:	9b02      	ldr	r3, [sp, #8]
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	462f      	mov	r7, r5
 8007278:	930a      	str	r3, [sp, #40]	@ 0x28
 800727a:	4605      	mov	r5, r0
 800727c:	9b07      	ldr	r3, [sp, #28]
 800727e:	4621      	mov	r1, r4
 8007280:	3b01      	subs	r3, #1
 8007282:	4648      	mov	r0, r9
 8007284:	9300      	str	r3, [sp, #0]
 8007286:	f7ff fa9a 	bl	80067be <quorem>
 800728a:	4639      	mov	r1, r7
 800728c:	9002      	str	r0, [sp, #8]
 800728e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007292:	4648      	mov	r0, r9
 8007294:	f000 fc5a 	bl	8007b4c <__mcmp>
 8007298:	462a      	mov	r2, r5
 800729a:	9008      	str	r0, [sp, #32]
 800729c:	4621      	mov	r1, r4
 800729e:	4658      	mov	r0, fp
 80072a0:	f000 fc70 	bl	8007b84 <__mdiff>
 80072a4:	68c2      	ldr	r2, [r0, #12]
 80072a6:	4606      	mov	r6, r0
 80072a8:	bb02      	cbnz	r2, 80072ec <_dtoa_r+0xa1c>
 80072aa:	4601      	mov	r1, r0
 80072ac:	4648      	mov	r0, r9
 80072ae:	f000 fc4d 	bl	8007b4c <__mcmp>
 80072b2:	4602      	mov	r2, r0
 80072b4:	4631      	mov	r1, r6
 80072b6:	4658      	mov	r0, fp
 80072b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80072ba:	f000 fa0d 	bl	80076d8 <_Bfree>
 80072be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072c2:	9e07      	ldr	r6, [sp, #28]
 80072c4:	ea43 0102 	orr.w	r1, r3, r2
 80072c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072ca:	4319      	orrs	r1, r3
 80072cc:	d110      	bne.n	80072f0 <_dtoa_r+0xa20>
 80072ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80072d2:	d029      	beq.n	8007328 <_dtoa_r+0xa58>
 80072d4:	9b08      	ldr	r3, [sp, #32]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	dd02      	ble.n	80072e0 <_dtoa_r+0xa10>
 80072da:	9b02      	ldr	r3, [sp, #8]
 80072dc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80072e0:	9b00      	ldr	r3, [sp, #0]
 80072e2:	f883 8000 	strb.w	r8, [r3]
 80072e6:	e63f      	b.n	8006f68 <_dtoa_r+0x698>
 80072e8:	4628      	mov	r0, r5
 80072ea:	e7bb      	b.n	8007264 <_dtoa_r+0x994>
 80072ec:	2201      	movs	r2, #1
 80072ee:	e7e1      	b.n	80072b4 <_dtoa_r+0x9e4>
 80072f0:	9b08      	ldr	r3, [sp, #32]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	db04      	blt.n	8007300 <_dtoa_r+0xa30>
 80072f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80072f8:	430b      	orrs	r3, r1
 80072fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072fc:	430b      	orrs	r3, r1
 80072fe:	d120      	bne.n	8007342 <_dtoa_r+0xa72>
 8007300:	2a00      	cmp	r2, #0
 8007302:	dded      	ble.n	80072e0 <_dtoa_r+0xa10>
 8007304:	4649      	mov	r1, r9
 8007306:	2201      	movs	r2, #1
 8007308:	4658      	mov	r0, fp
 800730a:	f000 fbb3 	bl	8007a74 <__lshift>
 800730e:	4621      	mov	r1, r4
 8007310:	4681      	mov	r9, r0
 8007312:	f000 fc1b 	bl	8007b4c <__mcmp>
 8007316:	2800      	cmp	r0, #0
 8007318:	dc03      	bgt.n	8007322 <_dtoa_r+0xa52>
 800731a:	d1e1      	bne.n	80072e0 <_dtoa_r+0xa10>
 800731c:	f018 0f01 	tst.w	r8, #1
 8007320:	d0de      	beq.n	80072e0 <_dtoa_r+0xa10>
 8007322:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007326:	d1d8      	bne.n	80072da <_dtoa_r+0xa0a>
 8007328:	9a00      	ldr	r2, [sp, #0]
 800732a:	2339      	movs	r3, #57	@ 0x39
 800732c:	7013      	strb	r3, [r2, #0]
 800732e:	4633      	mov	r3, r6
 8007330:	461e      	mov	r6, r3
 8007332:	3b01      	subs	r3, #1
 8007334:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007338:	2a39      	cmp	r2, #57	@ 0x39
 800733a:	d052      	beq.n	80073e2 <_dtoa_r+0xb12>
 800733c:	3201      	adds	r2, #1
 800733e:	701a      	strb	r2, [r3, #0]
 8007340:	e612      	b.n	8006f68 <_dtoa_r+0x698>
 8007342:	2a00      	cmp	r2, #0
 8007344:	dd07      	ble.n	8007356 <_dtoa_r+0xa86>
 8007346:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800734a:	d0ed      	beq.n	8007328 <_dtoa_r+0xa58>
 800734c:	9a00      	ldr	r2, [sp, #0]
 800734e:	f108 0301 	add.w	r3, r8, #1
 8007352:	7013      	strb	r3, [r2, #0]
 8007354:	e608      	b.n	8006f68 <_dtoa_r+0x698>
 8007356:	9b07      	ldr	r3, [sp, #28]
 8007358:	9a07      	ldr	r2, [sp, #28]
 800735a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800735e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007360:	4293      	cmp	r3, r2
 8007362:	d028      	beq.n	80073b6 <_dtoa_r+0xae6>
 8007364:	4649      	mov	r1, r9
 8007366:	2300      	movs	r3, #0
 8007368:	220a      	movs	r2, #10
 800736a:	4658      	mov	r0, fp
 800736c:	f000 f9d6 	bl	800771c <__multadd>
 8007370:	42af      	cmp	r7, r5
 8007372:	4681      	mov	r9, r0
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	f04f 020a 	mov.w	r2, #10
 800737c:	4639      	mov	r1, r7
 800737e:	4658      	mov	r0, fp
 8007380:	d107      	bne.n	8007392 <_dtoa_r+0xac2>
 8007382:	f000 f9cb 	bl	800771c <__multadd>
 8007386:	4607      	mov	r7, r0
 8007388:	4605      	mov	r5, r0
 800738a:	9b07      	ldr	r3, [sp, #28]
 800738c:	3301      	adds	r3, #1
 800738e:	9307      	str	r3, [sp, #28]
 8007390:	e774      	b.n	800727c <_dtoa_r+0x9ac>
 8007392:	f000 f9c3 	bl	800771c <__multadd>
 8007396:	4629      	mov	r1, r5
 8007398:	4607      	mov	r7, r0
 800739a:	2300      	movs	r3, #0
 800739c:	220a      	movs	r2, #10
 800739e:	4658      	mov	r0, fp
 80073a0:	f000 f9bc 	bl	800771c <__multadd>
 80073a4:	4605      	mov	r5, r0
 80073a6:	e7f0      	b.n	800738a <_dtoa_r+0xaba>
 80073a8:	9b00      	ldr	r3, [sp, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	bfcc      	ite	gt
 80073ae:	461e      	movgt	r6, r3
 80073b0:	2601      	movle	r6, #1
 80073b2:	4456      	add	r6, sl
 80073b4:	2700      	movs	r7, #0
 80073b6:	4649      	mov	r1, r9
 80073b8:	2201      	movs	r2, #1
 80073ba:	4658      	mov	r0, fp
 80073bc:	f000 fb5a 	bl	8007a74 <__lshift>
 80073c0:	4621      	mov	r1, r4
 80073c2:	4681      	mov	r9, r0
 80073c4:	f000 fbc2 	bl	8007b4c <__mcmp>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	dcb0      	bgt.n	800732e <_dtoa_r+0xa5e>
 80073cc:	d102      	bne.n	80073d4 <_dtoa_r+0xb04>
 80073ce:	f018 0f01 	tst.w	r8, #1
 80073d2:	d1ac      	bne.n	800732e <_dtoa_r+0xa5e>
 80073d4:	4633      	mov	r3, r6
 80073d6:	461e      	mov	r6, r3
 80073d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073dc:	2a30      	cmp	r2, #48	@ 0x30
 80073de:	d0fa      	beq.n	80073d6 <_dtoa_r+0xb06>
 80073e0:	e5c2      	b.n	8006f68 <_dtoa_r+0x698>
 80073e2:	459a      	cmp	sl, r3
 80073e4:	d1a4      	bne.n	8007330 <_dtoa_r+0xa60>
 80073e6:	9b04      	ldr	r3, [sp, #16]
 80073e8:	3301      	adds	r3, #1
 80073ea:	9304      	str	r3, [sp, #16]
 80073ec:	2331      	movs	r3, #49	@ 0x31
 80073ee:	f88a 3000 	strb.w	r3, [sl]
 80073f2:	e5b9      	b.n	8006f68 <_dtoa_r+0x698>
 80073f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80073f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007454 <_dtoa_r+0xb84>
 80073fa:	b11b      	cbz	r3, 8007404 <_dtoa_r+0xb34>
 80073fc:	f10a 0308 	add.w	r3, sl, #8
 8007400:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007402:	6013      	str	r3, [r2, #0]
 8007404:	4650      	mov	r0, sl
 8007406:	b019      	add	sp, #100	@ 0x64
 8007408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800740c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740e:	2b01      	cmp	r3, #1
 8007410:	f77f ae37 	ble.w	8007082 <_dtoa_r+0x7b2>
 8007414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007416:	930a      	str	r3, [sp, #40]	@ 0x28
 8007418:	2001      	movs	r0, #1
 800741a:	e655      	b.n	80070c8 <_dtoa_r+0x7f8>
 800741c:	9b00      	ldr	r3, [sp, #0]
 800741e:	2b00      	cmp	r3, #0
 8007420:	f77f aed6 	ble.w	80071d0 <_dtoa_r+0x900>
 8007424:	4656      	mov	r6, sl
 8007426:	4621      	mov	r1, r4
 8007428:	4648      	mov	r0, r9
 800742a:	f7ff f9c8 	bl	80067be <quorem>
 800742e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007432:	f806 8b01 	strb.w	r8, [r6], #1
 8007436:	9b00      	ldr	r3, [sp, #0]
 8007438:	eba6 020a 	sub.w	r2, r6, sl
 800743c:	4293      	cmp	r3, r2
 800743e:	ddb3      	ble.n	80073a8 <_dtoa_r+0xad8>
 8007440:	4649      	mov	r1, r9
 8007442:	2300      	movs	r3, #0
 8007444:	220a      	movs	r2, #10
 8007446:	4658      	mov	r0, fp
 8007448:	f000 f968 	bl	800771c <__multadd>
 800744c:	4681      	mov	r9, r0
 800744e:	e7ea      	b.n	8007426 <_dtoa_r+0xb56>
 8007450:	0800894c 	.word	0x0800894c
 8007454:	080088d0 	.word	0x080088d0

08007458 <_free_r>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	4605      	mov	r5, r0
 800745c:	2900      	cmp	r1, #0
 800745e:	d041      	beq.n	80074e4 <_free_r+0x8c>
 8007460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007464:	1f0c      	subs	r4, r1, #4
 8007466:	2b00      	cmp	r3, #0
 8007468:	bfb8      	it	lt
 800746a:	18e4      	addlt	r4, r4, r3
 800746c:	f000 f8e8 	bl	8007640 <__malloc_lock>
 8007470:	4a1d      	ldr	r2, [pc, #116]	@ (80074e8 <_free_r+0x90>)
 8007472:	6813      	ldr	r3, [r2, #0]
 8007474:	b933      	cbnz	r3, 8007484 <_free_r+0x2c>
 8007476:	6063      	str	r3, [r4, #4]
 8007478:	6014      	str	r4, [r2, #0]
 800747a:	4628      	mov	r0, r5
 800747c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007480:	f000 b8e4 	b.w	800764c <__malloc_unlock>
 8007484:	42a3      	cmp	r3, r4
 8007486:	d908      	bls.n	800749a <_free_r+0x42>
 8007488:	6820      	ldr	r0, [r4, #0]
 800748a:	1821      	adds	r1, r4, r0
 800748c:	428b      	cmp	r3, r1
 800748e:	bf01      	itttt	eq
 8007490:	6819      	ldreq	r1, [r3, #0]
 8007492:	685b      	ldreq	r3, [r3, #4]
 8007494:	1809      	addeq	r1, r1, r0
 8007496:	6021      	streq	r1, [r4, #0]
 8007498:	e7ed      	b.n	8007476 <_free_r+0x1e>
 800749a:	461a      	mov	r2, r3
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	b10b      	cbz	r3, 80074a4 <_free_r+0x4c>
 80074a0:	42a3      	cmp	r3, r4
 80074a2:	d9fa      	bls.n	800749a <_free_r+0x42>
 80074a4:	6811      	ldr	r1, [r2, #0]
 80074a6:	1850      	adds	r0, r2, r1
 80074a8:	42a0      	cmp	r0, r4
 80074aa:	d10b      	bne.n	80074c4 <_free_r+0x6c>
 80074ac:	6820      	ldr	r0, [r4, #0]
 80074ae:	4401      	add	r1, r0
 80074b0:	1850      	adds	r0, r2, r1
 80074b2:	4283      	cmp	r3, r0
 80074b4:	6011      	str	r1, [r2, #0]
 80074b6:	d1e0      	bne.n	800747a <_free_r+0x22>
 80074b8:	6818      	ldr	r0, [r3, #0]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	6053      	str	r3, [r2, #4]
 80074be:	4408      	add	r0, r1
 80074c0:	6010      	str	r0, [r2, #0]
 80074c2:	e7da      	b.n	800747a <_free_r+0x22>
 80074c4:	d902      	bls.n	80074cc <_free_r+0x74>
 80074c6:	230c      	movs	r3, #12
 80074c8:	602b      	str	r3, [r5, #0]
 80074ca:	e7d6      	b.n	800747a <_free_r+0x22>
 80074cc:	6820      	ldr	r0, [r4, #0]
 80074ce:	1821      	adds	r1, r4, r0
 80074d0:	428b      	cmp	r3, r1
 80074d2:	bf04      	itt	eq
 80074d4:	6819      	ldreq	r1, [r3, #0]
 80074d6:	685b      	ldreq	r3, [r3, #4]
 80074d8:	6063      	str	r3, [r4, #4]
 80074da:	bf04      	itt	eq
 80074dc:	1809      	addeq	r1, r1, r0
 80074de:	6021      	streq	r1, [r4, #0]
 80074e0:	6054      	str	r4, [r2, #4]
 80074e2:	e7ca      	b.n	800747a <_free_r+0x22>
 80074e4:	bd38      	pop	{r3, r4, r5, pc}
 80074e6:	bf00      	nop
 80074e8:	200004e8 	.word	0x200004e8

080074ec <malloc>:
 80074ec:	4b02      	ldr	r3, [pc, #8]	@ (80074f8 <malloc+0xc>)
 80074ee:	4601      	mov	r1, r0
 80074f0:	6818      	ldr	r0, [r3, #0]
 80074f2:	f000 b825 	b.w	8007540 <_malloc_r>
 80074f6:	bf00      	nop
 80074f8:	20000024 	.word	0x20000024

080074fc <sbrk_aligned>:
 80074fc:	b570      	push	{r4, r5, r6, lr}
 80074fe:	4e0f      	ldr	r6, [pc, #60]	@ (800753c <sbrk_aligned+0x40>)
 8007500:	460c      	mov	r4, r1
 8007502:	6831      	ldr	r1, [r6, #0]
 8007504:	4605      	mov	r5, r0
 8007506:	b911      	cbnz	r1, 800750e <sbrk_aligned+0x12>
 8007508:	f000 fe46 	bl	8008198 <_sbrk_r>
 800750c:	6030      	str	r0, [r6, #0]
 800750e:	4621      	mov	r1, r4
 8007510:	4628      	mov	r0, r5
 8007512:	f000 fe41 	bl	8008198 <_sbrk_r>
 8007516:	1c43      	adds	r3, r0, #1
 8007518:	d103      	bne.n	8007522 <sbrk_aligned+0x26>
 800751a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800751e:	4620      	mov	r0, r4
 8007520:	bd70      	pop	{r4, r5, r6, pc}
 8007522:	1cc4      	adds	r4, r0, #3
 8007524:	f024 0403 	bic.w	r4, r4, #3
 8007528:	42a0      	cmp	r0, r4
 800752a:	d0f8      	beq.n	800751e <sbrk_aligned+0x22>
 800752c:	1a21      	subs	r1, r4, r0
 800752e:	4628      	mov	r0, r5
 8007530:	f000 fe32 	bl	8008198 <_sbrk_r>
 8007534:	3001      	adds	r0, #1
 8007536:	d1f2      	bne.n	800751e <sbrk_aligned+0x22>
 8007538:	e7ef      	b.n	800751a <sbrk_aligned+0x1e>
 800753a:	bf00      	nop
 800753c:	200004e4 	.word	0x200004e4

08007540 <_malloc_r>:
 8007540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007544:	1ccd      	adds	r5, r1, #3
 8007546:	f025 0503 	bic.w	r5, r5, #3
 800754a:	3508      	adds	r5, #8
 800754c:	2d0c      	cmp	r5, #12
 800754e:	bf38      	it	cc
 8007550:	250c      	movcc	r5, #12
 8007552:	2d00      	cmp	r5, #0
 8007554:	4606      	mov	r6, r0
 8007556:	db01      	blt.n	800755c <_malloc_r+0x1c>
 8007558:	42a9      	cmp	r1, r5
 800755a:	d904      	bls.n	8007566 <_malloc_r+0x26>
 800755c:	230c      	movs	r3, #12
 800755e:	6033      	str	r3, [r6, #0]
 8007560:	2000      	movs	r0, #0
 8007562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007566:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800763c <_malloc_r+0xfc>
 800756a:	f000 f869 	bl	8007640 <__malloc_lock>
 800756e:	f8d8 3000 	ldr.w	r3, [r8]
 8007572:	461c      	mov	r4, r3
 8007574:	bb44      	cbnz	r4, 80075c8 <_malloc_r+0x88>
 8007576:	4629      	mov	r1, r5
 8007578:	4630      	mov	r0, r6
 800757a:	f7ff ffbf 	bl	80074fc <sbrk_aligned>
 800757e:	1c43      	adds	r3, r0, #1
 8007580:	4604      	mov	r4, r0
 8007582:	d158      	bne.n	8007636 <_malloc_r+0xf6>
 8007584:	f8d8 4000 	ldr.w	r4, [r8]
 8007588:	4627      	mov	r7, r4
 800758a:	2f00      	cmp	r7, #0
 800758c:	d143      	bne.n	8007616 <_malloc_r+0xd6>
 800758e:	2c00      	cmp	r4, #0
 8007590:	d04b      	beq.n	800762a <_malloc_r+0xea>
 8007592:	6823      	ldr	r3, [r4, #0]
 8007594:	4639      	mov	r1, r7
 8007596:	4630      	mov	r0, r6
 8007598:	eb04 0903 	add.w	r9, r4, r3
 800759c:	f000 fdfc 	bl	8008198 <_sbrk_r>
 80075a0:	4581      	cmp	r9, r0
 80075a2:	d142      	bne.n	800762a <_malloc_r+0xea>
 80075a4:	6821      	ldr	r1, [r4, #0]
 80075a6:	1a6d      	subs	r5, r5, r1
 80075a8:	4629      	mov	r1, r5
 80075aa:	4630      	mov	r0, r6
 80075ac:	f7ff ffa6 	bl	80074fc <sbrk_aligned>
 80075b0:	3001      	adds	r0, #1
 80075b2:	d03a      	beq.n	800762a <_malloc_r+0xea>
 80075b4:	6823      	ldr	r3, [r4, #0]
 80075b6:	442b      	add	r3, r5
 80075b8:	6023      	str	r3, [r4, #0]
 80075ba:	f8d8 3000 	ldr.w	r3, [r8]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	bb62      	cbnz	r2, 800761c <_malloc_r+0xdc>
 80075c2:	f8c8 7000 	str.w	r7, [r8]
 80075c6:	e00f      	b.n	80075e8 <_malloc_r+0xa8>
 80075c8:	6822      	ldr	r2, [r4, #0]
 80075ca:	1b52      	subs	r2, r2, r5
 80075cc:	d420      	bmi.n	8007610 <_malloc_r+0xd0>
 80075ce:	2a0b      	cmp	r2, #11
 80075d0:	d917      	bls.n	8007602 <_malloc_r+0xc2>
 80075d2:	1961      	adds	r1, r4, r5
 80075d4:	42a3      	cmp	r3, r4
 80075d6:	6025      	str	r5, [r4, #0]
 80075d8:	bf18      	it	ne
 80075da:	6059      	strne	r1, [r3, #4]
 80075dc:	6863      	ldr	r3, [r4, #4]
 80075de:	bf08      	it	eq
 80075e0:	f8c8 1000 	streq.w	r1, [r8]
 80075e4:	5162      	str	r2, [r4, r5]
 80075e6:	604b      	str	r3, [r1, #4]
 80075e8:	4630      	mov	r0, r6
 80075ea:	f000 f82f 	bl	800764c <__malloc_unlock>
 80075ee:	f104 000b 	add.w	r0, r4, #11
 80075f2:	1d23      	adds	r3, r4, #4
 80075f4:	f020 0007 	bic.w	r0, r0, #7
 80075f8:	1ac2      	subs	r2, r0, r3
 80075fa:	bf1c      	itt	ne
 80075fc:	1a1b      	subne	r3, r3, r0
 80075fe:	50a3      	strne	r3, [r4, r2]
 8007600:	e7af      	b.n	8007562 <_malloc_r+0x22>
 8007602:	6862      	ldr	r2, [r4, #4]
 8007604:	42a3      	cmp	r3, r4
 8007606:	bf0c      	ite	eq
 8007608:	f8c8 2000 	streq.w	r2, [r8]
 800760c:	605a      	strne	r2, [r3, #4]
 800760e:	e7eb      	b.n	80075e8 <_malloc_r+0xa8>
 8007610:	4623      	mov	r3, r4
 8007612:	6864      	ldr	r4, [r4, #4]
 8007614:	e7ae      	b.n	8007574 <_malloc_r+0x34>
 8007616:	463c      	mov	r4, r7
 8007618:	687f      	ldr	r7, [r7, #4]
 800761a:	e7b6      	b.n	800758a <_malloc_r+0x4a>
 800761c:	461a      	mov	r2, r3
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	42a3      	cmp	r3, r4
 8007622:	d1fb      	bne.n	800761c <_malloc_r+0xdc>
 8007624:	2300      	movs	r3, #0
 8007626:	6053      	str	r3, [r2, #4]
 8007628:	e7de      	b.n	80075e8 <_malloc_r+0xa8>
 800762a:	230c      	movs	r3, #12
 800762c:	6033      	str	r3, [r6, #0]
 800762e:	4630      	mov	r0, r6
 8007630:	f000 f80c 	bl	800764c <__malloc_unlock>
 8007634:	e794      	b.n	8007560 <_malloc_r+0x20>
 8007636:	6005      	str	r5, [r0, #0]
 8007638:	e7d6      	b.n	80075e8 <_malloc_r+0xa8>
 800763a:	bf00      	nop
 800763c:	200004e8 	.word	0x200004e8

08007640 <__malloc_lock>:
 8007640:	4801      	ldr	r0, [pc, #4]	@ (8007648 <__malloc_lock+0x8>)
 8007642:	f7ff b8ba 	b.w	80067ba <__retarget_lock_acquire_recursive>
 8007646:	bf00      	nop
 8007648:	200004e0 	.word	0x200004e0

0800764c <__malloc_unlock>:
 800764c:	4801      	ldr	r0, [pc, #4]	@ (8007654 <__malloc_unlock+0x8>)
 800764e:	f7ff b8b5 	b.w	80067bc <__retarget_lock_release_recursive>
 8007652:	bf00      	nop
 8007654:	200004e0 	.word	0x200004e0

08007658 <_Balloc>:
 8007658:	b570      	push	{r4, r5, r6, lr}
 800765a:	69c6      	ldr	r6, [r0, #28]
 800765c:	4604      	mov	r4, r0
 800765e:	460d      	mov	r5, r1
 8007660:	b976      	cbnz	r6, 8007680 <_Balloc+0x28>
 8007662:	2010      	movs	r0, #16
 8007664:	f7ff ff42 	bl	80074ec <malloc>
 8007668:	4602      	mov	r2, r0
 800766a:	61e0      	str	r0, [r4, #28]
 800766c:	b920      	cbnz	r0, 8007678 <_Balloc+0x20>
 800766e:	4b18      	ldr	r3, [pc, #96]	@ (80076d0 <_Balloc+0x78>)
 8007670:	4818      	ldr	r0, [pc, #96]	@ (80076d4 <_Balloc+0x7c>)
 8007672:	216b      	movs	r1, #107	@ 0x6b
 8007674:	f000 fdae 	bl	80081d4 <__assert_func>
 8007678:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800767c:	6006      	str	r6, [r0, #0]
 800767e:	60c6      	str	r6, [r0, #12]
 8007680:	69e6      	ldr	r6, [r4, #28]
 8007682:	68f3      	ldr	r3, [r6, #12]
 8007684:	b183      	cbz	r3, 80076a8 <_Balloc+0x50>
 8007686:	69e3      	ldr	r3, [r4, #28]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800768e:	b9b8      	cbnz	r0, 80076c0 <_Balloc+0x68>
 8007690:	2101      	movs	r1, #1
 8007692:	fa01 f605 	lsl.w	r6, r1, r5
 8007696:	1d72      	adds	r2, r6, #5
 8007698:	0092      	lsls	r2, r2, #2
 800769a:	4620      	mov	r0, r4
 800769c:	f000 fdb8 	bl	8008210 <_calloc_r>
 80076a0:	b160      	cbz	r0, 80076bc <_Balloc+0x64>
 80076a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076a6:	e00e      	b.n	80076c6 <_Balloc+0x6e>
 80076a8:	2221      	movs	r2, #33	@ 0x21
 80076aa:	2104      	movs	r1, #4
 80076ac:	4620      	mov	r0, r4
 80076ae:	f000 fdaf 	bl	8008210 <_calloc_r>
 80076b2:	69e3      	ldr	r3, [r4, #28]
 80076b4:	60f0      	str	r0, [r6, #12]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1e4      	bne.n	8007686 <_Balloc+0x2e>
 80076bc:	2000      	movs	r0, #0
 80076be:	bd70      	pop	{r4, r5, r6, pc}
 80076c0:	6802      	ldr	r2, [r0, #0]
 80076c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80076c6:	2300      	movs	r3, #0
 80076c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80076cc:	e7f7      	b.n	80076be <_Balloc+0x66>
 80076ce:	bf00      	nop
 80076d0:	080088dd 	.word	0x080088dd
 80076d4:	0800895d 	.word	0x0800895d

080076d8 <_Bfree>:
 80076d8:	b570      	push	{r4, r5, r6, lr}
 80076da:	69c6      	ldr	r6, [r0, #28]
 80076dc:	4605      	mov	r5, r0
 80076de:	460c      	mov	r4, r1
 80076e0:	b976      	cbnz	r6, 8007700 <_Bfree+0x28>
 80076e2:	2010      	movs	r0, #16
 80076e4:	f7ff ff02 	bl	80074ec <malloc>
 80076e8:	4602      	mov	r2, r0
 80076ea:	61e8      	str	r0, [r5, #28]
 80076ec:	b920      	cbnz	r0, 80076f8 <_Bfree+0x20>
 80076ee:	4b09      	ldr	r3, [pc, #36]	@ (8007714 <_Bfree+0x3c>)
 80076f0:	4809      	ldr	r0, [pc, #36]	@ (8007718 <_Bfree+0x40>)
 80076f2:	218f      	movs	r1, #143	@ 0x8f
 80076f4:	f000 fd6e 	bl	80081d4 <__assert_func>
 80076f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076fc:	6006      	str	r6, [r0, #0]
 80076fe:	60c6      	str	r6, [r0, #12]
 8007700:	b13c      	cbz	r4, 8007712 <_Bfree+0x3a>
 8007702:	69eb      	ldr	r3, [r5, #28]
 8007704:	6862      	ldr	r2, [r4, #4]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800770c:	6021      	str	r1, [r4, #0]
 800770e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007712:	bd70      	pop	{r4, r5, r6, pc}
 8007714:	080088dd 	.word	0x080088dd
 8007718:	0800895d 	.word	0x0800895d

0800771c <__multadd>:
 800771c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007720:	690d      	ldr	r5, [r1, #16]
 8007722:	4607      	mov	r7, r0
 8007724:	460c      	mov	r4, r1
 8007726:	461e      	mov	r6, r3
 8007728:	f101 0c14 	add.w	ip, r1, #20
 800772c:	2000      	movs	r0, #0
 800772e:	f8dc 3000 	ldr.w	r3, [ip]
 8007732:	b299      	uxth	r1, r3
 8007734:	fb02 6101 	mla	r1, r2, r1, r6
 8007738:	0c1e      	lsrs	r6, r3, #16
 800773a:	0c0b      	lsrs	r3, r1, #16
 800773c:	fb02 3306 	mla	r3, r2, r6, r3
 8007740:	b289      	uxth	r1, r1
 8007742:	3001      	adds	r0, #1
 8007744:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007748:	4285      	cmp	r5, r0
 800774a:	f84c 1b04 	str.w	r1, [ip], #4
 800774e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007752:	dcec      	bgt.n	800772e <__multadd+0x12>
 8007754:	b30e      	cbz	r6, 800779a <__multadd+0x7e>
 8007756:	68a3      	ldr	r3, [r4, #8]
 8007758:	42ab      	cmp	r3, r5
 800775a:	dc19      	bgt.n	8007790 <__multadd+0x74>
 800775c:	6861      	ldr	r1, [r4, #4]
 800775e:	4638      	mov	r0, r7
 8007760:	3101      	adds	r1, #1
 8007762:	f7ff ff79 	bl	8007658 <_Balloc>
 8007766:	4680      	mov	r8, r0
 8007768:	b928      	cbnz	r0, 8007776 <__multadd+0x5a>
 800776a:	4602      	mov	r2, r0
 800776c:	4b0c      	ldr	r3, [pc, #48]	@ (80077a0 <__multadd+0x84>)
 800776e:	480d      	ldr	r0, [pc, #52]	@ (80077a4 <__multadd+0x88>)
 8007770:	21ba      	movs	r1, #186	@ 0xba
 8007772:	f000 fd2f 	bl	80081d4 <__assert_func>
 8007776:	6922      	ldr	r2, [r4, #16]
 8007778:	3202      	adds	r2, #2
 800777a:	f104 010c 	add.w	r1, r4, #12
 800777e:	0092      	lsls	r2, r2, #2
 8007780:	300c      	adds	r0, #12
 8007782:	f000 fd19 	bl	80081b8 <memcpy>
 8007786:	4621      	mov	r1, r4
 8007788:	4638      	mov	r0, r7
 800778a:	f7ff ffa5 	bl	80076d8 <_Bfree>
 800778e:	4644      	mov	r4, r8
 8007790:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007794:	3501      	adds	r5, #1
 8007796:	615e      	str	r6, [r3, #20]
 8007798:	6125      	str	r5, [r4, #16]
 800779a:	4620      	mov	r0, r4
 800779c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077a0:	0800894c 	.word	0x0800894c
 80077a4:	0800895d 	.word	0x0800895d

080077a8 <__hi0bits>:
 80077a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80077ac:	4603      	mov	r3, r0
 80077ae:	bf36      	itet	cc
 80077b0:	0403      	lslcc	r3, r0, #16
 80077b2:	2000      	movcs	r0, #0
 80077b4:	2010      	movcc	r0, #16
 80077b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077ba:	bf3c      	itt	cc
 80077bc:	021b      	lslcc	r3, r3, #8
 80077be:	3008      	addcc	r0, #8
 80077c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077c4:	bf3c      	itt	cc
 80077c6:	011b      	lslcc	r3, r3, #4
 80077c8:	3004      	addcc	r0, #4
 80077ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077ce:	bf3c      	itt	cc
 80077d0:	009b      	lslcc	r3, r3, #2
 80077d2:	3002      	addcc	r0, #2
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	db05      	blt.n	80077e4 <__hi0bits+0x3c>
 80077d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80077dc:	f100 0001 	add.w	r0, r0, #1
 80077e0:	bf08      	it	eq
 80077e2:	2020      	moveq	r0, #32
 80077e4:	4770      	bx	lr

080077e6 <__lo0bits>:
 80077e6:	6803      	ldr	r3, [r0, #0]
 80077e8:	4602      	mov	r2, r0
 80077ea:	f013 0007 	ands.w	r0, r3, #7
 80077ee:	d00b      	beq.n	8007808 <__lo0bits+0x22>
 80077f0:	07d9      	lsls	r1, r3, #31
 80077f2:	d421      	bmi.n	8007838 <__lo0bits+0x52>
 80077f4:	0798      	lsls	r0, r3, #30
 80077f6:	bf49      	itett	mi
 80077f8:	085b      	lsrmi	r3, r3, #1
 80077fa:	089b      	lsrpl	r3, r3, #2
 80077fc:	2001      	movmi	r0, #1
 80077fe:	6013      	strmi	r3, [r2, #0]
 8007800:	bf5c      	itt	pl
 8007802:	6013      	strpl	r3, [r2, #0]
 8007804:	2002      	movpl	r0, #2
 8007806:	4770      	bx	lr
 8007808:	b299      	uxth	r1, r3
 800780a:	b909      	cbnz	r1, 8007810 <__lo0bits+0x2a>
 800780c:	0c1b      	lsrs	r3, r3, #16
 800780e:	2010      	movs	r0, #16
 8007810:	b2d9      	uxtb	r1, r3
 8007812:	b909      	cbnz	r1, 8007818 <__lo0bits+0x32>
 8007814:	3008      	adds	r0, #8
 8007816:	0a1b      	lsrs	r3, r3, #8
 8007818:	0719      	lsls	r1, r3, #28
 800781a:	bf04      	itt	eq
 800781c:	091b      	lsreq	r3, r3, #4
 800781e:	3004      	addeq	r0, #4
 8007820:	0799      	lsls	r1, r3, #30
 8007822:	bf04      	itt	eq
 8007824:	089b      	lsreq	r3, r3, #2
 8007826:	3002      	addeq	r0, #2
 8007828:	07d9      	lsls	r1, r3, #31
 800782a:	d403      	bmi.n	8007834 <__lo0bits+0x4e>
 800782c:	085b      	lsrs	r3, r3, #1
 800782e:	f100 0001 	add.w	r0, r0, #1
 8007832:	d003      	beq.n	800783c <__lo0bits+0x56>
 8007834:	6013      	str	r3, [r2, #0]
 8007836:	4770      	bx	lr
 8007838:	2000      	movs	r0, #0
 800783a:	4770      	bx	lr
 800783c:	2020      	movs	r0, #32
 800783e:	4770      	bx	lr

08007840 <__i2b>:
 8007840:	b510      	push	{r4, lr}
 8007842:	460c      	mov	r4, r1
 8007844:	2101      	movs	r1, #1
 8007846:	f7ff ff07 	bl	8007658 <_Balloc>
 800784a:	4602      	mov	r2, r0
 800784c:	b928      	cbnz	r0, 800785a <__i2b+0x1a>
 800784e:	4b05      	ldr	r3, [pc, #20]	@ (8007864 <__i2b+0x24>)
 8007850:	4805      	ldr	r0, [pc, #20]	@ (8007868 <__i2b+0x28>)
 8007852:	f240 1145 	movw	r1, #325	@ 0x145
 8007856:	f000 fcbd 	bl	80081d4 <__assert_func>
 800785a:	2301      	movs	r3, #1
 800785c:	6144      	str	r4, [r0, #20]
 800785e:	6103      	str	r3, [r0, #16]
 8007860:	bd10      	pop	{r4, pc}
 8007862:	bf00      	nop
 8007864:	0800894c 	.word	0x0800894c
 8007868:	0800895d 	.word	0x0800895d

0800786c <__multiply>:
 800786c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007870:	4614      	mov	r4, r2
 8007872:	690a      	ldr	r2, [r1, #16]
 8007874:	6923      	ldr	r3, [r4, #16]
 8007876:	429a      	cmp	r2, r3
 8007878:	bfa8      	it	ge
 800787a:	4623      	movge	r3, r4
 800787c:	460f      	mov	r7, r1
 800787e:	bfa4      	itt	ge
 8007880:	460c      	movge	r4, r1
 8007882:	461f      	movge	r7, r3
 8007884:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007888:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800788c:	68a3      	ldr	r3, [r4, #8]
 800788e:	6861      	ldr	r1, [r4, #4]
 8007890:	eb0a 0609 	add.w	r6, sl, r9
 8007894:	42b3      	cmp	r3, r6
 8007896:	b085      	sub	sp, #20
 8007898:	bfb8      	it	lt
 800789a:	3101      	addlt	r1, #1
 800789c:	f7ff fedc 	bl	8007658 <_Balloc>
 80078a0:	b930      	cbnz	r0, 80078b0 <__multiply+0x44>
 80078a2:	4602      	mov	r2, r0
 80078a4:	4b44      	ldr	r3, [pc, #272]	@ (80079b8 <__multiply+0x14c>)
 80078a6:	4845      	ldr	r0, [pc, #276]	@ (80079bc <__multiply+0x150>)
 80078a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80078ac:	f000 fc92 	bl	80081d4 <__assert_func>
 80078b0:	f100 0514 	add.w	r5, r0, #20
 80078b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80078b8:	462b      	mov	r3, r5
 80078ba:	2200      	movs	r2, #0
 80078bc:	4543      	cmp	r3, r8
 80078be:	d321      	bcc.n	8007904 <__multiply+0x98>
 80078c0:	f107 0114 	add.w	r1, r7, #20
 80078c4:	f104 0214 	add.w	r2, r4, #20
 80078c8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80078cc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80078d0:	9302      	str	r3, [sp, #8]
 80078d2:	1b13      	subs	r3, r2, r4
 80078d4:	3b15      	subs	r3, #21
 80078d6:	f023 0303 	bic.w	r3, r3, #3
 80078da:	3304      	adds	r3, #4
 80078dc:	f104 0715 	add.w	r7, r4, #21
 80078e0:	42ba      	cmp	r2, r7
 80078e2:	bf38      	it	cc
 80078e4:	2304      	movcc	r3, #4
 80078e6:	9301      	str	r3, [sp, #4]
 80078e8:	9b02      	ldr	r3, [sp, #8]
 80078ea:	9103      	str	r1, [sp, #12]
 80078ec:	428b      	cmp	r3, r1
 80078ee:	d80c      	bhi.n	800790a <__multiply+0x9e>
 80078f0:	2e00      	cmp	r6, #0
 80078f2:	dd03      	ble.n	80078fc <__multiply+0x90>
 80078f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d05b      	beq.n	80079b4 <__multiply+0x148>
 80078fc:	6106      	str	r6, [r0, #16]
 80078fe:	b005      	add	sp, #20
 8007900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007904:	f843 2b04 	str.w	r2, [r3], #4
 8007908:	e7d8      	b.n	80078bc <__multiply+0x50>
 800790a:	f8b1 a000 	ldrh.w	sl, [r1]
 800790e:	f1ba 0f00 	cmp.w	sl, #0
 8007912:	d024      	beq.n	800795e <__multiply+0xf2>
 8007914:	f104 0e14 	add.w	lr, r4, #20
 8007918:	46a9      	mov	r9, r5
 800791a:	f04f 0c00 	mov.w	ip, #0
 800791e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007922:	f8d9 3000 	ldr.w	r3, [r9]
 8007926:	fa1f fb87 	uxth.w	fp, r7
 800792a:	b29b      	uxth	r3, r3
 800792c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007930:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007934:	f8d9 7000 	ldr.w	r7, [r9]
 8007938:	4463      	add	r3, ip
 800793a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800793e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007942:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007946:	b29b      	uxth	r3, r3
 8007948:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800794c:	4572      	cmp	r2, lr
 800794e:	f849 3b04 	str.w	r3, [r9], #4
 8007952:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007956:	d8e2      	bhi.n	800791e <__multiply+0xb2>
 8007958:	9b01      	ldr	r3, [sp, #4]
 800795a:	f845 c003 	str.w	ip, [r5, r3]
 800795e:	9b03      	ldr	r3, [sp, #12]
 8007960:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007964:	3104      	adds	r1, #4
 8007966:	f1b9 0f00 	cmp.w	r9, #0
 800796a:	d021      	beq.n	80079b0 <__multiply+0x144>
 800796c:	682b      	ldr	r3, [r5, #0]
 800796e:	f104 0c14 	add.w	ip, r4, #20
 8007972:	46ae      	mov	lr, r5
 8007974:	f04f 0a00 	mov.w	sl, #0
 8007978:	f8bc b000 	ldrh.w	fp, [ip]
 800797c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007980:	fb09 770b 	mla	r7, r9, fp, r7
 8007984:	4457      	add	r7, sl
 8007986:	b29b      	uxth	r3, r3
 8007988:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800798c:	f84e 3b04 	str.w	r3, [lr], #4
 8007990:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007994:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007998:	f8be 3000 	ldrh.w	r3, [lr]
 800799c:	fb09 330a 	mla	r3, r9, sl, r3
 80079a0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80079a4:	4562      	cmp	r2, ip
 80079a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079aa:	d8e5      	bhi.n	8007978 <__multiply+0x10c>
 80079ac:	9f01      	ldr	r7, [sp, #4]
 80079ae:	51eb      	str	r3, [r5, r7]
 80079b0:	3504      	adds	r5, #4
 80079b2:	e799      	b.n	80078e8 <__multiply+0x7c>
 80079b4:	3e01      	subs	r6, #1
 80079b6:	e79b      	b.n	80078f0 <__multiply+0x84>
 80079b8:	0800894c 	.word	0x0800894c
 80079bc:	0800895d 	.word	0x0800895d

080079c0 <__pow5mult>:
 80079c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079c4:	4615      	mov	r5, r2
 80079c6:	f012 0203 	ands.w	r2, r2, #3
 80079ca:	4607      	mov	r7, r0
 80079cc:	460e      	mov	r6, r1
 80079ce:	d007      	beq.n	80079e0 <__pow5mult+0x20>
 80079d0:	4c25      	ldr	r4, [pc, #148]	@ (8007a68 <__pow5mult+0xa8>)
 80079d2:	3a01      	subs	r2, #1
 80079d4:	2300      	movs	r3, #0
 80079d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80079da:	f7ff fe9f 	bl	800771c <__multadd>
 80079de:	4606      	mov	r6, r0
 80079e0:	10ad      	asrs	r5, r5, #2
 80079e2:	d03d      	beq.n	8007a60 <__pow5mult+0xa0>
 80079e4:	69fc      	ldr	r4, [r7, #28]
 80079e6:	b97c      	cbnz	r4, 8007a08 <__pow5mult+0x48>
 80079e8:	2010      	movs	r0, #16
 80079ea:	f7ff fd7f 	bl	80074ec <malloc>
 80079ee:	4602      	mov	r2, r0
 80079f0:	61f8      	str	r0, [r7, #28]
 80079f2:	b928      	cbnz	r0, 8007a00 <__pow5mult+0x40>
 80079f4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a6c <__pow5mult+0xac>)
 80079f6:	481e      	ldr	r0, [pc, #120]	@ (8007a70 <__pow5mult+0xb0>)
 80079f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80079fc:	f000 fbea 	bl	80081d4 <__assert_func>
 8007a00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a04:	6004      	str	r4, [r0, #0]
 8007a06:	60c4      	str	r4, [r0, #12]
 8007a08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007a0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a10:	b94c      	cbnz	r4, 8007a26 <__pow5mult+0x66>
 8007a12:	f240 2171 	movw	r1, #625	@ 0x271
 8007a16:	4638      	mov	r0, r7
 8007a18:	f7ff ff12 	bl	8007840 <__i2b>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a22:	4604      	mov	r4, r0
 8007a24:	6003      	str	r3, [r0, #0]
 8007a26:	f04f 0900 	mov.w	r9, #0
 8007a2a:	07eb      	lsls	r3, r5, #31
 8007a2c:	d50a      	bpl.n	8007a44 <__pow5mult+0x84>
 8007a2e:	4631      	mov	r1, r6
 8007a30:	4622      	mov	r2, r4
 8007a32:	4638      	mov	r0, r7
 8007a34:	f7ff ff1a 	bl	800786c <__multiply>
 8007a38:	4631      	mov	r1, r6
 8007a3a:	4680      	mov	r8, r0
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	f7ff fe4b 	bl	80076d8 <_Bfree>
 8007a42:	4646      	mov	r6, r8
 8007a44:	106d      	asrs	r5, r5, #1
 8007a46:	d00b      	beq.n	8007a60 <__pow5mult+0xa0>
 8007a48:	6820      	ldr	r0, [r4, #0]
 8007a4a:	b938      	cbnz	r0, 8007a5c <__pow5mult+0x9c>
 8007a4c:	4622      	mov	r2, r4
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4638      	mov	r0, r7
 8007a52:	f7ff ff0b 	bl	800786c <__multiply>
 8007a56:	6020      	str	r0, [r4, #0]
 8007a58:	f8c0 9000 	str.w	r9, [r0]
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	e7e4      	b.n	8007a2a <__pow5mult+0x6a>
 8007a60:	4630      	mov	r0, r6
 8007a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a66:	bf00      	nop
 8007a68:	080089b8 	.word	0x080089b8
 8007a6c:	080088dd 	.word	0x080088dd
 8007a70:	0800895d 	.word	0x0800895d

08007a74 <__lshift>:
 8007a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a78:	460c      	mov	r4, r1
 8007a7a:	6849      	ldr	r1, [r1, #4]
 8007a7c:	6923      	ldr	r3, [r4, #16]
 8007a7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a82:	68a3      	ldr	r3, [r4, #8]
 8007a84:	4607      	mov	r7, r0
 8007a86:	4691      	mov	r9, r2
 8007a88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a8c:	f108 0601 	add.w	r6, r8, #1
 8007a90:	42b3      	cmp	r3, r6
 8007a92:	db0b      	blt.n	8007aac <__lshift+0x38>
 8007a94:	4638      	mov	r0, r7
 8007a96:	f7ff fddf 	bl	8007658 <_Balloc>
 8007a9a:	4605      	mov	r5, r0
 8007a9c:	b948      	cbnz	r0, 8007ab2 <__lshift+0x3e>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	4b28      	ldr	r3, [pc, #160]	@ (8007b44 <__lshift+0xd0>)
 8007aa2:	4829      	ldr	r0, [pc, #164]	@ (8007b48 <__lshift+0xd4>)
 8007aa4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007aa8:	f000 fb94 	bl	80081d4 <__assert_func>
 8007aac:	3101      	adds	r1, #1
 8007aae:	005b      	lsls	r3, r3, #1
 8007ab0:	e7ee      	b.n	8007a90 <__lshift+0x1c>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	f100 0114 	add.w	r1, r0, #20
 8007ab8:	f100 0210 	add.w	r2, r0, #16
 8007abc:	4618      	mov	r0, r3
 8007abe:	4553      	cmp	r3, sl
 8007ac0:	db33      	blt.n	8007b2a <__lshift+0xb6>
 8007ac2:	6920      	ldr	r0, [r4, #16]
 8007ac4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ac8:	f104 0314 	add.w	r3, r4, #20
 8007acc:	f019 091f 	ands.w	r9, r9, #31
 8007ad0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ad4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ad8:	d02b      	beq.n	8007b32 <__lshift+0xbe>
 8007ada:	f1c9 0e20 	rsb	lr, r9, #32
 8007ade:	468a      	mov	sl, r1
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	6818      	ldr	r0, [r3, #0]
 8007ae4:	fa00 f009 	lsl.w	r0, r0, r9
 8007ae8:	4310      	orrs	r0, r2
 8007aea:	f84a 0b04 	str.w	r0, [sl], #4
 8007aee:	f853 2b04 	ldr.w	r2, [r3], #4
 8007af2:	459c      	cmp	ip, r3
 8007af4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007af8:	d8f3      	bhi.n	8007ae2 <__lshift+0x6e>
 8007afa:	ebac 0304 	sub.w	r3, ip, r4
 8007afe:	3b15      	subs	r3, #21
 8007b00:	f023 0303 	bic.w	r3, r3, #3
 8007b04:	3304      	adds	r3, #4
 8007b06:	f104 0015 	add.w	r0, r4, #21
 8007b0a:	4584      	cmp	ip, r0
 8007b0c:	bf38      	it	cc
 8007b0e:	2304      	movcc	r3, #4
 8007b10:	50ca      	str	r2, [r1, r3]
 8007b12:	b10a      	cbz	r2, 8007b18 <__lshift+0xa4>
 8007b14:	f108 0602 	add.w	r6, r8, #2
 8007b18:	3e01      	subs	r6, #1
 8007b1a:	4638      	mov	r0, r7
 8007b1c:	612e      	str	r6, [r5, #16]
 8007b1e:	4621      	mov	r1, r4
 8007b20:	f7ff fdda 	bl	80076d8 <_Bfree>
 8007b24:	4628      	mov	r0, r5
 8007b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007b2e:	3301      	adds	r3, #1
 8007b30:	e7c5      	b.n	8007abe <__lshift+0x4a>
 8007b32:	3904      	subs	r1, #4
 8007b34:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b38:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b3c:	459c      	cmp	ip, r3
 8007b3e:	d8f9      	bhi.n	8007b34 <__lshift+0xc0>
 8007b40:	e7ea      	b.n	8007b18 <__lshift+0xa4>
 8007b42:	bf00      	nop
 8007b44:	0800894c 	.word	0x0800894c
 8007b48:	0800895d 	.word	0x0800895d

08007b4c <__mcmp>:
 8007b4c:	690a      	ldr	r2, [r1, #16]
 8007b4e:	4603      	mov	r3, r0
 8007b50:	6900      	ldr	r0, [r0, #16]
 8007b52:	1a80      	subs	r0, r0, r2
 8007b54:	b530      	push	{r4, r5, lr}
 8007b56:	d10e      	bne.n	8007b76 <__mcmp+0x2a>
 8007b58:	3314      	adds	r3, #20
 8007b5a:	3114      	adds	r1, #20
 8007b5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b6c:	4295      	cmp	r5, r2
 8007b6e:	d003      	beq.n	8007b78 <__mcmp+0x2c>
 8007b70:	d205      	bcs.n	8007b7e <__mcmp+0x32>
 8007b72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b76:	bd30      	pop	{r4, r5, pc}
 8007b78:	42a3      	cmp	r3, r4
 8007b7a:	d3f3      	bcc.n	8007b64 <__mcmp+0x18>
 8007b7c:	e7fb      	b.n	8007b76 <__mcmp+0x2a>
 8007b7e:	2001      	movs	r0, #1
 8007b80:	e7f9      	b.n	8007b76 <__mcmp+0x2a>
	...

08007b84 <__mdiff>:
 8007b84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b88:	4689      	mov	r9, r1
 8007b8a:	4606      	mov	r6, r0
 8007b8c:	4611      	mov	r1, r2
 8007b8e:	4648      	mov	r0, r9
 8007b90:	4614      	mov	r4, r2
 8007b92:	f7ff ffdb 	bl	8007b4c <__mcmp>
 8007b96:	1e05      	subs	r5, r0, #0
 8007b98:	d112      	bne.n	8007bc0 <__mdiff+0x3c>
 8007b9a:	4629      	mov	r1, r5
 8007b9c:	4630      	mov	r0, r6
 8007b9e:	f7ff fd5b 	bl	8007658 <_Balloc>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	b928      	cbnz	r0, 8007bb2 <__mdiff+0x2e>
 8007ba6:	4b3f      	ldr	r3, [pc, #252]	@ (8007ca4 <__mdiff+0x120>)
 8007ba8:	f240 2137 	movw	r1, #567	@ 0x237
 8007bac:	483e      	ldr	r0, [pc, #248]	@ (8007ca8 <__mdiff+0x124>)
 8007bae:	f000 fb11 	bl	80081d4 <__assert_func>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007bb8:	4610      	mov	r0, r2
 8007bba:	b003      	add	sp, #12
 8007bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc0:	bfbc      	itt	lt
 8007bc2:	464b      	movlt	r3, r9
 8007bc4:	46a1      	movlt	r9, r4
 8007bc6:	4630      	mov	r0, r6
 8007bc8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007bcc:	bfba      	itte	lt
 8007bce:	461c      	movlt	r4, r3
 8007bd0:	2501      	movlt	r5, #1
 8007bd2:	2500      	movge	r5, #0
 8007bd4:	f7ff fd40 	bl	8007658 <_Balloc>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	b918      	cbnz	r0, 8007be4 <__mdiff+0x60>
 8007bdc:	4b31      	ldr	r3, [pc, #196]	@ (8007ca4 <__mdiff+0x120>)
 8007bde:	f240 2145 	movw	r1, #581	@ 0x245
 8007be2:	e7e3      	b.n	8007bac <__mdiff+0x28>
 8007be4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007be8:	6926      	ldr	r6, [r4, #16]
 8007bea:	60c5      	str	r5, [r0, #12]
 8007bec:	f109 0310 	add.w	r3, r9, #16
 8007bf0:	f109 0514 	add.w	r5, r9, #20
 8007bf4:	f104 0e14 	add.w	lr, r4, #20
 8007bf8:	f100 0b14 	add.w	fp, r0, #20
 8007bfc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007c00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007c04:	9301      	str	r3, [sp, #4]
 8007c06:	46d9      	mov	r9, fp
 8007c08:	f04f 0c00 	mov.w	ip, #0
 8007c0c:	9b01      	ldr	r3, [sp, #4]
 8007c0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007c12:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007c16:	9301      	str	r3, [sp, #4]
 8007c18:	fa1f f38a 	uxth.w	r3, sl
 8007c1c:	4619      	mov	r1, r3
 8007c1e:	b283      	uxth	r3, r0
 8007c20:	1acb      	subs	r3, r1, r3
 8007c22:	0c00      	lsrs	r0, r0, #16
 8007c24:	4463      	add	r3, ip
 8007c26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007c2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007c34:	4576      	cmp	r6, lr
 8007c36:	f849 3b04 	str.w	r3, [r9], #4
 8007c3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c3e:	d8e5      	bhi.n	8007c0c <__mdiff+0x88>
 8007c40:	1b33      	subs	r3, r6, r4
 8007c42:	3b15      	subs	r3, #21
 8007c44:	f023 0303 	bic.w	r3, r3, #3
 8007c48:	3415      	adds	r4, #21
 8007c4a:	3304      	adds	r3, #4
 8007c4c:	42a6      	cmp	r6, r4
 8007c4e:	bf38      	it	cc
 8007c50:	2304      	movcc	r3, #4
 8007c52:	441d      	add	r5, r3
 8007c54:	445b      	add	r3, fp
 8007c56:	461e      	mov	r6, r3
 8007c58:	462c      	mov	r4, r5
 8007c5a:	4544      	cmp	r4, r8
 8007c5c:	d30e      	bcc.n	8007c7c <__mdiff+0xf8>
 8007c5e:	f108 0103 	add.w	r1, r8, #3
 8007c62:	1b49      	subs	r1, r1, r5
 8007c64:	f021 0103 	bic.w	r1, r1, #3
 8007c68:	3d03      	subs	r5, #3
 8007c6a:	45a8      	cmp	r8, r5
 8007c6c:	bf38      	it	cc
 8007c6e:	2100      	movcc	r1, #0
 8007c70:	440b      	add	r3, r1
 8007c72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c76:	b191      	cbz	r1, 8007c9e <__mdiff+0x11a>
 8007c78:	6117      	str	r7, [r2, #16]
 8007c7a:	e79d      	b.n	8007bb8 <__mdiff+0x34>
 8007c7c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c80:	46e6      	mov	lr, ip
 8007c82:	0c08      	lsrs	r0, r1, #16
 8007c84:	fa1c fc81 	uxtah	ip, ip, r1
 8007c88:	4471      	add	r1, lr
 8007c8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c8e:	b289      	uxth	r1, r1
 8007c90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c94:	f846 1b04 	str.w	r1, [r6], #4
 8007c98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c9c:	e7dd      	b.n	8007c5a <__mdiff+0xd6>
 8007c9e:	3f01      	subs	r7, #1
 8007ca0:	e7e7      	b.n	8007c72 <__mdiff+0xee>
 8007ca2:	bf00      	nop
 8007ca4:	0800894c 	.word	0x0800894c
 8007ca8:	0800895d 	.word	0x0800895d

08007cac <__d2b>:
 8007cac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007cb0:	460f      	mov	r7, r1
 8007cb2:	2101      	movs	r1, #1
 8007cb4:	ec59 8b10 	vmov	r8, r9, d0
 8007cb8:	4616      	mov	r6, r2
 8007cba:	f7ff fccd 	bl	8007658 <_Balloc>
 8007cbe:	4604      	mov	r4, r0
 8007cc0:	b930      	cbnz	r0, 8007cd0 <__d2b+0x24>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	4b23      	ldr	r3, [pc, #140]	@ (8007d54 <__d2b+0xa8>)
 8007cc6:	4824      	ldr	r0, [pc, #144]	@ (8007d58 <__d2b+0xac>)
 8007cc8:	f240 310f 	movw	r1, #783	@ 0x30f
 8007ccc:	f000 fa82 	bl	80081d4 <__assert_func>
 8007cd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007cd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cd8:	b10d      	cbz	r5, 8007cde <__d2b+0x32>
 8007cda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cde:	9301      	str	r3, [sp, #4]
 8007ce0:	f1b8 0300 	subs.w	r3, r8, #0
 8007ce4:	d023      	beq.n	8007d2e <__d2b+0x82>
 8007ce6:	4668      	mov	r0, sp
 8007ce8:	9300      	str	r3, [sp, #0]
 8007cea:	f7ff fd7c 	bl	80077e6 <__lo0bits>
 8007cee:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007cf2:	b1d0      	cbz	r0, 8007d2a <__d2b+0x7e>
 8007cf4:	f1c0 0320 	rsb	r3, r0, #32
 8007cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfc:	430b      	orrs	r3, r1
 8007cfe:	40c2      	lsrs	r2, r0
 8007d00:	6163      	str	r3, [r4, #20]
 8007d02:	9201      	str	r2, [sp, #4]
 8007d04:	9b01      	ldr	r3, [sp, #4]
 8007d06:	61a3      	str	r3, [r4, #24]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	bf0c      	ite	eq
 8007d0c:	2201      	moveq	r2, #1
 8007d0e:	2202      	movne	r2, #2
 8007d10:	6122      	str	r2, [r4, #16]
 8007d12:	b1a5      	cbz	r5, 8007d3e <__d2b+0x92>
 8007d14:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007d18:	4405      	add	r5, r0
 8007d1a:	603d      	str	r5, [r7, #0]
 8007d1c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007d20:	6030      	str	r0, [r6, #0]
 8007d22:	4620      	mov	r0, r4
 8007d24:	b003      	add	sp, #12
 8007d26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d2a:	6161      	str	r1, [r4, #20]
 8007d2c:	e7ea      	b.n	8007d04 <__d2b+0x58>
 8007d2e:	a801      	add	r0, sp, #4
 8007d30:	f7ff fd59 	bl	80077e6 <__lo0bits>
 8007d34:	9b01      	ldr	r3, [sp, #4]
 8007d36:	6163      	str	r3, [r4, #20]
 8007d38:	3020      	adds	r0, #32
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	e7e8      	b.n	8007d10 <__d2b+0x64>
 8007d3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007d46:	6038      	str	r0, [r7, #0]
 8007d48:	6918      	ldr	r0, [r3, #16]
 8007d4a:	f7ff fd2d 	bl	80077a8 <__hi0bits>
 8007d4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d52:	e7e5      	b.n	8007d20 <__d2b+0x74>
 8007d54:	0800894c 	.word	0x0800894c
 8007d58:	0800895d 	.word	0x0800895d

08007d5c <__ssputs_r>:
 8007d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d60:	688e      	ldr	r6, [r1, #8]
 8007d62:	461f      	mov	r7, r3
 8007d64:	42be      	cmp	r6, r7
 8007d66:	680b      	ldr	r3, [r1, #0]
 8007d68:	4682      	mov	sl, r0
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	4690      	mov	r8, r2
 8007d6e:	d82d      	bhi.n	8007dcc <__ssputs_r+0x70>
 8007d70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d78:	d026      	beq.n	8007dc8 <__ssputs_r+0x6c>
 8007d7a:	6965      	ldr	r5, [r4, #20]
 8007d7c:	6909      	ldr	r1, [r1, #16]
 8007d7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d82:	eba3 0901 	sub.w	r9, r3, r1
 8007d86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d8a:	1c7b      	adds	r3, r7, #1
 8007d8c:	444b      	add	r3, r9
 8007d8e:	106d      	asrs	r5, r5, #1
 8007d90:	429d      	cmp	r5, r3
 8007d92:	bf38      	it	cc
 8007d94:	461d      	movcc	r5, r3
 8007d96:	0553      	lsls	r3, r2, #21
 8007d98:	d527      	bpl.n	8007dea <__ssputs_r+0x8e>
 8007d9a:	4629      	mov	r1, r5
 8007d9c:	f7ff fbd0 	bl	8007540 <_malloc_r>
 8007da0:	4606      	mov	r6, r0
 8007da2:	b360      	cbz	r0, 8007dfe <__ssputs_r+0xa2>
 8007da4:	6921      	ldr	r1, [r4, #16]
 8007da6:	464a      	mov	r2, r9
 8007da8:	f000 fa06 	bl	80081b8 <memcpy>
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007db6:	81a3      	strh	r3, [r4, #12]
 8007db8:	6126      	str	r6, [r4, #16]
 8007dba:	6165      	str	r5, [r4, #20]
 8007dbc:	444e      	add	r6, r9
 8007dbe:	eba5 0509 	sub.w	r5, r5, r9
 8007dc2:	6026      	str	r6, [r4, #0]
 8007dc4:	60a5      	str	r5, [r4, #8]
 8007dc6:	463e      	mov	r6, r7
 8007dc8:	42be      	cmp	r6, r7
 8007dca:	d900      	bls.n	8007dce <__ssputs_r+0x72>
 8007dcc:	463e      	mov	r6, r7
 8007dce:	6820      	ldr	r0, [r4, #0]
 8007dd0:	4632      	mov	r2, r6
 8007dd2:	4641      	mov	r1, r8
 8007dd4:	f000 f9c6 	bl	8008164 <memmove>
 8007dd8:	68a3      	ldr	r3, [r4, #8]
 8007dda:	1b9b      	subs	r3, r3, r6
 8007ddc:	60a3      	str	r3, [r4, #8]
 8007dde:	6823      	ldr	r3, [r4, #0]
 8007de0:	4433      	add	r3, r6
 8007de2:	6023      	str	r3, [r4, #0]
 8007de4:	2000      	movs	r0, #0
 8007de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dea:	462a      	mov	r2, r5
 8007dec:	f000 fa36 	bl	800825c <_realloc_r>
 8007df0:	4606      	mov	r6, r0
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d1e0      	bne.n	8007db8 <__ssputs_r+0x5c>
 8007df6:	6921      	ldr	r1, [r4, #16]
 8007df8:	4650      	mov	r0, sl
 8007dfa:	f7ff fb2d 	bl	8007458 <_free_r>
 8007dfe:	230c      	movs	r3, #12
 8007e00:	f8ca 3000 	str.w	r3, [sl]
 8007e04:	89a3      	ldrh	r3, [r4, #12]
 8007e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e0a:	81a3      	strh	r3, [r4, #12]
 8007e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e10:	e7e9      	b.n	8007de6 <__ssputs_r+0x8a>
	...

08007e14 <_svfiprintf_r>:
 8007e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e18:	4698      	mov	r8, r3
 8007e1a:	898b      	ldrh	r3, [r1, #12]
 8007e1c:	061b      	lsls	r3, r3, #24
 8007e1e:	b09d      	sub	sp, #116	@ 0x74
 8007e20:	4607      	mov	r7, r0
 8007e22:	460d      	mov	r5, r1
 8007e24:	4614      	mov	r4, r2
 8007e26:	d510      	bpl.n	8007e4a <_svfiprintf_r+0x36>
 8007e28:	690b      	ldr	r3, [r1, #16]
 8007e2a:	b973      	cbnz	r3, 8007e4a <_svfiprintf_r+0x36>
 8007e2c:	2140      	movs	r1, #64	@ 0x40
 8007e2e:	f7ff fb87 	bl	8007540 <_malloc_r>
 8007e32:	6028      	str	r0, [r5, #0]
 8007e34:	6128      	str	r0, [r5, #16]
 8007e36:	b930      	cbnz	r0, 8007e46 <_svfiprintf_r+0x32>
 8007e38:	230c      	movs	r3, #12
 8007e3a:	603b      	str	r3, [r7, #0]
 8007e3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e40:	b01d      	add	sp, #116	@ 0x74
 8007e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e46:	2340      	movs	r3, #64	@ 0x40
 8007e48:	616b      	str	r3, [r5, #20]
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e4e:	2320      	movs	r3, #32
 8007e50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e54:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e58:	2330      	movs	r3, #48	@ 0x30
 8007e5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ff8 <_svfiprintf_r+0x1e4>
 8007e5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e62:	f04f 0901 	mov.w	r9, #1
 8007e66:	4623      	mov	r3, r4
 8007e68:	469a      	mov	sl, r3
 8007e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e6e:	b10a      	cbz	r2, 8007e74 <_svfiprintf_r+0x60>
 8007e70:	2a25      	cmp	r2, #37	@ 0x25
 8007e72:	d1f9      	bne.n	8007e68 <_svfiprintf_r+0x54>
 8007e74:	ebba 0b04 	subs.w	fp, sl, r4
 8007e78:	d00b      	beq.n	8007e92 <_svfiprintf_r+0x7e>
 8007e7a:	465b      	mov	r3, fp
 8007e7c:	4622      	mov	r2, r4
 8007e7e:	4629      	mov	r1, r5
 8007e80:	4638      	mov	r0, r7
 8007e82:	f7ff ff6b 	bl	8007d5c <__ssputs_r>
 8007e86:	3001      	adds	r0, #1
 8007e88:	f000 80a7 	beq.w	8007fda <_svfiprintf_r+0x1c6>
 8007e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e8e:	445a      	add	r2, fp
 8007e90:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e92:	f89a 3000 	ldrb.w	r3, [sl]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 809f 	beq.w	8007fda <_svfiprintf_r+0x1c6>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ea6:	f10a 0a01 	add.w	sl, sl, #1
 8007eaa:	9304      	str	r3, [sp, #16]
 8007eac:	9307      	str	r3, [sp, #28]
 8007eae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eb4:	4654      	mov	r4, sl
 8007eb6:	2205      	movs	r2, #5
 8007eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ebc:	484e      	ldr	r0, [pc, #312]	@ (8007ff8 <_svfiprintf_r+0x1e4>)
 8007ebe:	f7f8 f987 	bl	80001d0 <memchr>
 8007ec2:	9a04      	ldr	r2, [sp, #16]
 8007ec4:	b9d8      	cbnz	r0, 8007efe <_svfiprintf_r+0xea>
 8007ec6:	06d0      	lsls	r0, r2, #27
 8007ec8:	bf44      	itt	mi
 8007eca:	2320      	movmi	r3, #32
 8007ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ed0:	0711      	lsls	r1, r2, #28
 8007ed2:	bf44      	itt	mi
 8007ed4:	232b      	movmi	r3, #43	@ 0x2b
 8007ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007eda:	f89a 3000 	ldrb.w	r3, [sl]
 8007ede:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ee0:	d015      	beq.n	8007f0e <_svfiprintf_r+0xfa>
 8007ee2:	9a07      	ldr	r2, [sp, #28]
 8007ee4:	4654      	mov	r4, sl
 8007ee6:	2000      	movs	r0, #0
 8007ee8:	f04f 0c0a 	mov.w	ip, #10
 8007eec:	4621      	mov	r1, r4
 8007eee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ef2:	3b30      	subs	r3, #48	@ 0x30
 8007ef4:	2b09      	cmp	r3, #9
 8007ef6:	d94b      	bls.n	8007f90 <_svfiprintf_r+0x17c>
 8007ef8:	b1b0      	cbz	r0, 8007f28 <_svfiprintf_r+0x114>
 8007efa:	9207      	str	r2, [sp, #28]
 8007efc:	e014      	b.n	8007f28 <_svfiprintf_r+0x114>
 8007efe:	eba0 0308 	sub.w	r3, r0, r8
 8007f02:	fa09 f303 	lsl.w	r3, r9, r3
 8007f06:	4313      	orrs	r3, r2
 8007f08:	9304      	str	r3, [sp, #16]
 8007f0a:	46a2      	mov	sl, r4
 8007f0c:	e7d2      	b.n	8007eb4 <_svfiprintf_r+0xa0>
 8007f0e:	9b03      	ldr	r3, [sp, #12]
 8007f10:	1d19      	adds	r1, r3, #4
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	9103      	str	r1, [sp, #12]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	bfbb      	ittet	lt
 8007f1a:	425b      	neglt	r3, r3
 8007f1c:	f042 0202 	orrlt.w	r2, r2, #2
 8007f20:	9307      	strge	r3, [sp, #28]
 8007f22:	9307      	strlt	r3, [sp, #28]
 8007f24:	bfb8      	it	lt
 8007f26:	9204      	strlt	r2, [sp, #16]
 8007f28:	7823      	ldrb	r3, [r4, #0]
 8007f2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f2c:	d10a      	bne.n	8007f44 <_svfiprintf_r+0x130>
 8007f2e:	7863      	ldrb	r3, [r4, #1]
 8007f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f32:	d132      	bne.n	8007f9a <_svfiprintf_r+0x186>
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	1d1a      	adds	r2, r3, #4
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	9203      	str	r2, [sp, #12]
 8007f3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f40:	3402      	adds	r4, #2
 8007f42:	9305      	str	r3, [sp, #20]
 8007f44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008008 <_svfiprintf_r+0x1f4>
 8007f48:	7821      	ldrb	r1, [r4, #0]
 8007f4a:	2203      	movs	r2, #3
 8007f4c:	4650      	mov	r0, sl
 8007f4e:	f7f8 f93f 	bl	80001d0 <memchr>
 8007f52:	b138      	cbz	r0, 8007f64 <_svfiprintf_r+0x150>
 8007f54:	9b04      	ldr	r3, [sp, #16]
 8007f56:	eba0 000a 	sub.w	r0, r0, sl
 8007f5a:	2240      	movs	r2, #64	@ 0x40
 8007f5c:	4082      	lsls	r2, r0
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	3401      	adds	r4, #1
 8007f62:	9304      	str	r3, [sp, #16]
 8007f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f68:	4824      	ldr	r0, [pc, #144]	@ (8007ffc <_svfiprintf_r+0x1e8>)
 8007f6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f6e:	2206      	movs	r2, #6
 8007f70:	f7f8 f92e 	bl	80001d0 <memchr>
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d036      	beq.n	8007fe6 <_svfiprintf_r+0x1d2>
 8007f78:	4b21      	ldr	r3, [pc, #132]	@ (8008000 <_svfiprintf_r+0x1ec>)
 8007f7a:	bb1b      	cbnz	r3, 8007fc4 <_svfiprintf_r+0x1b0>
 8007f7c:	9b03      	ldr	r3, [sp, #12]
 8007f7e:	3307      	adds	r3, #7
 8007f80:	f023 0307 	bic.w	r3, r3, #7
 8007f84:	3308      	adds	r3, #8
 8007f86:	9303      	str	r3, [sp, #12]
 8007f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8a:	4433      	add	r3, r6
 8007f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f8e:	e76a      	b.n	8007e66 <_svfiprintf_r+0x52>
 8007f90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f94:	460c      	mov	r4, r1
 8007f96:	2001      	movs	r0, #1
 8007f98:	e7a8      	b.n	8007eec <_svfiprintf_r+0xd8>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	3401      	adds	r4, #1
 8007f9e:	9305      	str	r3, [sp, #20]
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	f04f 0c0a 	mov.w	ip, #10
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fac:	3a30      	subs	r2, #48	@ 0x30
 8007fae:	2a09      	cmp	r2, #9
 8007fb0:	d903      	bls.n	8007fba <_svfiprintf_r+0x1a6>
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d0c6      	beq.n	8007f44 <_svfiprintf_r+0x130>
 8007fb6:	9105      	str	r1, [sp, #20]
 8007fb8:	e7c4      	b.n	8007f44 <_svfiprintf_r+0x130>
 8007fba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e7f0      	b.n	8007fa6 <_svfiprintf_r+0x192>
 8007fc4:	ab03      	add	r3, sp, #12
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	462a      	mov	r2, r5
 8007fca:	4b0e      	ldr	r3, [pc, #56]	@ (8008004 <_svfiprintf_r+0x1f0>)
 8007fcc:	a904      	add	r1, sp, #16
 8007fce:	4638      	mov	r0, r7
 8007fd0:	f7fd fe98 	bl	8005d04 <_printf_float>
 8007fd4:	1c42      	adds	r2, r0, #1
 8007fd6:	4606      	mov	r6, r0
 8007fd8:	d1d6      	bne.n	8007f88 <_svfiprintf_r+0x174>
 8007fda:	89ab      	ldrh	r3, [r5, #12]
 8007fdc:	065b      	lsls	r3, r3, #25
 8007fde:	f53f af2d 	bmi.w	8007e3c <_svfiprintf_r+0x28>
 8007fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fe4:	e72c      	b.n	8007e40 <_svfiprintf_r+0x2c>
 8007fe6:	ab03      	add	r3, sp, #12
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	462a      	mov	r2, r5
 8007fec:	4b05      	ldr	r3, [pc, #20]	@ (8008004 <_svfiprintf_r+0x1f0>)
 8007fee:	a904      	add	r1, sp, #16
 8007ff0:	4638      	mov	r0, r7
 8007ff2:	f7fe f91f 	bl	8006234 <_printf_i>
 8007ff6:	e7ed      	b.n	8007fd4 <_svfiprintf_r+0x1c0>
 8007ff8:	08008ab8 	.word	0x08008ab8
 8007ffc:	08008ac2 	.word	0x08008ac2
 8008000:	08005d05 	.word	0x08005d05
 8008004:	08007d5d 	.word	0x08007d5d
 8008008:	08008abe 	.word	0x08008abe

0800800c <__sflush_r>:
 800800c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008014:	0716      	lsls	r6, r2, #28
 8008016:	4605      	mov	r5, r0
 8008018:	460c      	mov	r4, r1
 800801a:	d454      	bmi.n	80080c6 <__sflush_r+0xba>
 800801c:	684b      	ldr	r3, [r1, #4]
 800801e:	2b00      	cmp	r3, #0
 8008020:	dc02      	bgt.n	8008028 <__sflush_r+0x1c>
 8008022:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008024:	2b00      	cmp	r3, #0
 8008026:	dd48      	ble.n	80080ba <__sflush_r+0xae>
 8008028:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800802a:	2e00      	cmp	r6, #0
 800802c:	d045      	beq.n	80080ba <__sflush_r+0xae>
 800802e:	2300      	movs	r3, #0
 8008030:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008034:	682f      	ldr	r7, [r5, #0]
 8008036:	6a21      	ldr	r1, [r4, #32]
 8008038:	602b      	str	r3, [r5, #0]
 800803a:	d030      	beq.n	800809e <__sflush_r+0x92>
 800803c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800803e:	89a3      	ldrh	r3, [r4, #12]
 8008040:	0759      	lsls	r1, r3, #29
 8008042:	d505      	bpl.n	8008050 <__sflush_r+0x44>
 8008044:	6863      	ldr	r3, [r4, #4]
 8008046:	1ad2      	subs	r2, r2, r3
 8008048:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800804a:	b10b      	cbz	r3, 8008050 <__sflush_r+0x44>
 800804c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800804e:	1ad2      	subs	r2, r2, r3
 8008050:	2300      	movs	r3, #0
 8008052:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008054:	6a21      	ldr	r1, [r4, #32]
 8008056:	4628      	mov	r0, r5
 8008058:	47b0      	blx	r6
 800805a:	1c43      	adds	r3, r0, #1
 800805c:	89a3      	ldrh	r3, [r4, #12]
 800805e:	d106      	bne.n	800806e <__sflush_r+0x62>
 8008060:	6829      	ldr	r1, [r5, #0]
 8008062:	291d      	cmp	r1, #29
 8008064:	d82b      	bhi.n	80080be <__sflush_r+0xb2>
 8008066:	4a2a      	ldr	r2, [pc, #168]	@ (8008110 <__sflush_r+0x104>)
 8008068:	410a      	asrs	r2, r1
 800806a:	07d6      	lsls	r6, r2, #31
 800806c:	d427      	bmi.n	80080be <__sflush_r+0xb2>
 800806e:	2200      	movs	r2, #0
 8008070:	6062      	str	r2, [r4, #4]
 8008072:	04d9      	lsls	r1, r3, #19
 8008074:	6922      	ldr	r2, [r4, #16]
 8008076:	6022      	str	r2, [r4, #0]
 8008078:	d504      	bpl.n	8008084 <__sflush_r+0x78>
 800807a:	1c42      	adds	r2, r0, #1
 800807c:	d101      	bne.n	8008082 <__sflush_r+0x76>
 800807e:	682b      	ldr	r3, [r5, #0]
 8008080:	b903      	cbnz	r3, 8008084 <__sflush_r+0x78>
 8008082:	6560      	str	r0, [r4, #84]	@ 0x54
 8008084:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008086:	602f      	str	r7, [r5, #0]
 8008088:	b1b9      	cbz	r1, 80080ba <__sflush_r+0xae>
 800808a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800808e:	4299      	cmp	r1, r3
 8008090:	d002      	beq.n	8008098 <__sflush_r+0x8c>
 8008092:	4628      	mov	r0, r5
 8008094:	f7ff f9e0 	bl	8007458 <_free_r>
 8008098:	2300      	movs	r3, #0
 800809a:	6363      	str	r3, [r4, #52]	@ 0x34
 800809c:	e00d      	b.n	80080ba <__sflush_r+0xae>
 800809e:	2301      	movs	r3, #1
 80080a0:	4628      	mov	r0, r5
 80080a2:	47b0      	blx	r6
 80080a4:	4602      	mov	r2, r0
 80080a6:	1c50      	adds	r0, r2, #1
 80080a8:	d1c9      	bne.n	800803e <__sflush_r+0x32>
 80080aa:	682b      	ldr	r3, [r5, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d0c6      	beq.n	800803e <__sflush_r+0x32>
 80080b0:	2b1d      	cmp	r3, #29
 80080b2:	d001      	beq.n	80080b8 <__sflush_r+0xac>
 80080b4:	2b16      	cmp	r3, #22
 80080b6:	d11e      	bne.n	80080f6 <__sflush_r+0xea>
 80080b8:	602f      	str	r7, [r5, #0]
 80080ba:	2000      	movs	r0, #0
 80080bc:	e022      	b.n	8008104 <__sflush_r+0xf8>
 80080be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080c2:	b21b      	sxth	r3, r3
 80080c4:	e01b      	b.n	80080fe <__sflush_r+0xf2>
 80080c6:	690f      	ldr	r7, [r1, #16]
 80080c8:	2f00      	cmp	r7, #0
 80080ca:	d0f6      	beq.n	80080ba <__sflush_r+0xae>
 80080cc:	0793      	lsls	r3, r2, #30
 80080ce:	680e      	ldr	r6, [r1, #0]
 80080d0:	bf08      	it	eq
 80080d2:	694b      	ldreq	r3, [r1, #20]
 80080d4:	600f      	str	r7, [r1, #0]
 80080d6:	bf18      	it	ne
 80080d8:	2300      	movne	r3, #0
 80080da:	eba6 0807 	sub.w	r8, r6, r7
 80080de:	608b      	str	r3, [r1, #8]
 80080e0:	f1b8 0f00 	cmp.w	r8, #0
 80080e4:	dde9      	ble.n	80080ba <__sflush_r+0xae>
 80080e6:	6a21      	ldr	r1, [r4, #32]
 80080e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80080ea:	4643      	mov	r3, r8
 80080ec:	463a      	mov	r2, r7
 80080ee:	4628      	mov	r0, r5
 80080f0:	47b0      	blx	r6
 80080f2:	2800      	cmp	r0, #0
 80080f4:	dc08      	bgt.n	8008108 <__sflush_r+0xfc>
 80080f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080fe:	81a3      	strh	r3, [r4, #12]
 8008100:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008108:	4407      	add	r7, r0
 800810a:	eba8 0800 	sub.w	r8, r8, r0
 800810e:	e7e7      	b.n	80080e0 <__sflush_r+0xd4>
 8008110:	dfbffffe 	.word	0xdfbffffe

08008114 <_fflush_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	690b      	ldr	r3, [r1, #16]
 8008118:	4605      	mov	r5, r0
 800811a:	460c      	mov	r4, r1
 800811c:	b913      	cbnz	r3, 8008124 <_fflush_r+0x10>
 800811e:	2500      	movs	r5, #0
 8008120:	4628      	mov	r0, r5
 8008122:	bd38      	pop	{r3, r4, r5, pc}
 8008124:	b118      	cbz	r0, 800812e <_fflush_r+0x1a>
 8008126:	6a03      	ldr	r3, [r0, #32]
 8008128:	b90b      	cbnz	r3, 800812e <_fflush_r+0x1a>
 800812a:	f7fe fa2f 	bl	800658c <__sinit>
 800812e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d0f3      	beq.n	800811e <_fflush_r+0xa>
 8008136:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008138:	07d0      	lsls	r0, r2, #31
 800813a:	d404      	bmi.n	8008146 <_fflush_r+0x32>
 800813c:	0599      	lsls	r1, r3, #22
 800813e:	d402      	bmi.n	8008146 <_fflush_r+0x32>
 8008140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008142:	f7fe fb3a 	bl	80067ba <__retarget_lock_acquire_recursive>
 8008146:	4628      	mov	r0, r5
 8008148:	4621      	mov	r1, r4
 800814a:	f7ff ff5f 	bl	800800c <__sflush_r>
 800814e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008150:	07da      	lsls	r2, r3, #31
 8008152:	4605      	mov	r5, r0
 8008154:	d4e4      	bmi.n	8008120 <_fflush_r+0xc>
 8008156:	89a3      	ldrh	r3, [r4, #12]
 8008158:	059b      	lsls	r3, r3, #22
 800815a:	d4e1      	bmi.n	8008120 <_fflush_r+0xc>
 800815c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800815e:	f7fe fb2d 	bl	80067bc <__retarget_lock_release_recursive>
 8008162:	e7dd      	b.n	8008120 <_fflush_r+0xc>

08008164 <memmove>:
 8008164:	4288      	cmp	r0, r1
 8008166:	b510      	push	{r4, lr}
 8008168:	eb01 0402 	add.w	r4, r1, r2
 800816c:	d902      	bls.n	8008174 <memmove+0x10>
 800816e:	4284      	cmp	r4, r0
 8008170:	4623      	mov	r3, r4
 8008172:	d807      	bhi.n	8008184 <memmove+0x20>
 8008174:	1e43      	subs	r3, r0, #1
 8008176:	42a1      	cmp	r1, r4
 8008178:	d008      	beq.n	800818c <memmove+0x28>
 800817a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800817e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008182:	e7f8      	b.n	8008176 <memmove+0x12>
 8008184:	4402      	add	r2, r0
 8008186:	4601      	mov	r1, r0
 8008188:	428a      	cmp	r2, r1
 800818a:	d100      	bne.n	800818e <memmove+0x2a>
 800818c:	bd10      	pop	{r4, pc}
 800818e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008192:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008196:	e7f7      	b.n	8008188 <memmove+0x24>

08008198 <_sbrk_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	4d06      	ldr	r5, [pc, #24]	@ (80081b4 <_sbrk_r+0x1c>)
 800819c:	2300      	movs	r3, #0
 800819e:	4604      	mov	r4, r0
 80081a0:	4608      	mov	r0, r1
 80081a2:	602b      	str	r3, [r5, #0]
 80081a4:	f7fa f8d8 	bl	8002358 <_sbrk>
 80081a8:	1c43      	adds	r3, r0, #1
 80081aa:	d102      	bne.n	80081b2 <_sbrk_r+0x1a>
 80081ac:	682b      	ldr	r3, [r5, #0]
 80081ae:	b103      	cbz	r3, 80081b2 <_sbrk_r+0x1a>
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	bd38      	pop	{r3, r4, r5, pc}
 80081b4:	200004dc 	.word	0x200004dc

080081b8 <memcpy>:
 80081b8:	440a      	add	r2, r1
 80081ba:	4291      	cmp	r1, r2
 80081bc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80081c0:	d100      	bne.n	80081c4 <memcpy+0xc>
 80081c2:	4770      	bx	lr
 80081c4:	b510      	push	{r4, lr}
 80081c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081ce:	4291      	cmp	r1, r2
 80081d0:	d1f9      	bne.n	80081c6 <memcpy+0xe>
 80081d2:	bd10      	pop	{r4, pc}

080081d4 <__assert_func>:
 80081d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081d6:	4614      	mov	r4, r2
 80081d8:	461a      	mov	r2, r3
 80081da:	4b09      	ldr	r3, [pc, #36]	@ (8008200 <__assert_func+0x2c>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4605      	mov	r5, r0
 80081e0:	68d8      	ldr	r0, [r3, #12]
 80081e2:	b954      	cbnz	r4, 80081fa <__assert_func+0x26>
 80081e4:	4b07      	ldr	r3, [pc, #28]	@ (8008204 <__assert_func+0x30>)
 80081e6:	461c      	mov	r4, r3
 80081e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081ec:	9100      	str	r1, [sp, #0]
 80081ee:	462b      	mov	r3, r5
 80081f0:	4905      	ldr	r1, [pc, #20]	@ (8008208 <__assert_func+0x34>)
 80081f2:	f000 f86f 	bl	80082d4 <fiprintf>
 80081f6:	f000 f87f 	bl	80082f8 <abort>
 80081fa:	4b04      	ldr	r3, [pc, #16]	@ (800820c <__assert_func+0x38>)
 80081fc:	e7f4      	b.n	80081e8 <__assert_func+0x14>
 80081fe:	bf00      	nop
 8008200:	20000024 	.word	0x20000024
 8008204:	08008b0e 	.word	0x08008b0e
 8008208:	08008ae0 	.word	0x08008ae0
 800820c:	08008ad3 	.word	0x08008ad3

08008210 <_calloc_r>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	fba1 5402 	umull	r5, r4, r1, r2
 8008216:	b93c      	cbnz	r4, 8008228 <_calloc_r+0x18>
 8008218:	4629      	mov	r1, r5
 800821a:	f7ff f991 	bl	8007540 <_malloc_r>
 800821e:	4606      	mov	r6, r0
 8008220:	b928      	cbnz	r0, 800822e <_calloc_r+0x1e>
 8008222:	2600      	movs	r6, #0
 8008224:	4630      	mov	r0, r6
 8008226:	bd70      	pop	{r4, r5, r6, pc}
 8008228:	220c      	movs	r2, #12
 800822a:	6002      	str	r2, [r0, #0]
 800822c:	e7f9      	b.n	8008222 <_calloc_r+0x12>
 800822e:	462a      	mov	r2, r5
 8008230:	4621      	mov	r1, r4
 8008232:	f7fe fa44 	bl	80066be <memset>
 8008236:	e7f5      	b.n	8008224 <_calloc_r+0x14>

08008238 <__ascii_mbtowc>:
 8008238:	b082      	sub	sp, #8
 800823a:	b901      	cbnz	r1, 800823e <__ascii_mbtowc+0x6>
 800823c:	a901      	add	r1, sp, #4
 800823e:	b142      	cbz	r2, 8008252 <__ascii_mbtowc+0x1a>
 8008240:	b14b      	cbz	r3, 8008256 <__ascii_mbtowc+0x1e>
 8008242:	7813      	ldrb	r3, [r2, #0]
 8008244:	600b      	str	r3, [r1, #0]
 8008246:	7812      	ldrb	r2, [r2, #0]
 8008248:	1e10      	subs	r0, r2, #0
 800824a:	bf18      	it	ne
 800824c:	2001      	movne	r0, #1
 800824e:	b002      	add	sp, #8
 8008250:	4770      	bx	lr
 8008252:	4610      	mov	r0, r2
 8008254:	e7fb      	b.n	800824e <__ascii_mbtowc+0x16>
 8008256:	f06f 0001 	mvn.w	r0, #1
 800825a:	e7f8      	b.n	800824e <__ascii_mbtowc+0x16>

0800825c <_realloc_r>:
 800825c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008260:	4680      	mov	r8, r0
 8008262:	4615      	mov	r5, r2
 8008264:	460c      	mov	r4, r1
 8008266:	b921      	cbnz	r1, 8008272 <_realloc_r+0x16>
 8008268:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800826c:	4611      	mov	r1, r2
 800826e:	f7ff b967 	b.w	8007540 <_malloc_r>
 8008272:	b92a      	cbnz	r2, 8008280 <_realloc_r+0x24>
 8008274:	f7ff f8f0 	bl	8007458 <_free_r>
 8008278:	2400      	movs	r4, #0
 800827a:	4620      	mov	r0, r4
 800827c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008280:	f000 f841 	bl	8008306 <_malloc_usable_size_r>
 8008284:	4285      	cmp	r5, r0
 8008286:	4606      	mov	r6, r0
 8008288:	d802      	bhi.n	8008290 <_realloc_r+0x34>
 800828a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800828e:	d8f4      	bhi.n	800827a <_realloc_r+0x1e>
 8008290:	4629      	mov	r1, r5
 8008292:	4640      	mov	r0, r8
 8008294:	f7ff f954 	bl	8007540 <_malloc_r>
 8008298:	4607      	mov	r7, r0
 800829a:	2800      	cmp	r0, #0
 800829c:	d0ec      	beq.n	8008278 <_realloc_r+0x1c>
 800829e:	42b5      	cmp	r5, r6
 80082a0:	462a      	mov	r2, r5
 80082a2:	4621      	mov	r1, r4
 80082a4:	bf28      	it	cs
 80082a6:	4632      	movcs	r2, r6
 80082a8:	f7ff ff86 	bl	80081b8 <memcpy>
 80082ac:	4621      	mov	r1, r4
 80082ae:	4640      	mov	r0, r8
 80082b0:	f7ff f8d2 	bl	8007458 <_free_r>
 80082b4:	463c      	mov	r4, r7
 80082b6:	e7e0      	b.n	800827a <_realloc_r+0x1e>

080082b8 <__ascii_wctomb>:
 80082b8:	4603      	mov	r3, r0
 80082ba:	4608      	mov	r0, r1
 80082bc:	b141      	cbz	r1, 80082d0 <__ascii_wctomb+0x18>
 80082be:	2aff      	cmp	r2, #255	@ 0xff
 80082c0:	d904      	bls.n	80082cc <__ascii_wctomb+0x14>
 80082c2:	228a      	movs	r2, #138	@ 0x8a
 80082c4:	601a      	str	r2, [r3, #0]
 80082c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082ca:	4770      	bx	lr
 80082cc:	700a      	strb	r2, [r1, #0]
 80082ce:	2001      	movs	r0, #1
 80082d0:	4770      	bx	lr
	...

080082d4 <fiprintf>:
 80082d4:	b40e      	push	{r1, r2, r3}
 80082d6:	b503      	push	{r0, r1, lr}
 80082d8:	4601      	mov	r1, r0
 80082da:	ab03      	add	r3, sp, #12
 80082dc:	4805      	ldr	r0, [pc, #20]	@ (80082f4 <fiprintf+0x20>)
 80082de:	f853 2b04 	ldr.w	r2, [r3], #4
 80082e2:	6800      	ldr	r0, [r0, #0]
 80082e4:	9301      	str	r3, [sp, #4]
 80082e6:	f000 f83f 	bl	8008368 <_vfiprintf_r>
 80082ea:	b002      	add	sp, #8
 80082ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80082f0:	b003      	add	sp, #12
 80082f2:	4770      	bx	lr
 80082f4:	20000024 	.word	0x20000024

080082f8 <abort>:
 80082f8:	b508      	push	{r3, lr}
 80082fa:	2006      	movs	r0, #6
 80082fc:	f000 fa08 	bl	8008710 <raise>
 8008300:	2001      	movs	r0, #1
 8008302:	f7f9 ffb1 	bl	8002268 <_exit>

08008306 <_malloc_usable_size_r>:
 8008306:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800830a:	1f18      	subs	r0, r3, #4
 800830c:	2b00      	cmp	r3, #0
 800830e:	bfbc      	itt	lt
 8008310:	580b      	ldrlt	r3, [r1, r0]
 8008312:	18c0      	addlt	r0, r0, r3
 8008314:	4770      	bx	lr

08008316 <__sfputc_r>:
 8008316:	6893      	ldr	r3, [r2, #8]
 8008318:	3b01      	subs	r3, #1
 800831a:	2b00      	cmp	r3, #0
 800831c:	b410      	push	{r4}
 800831e:	6093      	str	r3, [r2, #8]
 8008320:	da08      	bge.n	8008334 <__sfputc_r+0x1e>
 8008322:	6994      	ldr	r4, [r2, #24]
 8008324:	42a3      	cmp	r3, r4
 8008326:	db01      	blt.n	800832c <__sfputc_r+0x16>
 8008328:	290a      	cmp	r1, #10
 800832a:	d103      	bne.n	8008334 <__sfputc_r+0x1e>
 800832c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008330:	f000 b932 	b.w	8008598 <__swbuf_r>
 8008334:	6813      	ldr	r3, [r2, #0]
 8008336:	1c58      	adds	r0, r3, #1
 8008338:	6010      	str	r0, [r2, #0]
 800833a:	7019      	strb	r1, [r3, #0]
 800833c:	4608      	mov	r0, r1
 800833e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008342:	4770      	bx	lr

08008344 <__sfputs_r>:
 8008344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008346:	4606      	mov	r6, r0
 8008348:	460f      	mov	r7, r1
 800834a:	4614      	mov	r4, r2
 800834c:	18d5      	adds	r5, r2, r3
 800834e:	42ac      	cmp	r4, r5
 8008350:	d101      	bne.n	8008356 <__sfputs_r+0x12>
 8008352:	2000      	movs	r0, #0
 8008354:	e007      	b.n	8008366 <__sfputs_r+0x22>
 8008356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800835a:	463a      	mov	r2, r7
 800835c:	4630      	mov	r0, r6
 800835e:	f7ff ffda 	bl	8008316 <__sfputc_r>
 8008362:	1c43      	adds	r3, r0, #1
 8008364:	d1f3      	bne.n	800834e <__sfputs_r+0xa>
 8008366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008368 <_vfiprintf_r>:
 8008368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800836c:	460d      	mov	r5, r1
 800836e:	b09d      	sub	sp, #116	@ 0x74
 8008370:	4614      	mov	r4, r2
 8008372:	4698      	mov	r8, r3
 8008374:	4606      	mov	r6, r0
 8008376:	b118      	cbz	r0, 8008380 <_vfiprintf_r+0x18>
 8008378:	6a03      	ldr	r3, [r0, #32]
 800837a:	b90b      	cbnz	r3, 8008380 <_vfiprintf_r+0x18>
 800837c:	f7fe f906 	bl	800658c <__sinit>
 8008380:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008382:	07d9      	lsls	r1, r3, #31
 8008384:	d405      	bmi.n	8008392 <_vfiprintf_r+0x2a>
 8008386:	89ab      	ldrh	r3, [r5, #12]
 8008388:	059a      	lsls	r2, r3, #22
 800838a:	d402      	bmi.n	8008392 <_vfiprintf_r+0x2a>
 800838c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800838e:	f7fe fa14 	bl	80067ba <__retarget_lock_acquire_recursive>
 8008392:	89ab      	ldrh	r3, [r5, #12]
 8008394:	071b      	lsls	r3, r3, #28
 8008396:	d501      	bpl.n	800839c <_vfiprintf_r+0x34>
 8008398:	692b      	ldr	r3, [r5, #16]
 800839a:	b99b      	cbnz	r3, 80083c4 <_vfiprintf_r+0x5c>
 800839c:	4629      	mov	r1, r5
 800839e:	4630      	mov	r0, r6
 80083a0:	f000 f938 	bl	8008614 <__swsetup_r>
 80083a4:	b170      	cbz	r0, 80083c4 <_vfiprintf_r+0x5c>
 80083a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083a8:	07dc      	lsls	r4, r3, #31
 80083aa:	d504      	bpl.n	80083b6 <_vfiprintf_r+0x4e>
 80083ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083b0:	b01d      	add	sp, #116	@ 0x74
 80083b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b6:	89ab      	ldrh	r3, [r5, #12]
 80083b8:	0598      	lsls	r0, r3, #22
 80083ba:	d4f7      	bmi.n	80083ac <_vfiprintf_r+0x44>
 80083bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083be:	f7fe f9fd 	bl	80067bc <__retarget_lock_release_recursive>
 80083c2:	e7f3      	b.n	80083ac <_vfiprintf_r+0x44>
 80083c4:	2300      	movs	r3, #0
 80083c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80083c8:	2320      	movs	r3, #32
 80083ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80083d2:	2330      	movs	r3, #48	@ 0x30
 80083d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008584 <_vfiprintf_r+0x21c>
 80083d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083dc:	f04f 0901 	mov.w	r9, #1
 80083e0:	4623      	mov	r3, r4
 80083e2:	469a      	mov	sl, r3
 80083e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083e8:	b10a      	cbz	r2, 80083ee <_vfiprintf_r+0x86>
 80083ea:	2a25      	cmp	r2, #37	@ 0x25
 80083ec:	d1f9      	bne.n	80083e2 <_vfiprintf_r+0x7a>
 80083ee:	ebba 0b04 	subs.w	fp, sl, r4
 80083f2:	d00b      	beq.n	800840c <_vfiprintf_r+0xa4>
 80083f4:	465b      	mov	r3, fp
 80083f6:	4622      	mov	r2, r4
 80083f8:	4629      	mov	r1, r5
 80083fa:	4630      	mov	r0, r6
 80083fc:	f7ff ffa2 	bl	8008344 <__sfputs_r>
 8008400:	3001      	adds	r0, #1
 8008402:	f000 80a7 	beq.w	8008554 <_vfiprintf_r+0x1ec>
 8008406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008408:	445a      	add	r2, fp
 800840a:	9209      	str	r2, [sp, #36]	@ 0x24
 800840c:	f89a 3000 	ldrb.w	r3, [sl]
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 809f 	beq.w	8008554 <_vfiprintf_r+0x1ec>
 8008416:	2300      	movs	r3, #0
 8008418:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800841c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008420:	f10a 0a01 	add.w	sl, sl, #1
 8008424:	9304      	str	r3, [sp, #16]
 8008426:	9307      	str	r3, [sp, #28]
 8008428:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800842c:	931a      	str	r3, [sp, #104]	@ 0x68
 800842e:	4654      	mov	r4, sl
 8008430:	2205      	movs	r2, #5
 8008432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008436:	4853      	ldr	r0, [pc, #332]	@ (8008584 <_vfiprintf_r+0x21c>)
 8008438:	f7f7 feca 	bl	80001d0 <memchr>
 800843c:	9a04      	ldr	r2, [sp, #16]
 800843e:	b9d8      	cbnz	r0, 8008478 <_vfiprintf_r+0x110>
 8008440:	06d1      	lsls	r1, r2, #27
 8008442:	bf44      	itt	mi
 8008444:	2320      	movmi	r3, #32
 8008446:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800844a:	0713      	lsls	r3, r2, #28
 800844c:	bf44      	itt	mi
 800844e:	232b      	movmi	r3, #43	@ 0x2b
 8008450:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008454:	f89a 3000 	ldrb.w	r3, [sl]
 8008458:	2b2a      	cmp	r3, #42	@ 0x2a
 800845a:	d015      	beq.n	8008488 <_vfiprintf_r+0x120>
 800845c:	9a07      	ldr	r2, [sp, #28]
 800845e:	4654      	mov	r4, sl
 8008460:	2000      	movs	r0, #0
 8008462:	f04f 0c0a 	mov.w	ip, #10
 8008466:	4621      	mov	r1, r4
 8008468:	f811 3b01 	ldrb.w	r3, [r1], #1
 800846c:	3b30      	subs	r3, #48	@ 0x30
 800846e:	2b09      	cmp	r3, #9
 8008470:	d94b      	bls.n	800850a <_vfiprintf_r+0x1a2>
 8008472:	b1b0      	cbz	r0, 80084a2 <_vfiprintf_r+0x13a>
 8008474:	9207      	str	r2, [sp, #28]
 8008476:	e014      	b.n	80084a2 <_vfiprintf_r+0x13a>
 8008478:	eba0 0308 	sub.w	r3, r0, r8
 800847c:	fa09 f303 	lsl.w	r3, r9, r3
 8008480:	4313      	orrs	r3, r2
 8008482:	9304      	str	r3, [sp, #16]
 8008484:	46a2      	mov	sl, r4
 8008486:	e7d2      	b.n	800842e <_vfiprintf_r+0xc6>
 8008488:	9b03      	ldr	r3, [sp, #12]
 800848a:	1d19      	adds	r1, r3, #4
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	9103      	str	r1, [sp, #12]
 8008490:	2b00      	cmp	r3, #0
 8008492:	bfbb      	ittet	lt
 8008494:	425b      	neglt	r3, r3
 8008496:	f042 0202 	orrlt.w	r2, r2, #2
 800849a:	9307      	strge	r3, [sp, #28]
 800849c:	9307      	strlt	r3, [sp, #28]
 800849e:	bfb8      	it	lt
 80084a0:	9204      	strlt	r2, [sp, #16]
 80084a2:	7823      	ldrb	r3, [r4, #0]
 80084a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80084a6:	d10a      	bne.n	80084be <_vfiprintf_r+0x156>
 80084a8:	7863      	ldrb	r3, [r4, #1]
 80084aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80084ac:	d132      	bne.n	8008514 <_vfiprintf_r+0x1ac>
 80084ae:	9b03      	ldr	r3, [sp, #12]
 80084b0:	1d1a      	adds	r2, r3, #4
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	9203      	str	r2, [sp, #12]
 80084b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084ba:	3402      	adds	r4, #2
 80084bc:	9305      	str	r3, [sp, #20]
 80084be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008594 <_vfiprintf_r+0x22c>
 80084c2:	7821      	ldrb	r1, [r4, #0]
 80084c4:	2203      	movs	r2, #3
 80084c6:	4650      	mov	r0, sl
 80084c8:	f7f7 fe82 	bl	80001d0 <memchr>
 80084cc:	b138      	cbz	r0, 80084de <_vfiprintf_r+0x176>
 80084ce:	9b04      	ldr	r3, [sp, #16]
 80084d0:	eba0 000a 	sub.w	r0, r0, sl
 80084d4:	2240      	movs	r2, #64	@ 0x40
 80084d6:	4082      	lsls	r2, r0
 80084d8:	4313      	orrs	r3, r2
 80084da:	3401      	adds	r4, #1
 80084dc:	9304      	str	r3, [sp, #16]
 80084de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084e2:	4829      	ldr	r0, [pc, #164]	@ (8008588 <_vfiprintf_r+0x220>)
 80084e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084e8:	2206      	movs	r2, #6
 80084ea:	f7f7 fe71 	bl	80001d0 <memchr>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	d03f      	beq.n	8008572 <_vfiprintf_r+0x20a>
 80084f2:	4b26      	ldr	r3, [pc, #152]	@ (800858c <_vfiprintf_r+0x224>)
 80084f4:	bb1b      	cbnz	r3, 800853e <_vfiprintf_r+0x1d6>
 80084f6:	9b03      	ldr	r3, [sp, #12]
 80084f8:	3307      	adds	r3, #7
 80084fa:	f023 0307 	bic.w	r3, r3, #7
 80084fe:	3308      	adds	r3, #8
 8008500:	9303      	str	r3, [sp, #12]
 8008502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008504:	443b      	add	r3, r7
 8008506:	9309      	str	r3, [sp, #36]	@ 0x24
 8008508:	e76a      	b.n	80083e0 <_vfiprintf_r+0x78>
 800850a:	fb0c 3202 	mla	r2, ip, r2, r3
 800850e:	460c      	mov	r4, r1
 8008510:	2001      	movs	r0, #1
 8008512:	e7a8      	b.n	8008466 <_vfiprintf_r+0xfe>
 8008514:	2300      	movs	r3, #0
 8008516:	3401      	adds	r4, #1
 8008518:	9305      	str	r3, [sp, #20]
 800851a:	4619      	mov	r1, r3
 800851c:	f04f 0c0a 	mov.w	ip, #10
 8008520:	4620      	mov	r0, r4
 8008522:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008526:	3a30      	subs	r2, #48	@ 0x30
 8008528:	2a09      	cmp	r2, #9
 800852a:	d903      	bls.n	8008534 <_vfiprintf_r+0x1cc>
 800852c:	2b00      	cmp	r3, #0
 800852e:	d0c6      	beq.n	80084be <_vfiprintf_r+0x156>
 8008530:	9105      	str	r1, [sp, #20]
 8008532:	e7c4      	b.n	80084be <_vfiprintf_r+0x156>
 8008534:	fb0c 2101 	mla	r1, ip, r1, r2
 8008538:	4604      	mov	r4, r0
 800853a:	2301      	movs	r3, #1
 800853c:	e7f0      	b.n	8008520 <_vfiprintf_r+0x1b8>
 800853e:	ab03      	add	r3, sp, #12
 8008540:	9300      	str	r3, [sp, #0]
 8008542:	462a      	mov	r2, r5
 8008544:	4b12      	ldr	r3, [pc, #72]	@ (8008590 <_vfiprintf_r+0x228>)
 8008546:	a904      	add	r1, sp, #16
 8008548:	4630      	mov	r0, r6
 800854a:	f7fd fbdb 	bl	8005d04 <_printf_float>
 800854e:	4607      	mov	r7, r0
 8008550:	1c78      	adds	r0, r7, #1
 8008552:	d1d6      	bne.n	8008502 <_vfiprintf_r+0x19a>
 8008554:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008556:	07d9      	lsls	r1, r3, #31
 8008558:	d405      	bmi.n	8008566 <_vfiprintf_r+0x1fe>
 800855a:	89ab      	ldrh	r3, [r5, #12]
 800855c:	059a      	lsls	r2, r3, #22
 800855e:	d402      	bmi.n	8008566 <_vfiprintf_r+0x1fe>
 8008560:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008562:	f7fe f92b 	bl	80067bc <__retarget_lock_release_recursive>
 8008566:	89ab      	ldrh	r3, [r5, #12]
 8008568:	065b      	lsls	r3, r3, #25
 800856a:	f53f af1f 	bmi.w	80083ac <_vfiprintf_r+0x44>
 800856e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008570:	e71e      	b.n	80083b0 <_vfiprintf_r+0x48>
 8008572:	ab03      	add	r3, sp, #12
 8008574:	9300      	str	r3, [sp, #0]
 8008576:	462a      	mov	r2, r5
 8008578:	4b05      	ldr	r3, [pc, #20]	@ (8008590 <_vfiprintf_r+0x228>)
 800857a:	a904      	add	r1, sp, #16
 800857c:	4630      	mov	r0, r6
 800857e:	f7fd fe59 	bl	8006234 <_printf_i>
 8008582:	e7e4      	b.n	800854e <_vfiprintf_r+0x1e6>
 8008584:	08008ab8 	.word	0x08008ab8
 8008588:	08008ac2 	.word	0x08008ac2
 800858c:	08005d05 	.word	0x08005d05
 8008590:	08008345 	.word	0x08008345
 8008594:	08008abe 	.word	0x08008abe

08008598 <__swbuf_r>:
 8008598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800859a:	460e      	mov	r6, r1
 800859c:	4614      	mov	r4, r2
 800859e:	4605      	mov	r5, r0
 80085a0:	b118      	cbz	r0, 80085aa <__swbuf_r+0x12>
 80085a2:	6a03      	ldr	r3, [r0, #32]
 80085a4:	b90b      	cbnz	r3, 80085aa <__swbuf_r+0x12>
 80085a6:	f7fd fff1 	bl	800658c <__sinit>
 80085aa:	69a3      	ldr	r3, [r4, #24]
 80085ac:	60a3      	str	r3, [r4, #8]
 80085ae:	89a3      	ldrh	r3, [r4, #12]
 80085b0:	071a      	lsls	r2, r3, #28
 80085b2:	d501      	bpl.n	80085b8 <__swbuf_r+0x20>
 80085b4:	6923      	ldr	r3, [r4, #16]
 80085b6:	b943      	cbnz	r3, 80085ca <__swbuf_r+0x32>
 80085b8:	4621      	mov	r1, r4
 80085ba:	4628      	mov	r0, r5
 80085bc:	f000 f82a 	bl	8008614 <__swsetup_r>
 80085c0:	b118      	cbz	r0, 80085ca <__swbuf_r+0x32>
 80085c2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80085c6:	4638      	mov	r0, r7
 80085c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ca:	6823      	ldr	r3, [r4, #0]
 80085cc:	6922      	ldr	r2, [r4, #16]
 80085ce:	1a98      	subs	r0, r3, r2
 80085d0:	6963      	ldr	r3, [r4, #20]
 80085d2:	b2f6      	uxtb	r6, r6
 80085d4:	4283      	cmp	r3, r0
 80085d6:	4637      	mov	r7, r6
 80085d8:	dc05      	bgt.n	80085e6 <__swbuf_r+0x4e>
 80085da:	4621      	mov	r1, r4
 80085dc:	4628      	mov	r0, r5
 80085de:	f7ff fd99 	bl	8008114 <_fflush_r>
 80085e2:	2800      	cmp	r0, #0
 80085e4:	d1ed      	bne.n	80085c2 <__swbuf_r+0x2a>
 80085e6:	68a3      	ldr	r3, [r4, #8]
 80085e8:	3b01      	subs	r3, #1
 80085ea:	60a3      	str	r3, [r4, #8]
 80085ec:	6823      	ldr	r3, [r4, #0]
 80085ee:	1c5a      	adds	r2, r3, #1
 80085f0:	6022      	str	r2, [r4, #0]
 80085f2:	701e      	strb	r6, [r3, #0]
 80085f4:	6962      	ldr	r2, [r4, #20]
 80085f6:	1c43      	adds	r3, r0, #1
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d004      	beq.n	8008606 <__swbuf_r+0x6e>
 80085fc:	89a3      	ldrh	r3, [r4, #12]
 80085fe:	07db      	lsls	r3, r3, #31
 8008600:	d5e1      	bpl.n	80085c6 <__swbuf_r+0x2e>
 8008602:	2e0a      	cmp	r6, #10
 8008604:	d1df      	bne.n	80085c6 <__swbuf_r+0x2e>
 8008606:	4621      	mov	r1, r4
 8008608:	4628      	mov	r0, r5
 800860a:	f7ff fd83 	bl	8008114 <_fflush_r>
 800860e:	2800      	cmp	r0, #0
 8008610:	d0d9      	beq.n	80085c6 <__swbuf_r+0x2e>
 8008612:	e7d6      	b.n	80085c2 <__swbuf_r+0x2a>

08008614 <__swsetup_r>:
 8008614:	b538      	push	{r3, r4, r5, lr}
 8008616:	4b29      	ldr	r3, [pc, #164]	@ (80086bc <__swsetup_r+0xa8>)
 8008618:	4605      	mov	r5, r0
 800861a:	6818      	ldr	r0, [r3, #0]
 800861c:	460c      	mov	r4, r1
 800861e:	b118      	cbz	r0, 8008628 <__swsetup_r+0x14>
 8008620:	6a03      	ldr	r3, [r0, #32]
 8008622:	b90b      	cbnz	r3, 8008628 <__swsetup_r+0x14>
 8008624:	f7fd ffb2 	bl	800658c <__sinit>
 8008628:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800862c:	0719      	lsls	r1, r3, #28
 800862e:	d422      	bmi.n	8008676 <__swsetup_r+0x62>
 8008630:	06da      	lsls	r2, r3, #27
 8008632:	d407      	bmi.n	8008644 <__swsetup_r+0x30>
 8008634:	2209      	movs	r2, #9
 8008636:	602a      	str	r2, [r5, #0]
 8008638:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800863c:	81a3      	strh	r3, [r4, #12]
 800863e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008642:	e033      	b.n	80086ac <__swsetup_r+0x98>
 8008644:	0758      	lsls	r0, r3, #29
 8008646:	d512      	bpl.n	800866e <__swsetup_r+0x5a>
 8008648:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800864a:	b141      	cbz	r1, 800865e <__swsetup_r+0x4a>
 800864c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008650:	4299      	cmp	r1, r3
 8008652:	d002      	beq.n	800865a <__swsetup_r+0x46>
 8008654:	4628      	mov	r0, r5
 8008656:	f7fe feff 	bl	8007458 <_free_r>
 800865a:	2300      	movs	r3, #0
 800865c:	6363      	str	r3, [r4, #52]	@ 0x34
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008664:	81a3      	strh	r3, [r4, #12]
 8008666:	2300      	movs	r3, #0
 8008668:	6063      	str	r3, [r4, #4]
 800866a:	6923      	ldr	r3, [r4, #16]
 800866c:	6023      	str	r3, [r4, #0]
 800866e:	89a3      	ldrh	r3, [r4, #12]
 8008670:	f043 0308 	orr.w	r3, r3, #8
 8008674:	81a3      	strh	r3, [r4, #12]
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	b94b      	cbnz	r3, 800868e <__swsetup_r+0x7a>
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008684:	d003      	beq.n	800868e <__swsetup_r+0x7a>
 8008686:	4621      	mov	r1, r4
 8008688:	4628      	mov	r0, r5
 800868a:	f000 f883 	bl	8008794 <__smakebuf_r>
 800868e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008692:	f013 0201 	ands.w	r2, r3, #1
 8008696:	d00a      	beq.n	80086ae <__swsetup_r+0x9a>
 8008698:	2200      	movs	r2, #0
 800869a:	60a2      	str	r2, [r4, #8]
 800869c:	6962      	ldr	r2, [r4, #20]
 800869e:	4252      	negs	r2, r2
 80086a0:	61a2      	str	r2, [r4, #24]
 80086a2:	6922      	ldr	r2, [r4, #16]
 80086a4:	b942      	cbnz	r2, 80086b8 <__swsetup_r+0xa4>
 80086a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80086aa:	d1c5      	bne.n	8008638 <__swsetup_r+0x24>
 80086ac:	bd38      	pop	{r3, r4, r5, pc}
 80086ae:	0799      	lsls	r1, r3, #30
 80086b0:	bf58      	it	pl
 80086b2:	6962      	ldrpl	r2, [r4, #20]
 80086b4:	60a2      	str	r2, [r4, #8]
 80086b6:	e7f4      	b.n	80086a2 <__swsetup_r+0x8e>
 80086b8:	2000      	movs	r0, #0
 80086ba:	e7f7      	b.n	80086ac <__swsetup_r+0x98>
 80086bc:	20000024 	.word	0x20000024

080086c0 <_raise_r>:
 80086c0:	291f      	cmp	r1, #31
 80086c2:	b538      	push	{r3, r4, r5, lr}
 80086c4:	4605      	mov	r5, r0
 80086c6:	460c      	mov	r4, r1
 80086c8:	d904      	bls.n	80086d4 <_raise_r+0x14>
 80086ca:	2316      	movs	r3, #22
 80086cc:	6003      	str	r3, [r0, #0]
 80086ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80086d6:	b112      	cbz	r2, 80086de <_raise_r+0x1e>
 80086d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086dc:	b94b      	cbnz	r3, 80086f2 <_raise_r+0x32>
 80086de:	4628      	mov	r0, r5
 80086e0:	f000 f830 	bl	8008744 <_getpid_r>
 80086e4:	4622      	mov	r2, r4
 80086e6:	4601      	mov	r1, r0
 80086e8:	4628      	mov	r0, r5
 80086ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086ee:	f000 b817 	b.w	8008720 <_kill_r>
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d00a      	beq.n	800870c <_raise_r+0x4c>
 80086f6:	1c59      	adds	r1, r3, #1
 80086f8:	d103      	bne.n	8008702 <_raise_r+0x42>
 80086fa:	2316      	movs	r3, #22
 80086fc:	6003      	str	r3, [r0, #0]
 80086fe:	2001      	movs	r0, #1
 8008700:	e7e7      	b.n	80086d2 <_raise_r+0x12>
 8008702:	2100      	movs	r1, #0
 8008704:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008708:	4620      	mov	r0, r4
 800870a:	4798      	blx	r3
 800870c:	2000      	movs	r0, #0
 800870e:	e7e0      	b.n	80086d2 <_raise_r+0x12>

08008710 <raise>:
 8008710:	4b02      	ldr	r3, [pc, #8]	@ (800871c <raise+0xc>)
 8008712:	4601      	mov	r1, r0
 8008714:	6818      	ldr	r0, [r3, #0]
 8008716:	f7ff bfd3 	b.w	80086c0 <_raise_r>
 800871a:	bf00      	nop
 800871c:	20000024 	.word	0x20000024

08008720 <_kill_r>:
 8008720:	b538      	push	{r3, r4, r5, lr}
 8008722:	4d07      	ldr	r5, [pc, #28]	@ (8008740 <_kill_r+0x20>)
 8008724:	2300      	movs	r3, #0
 8008726:	4604      	mov	r4, r0
 8008728:	4608      	mov	r0, r1
 800872a:	4611      	mov	r1, r2
 800872c:	602b      	str	r3, [r5, #0]
 800872e:	f7f9 fd8b 	bl	8002248 <_kill>
 8008732:	1c43      	adds	r3, r0, #1
 8008734:	d102      	bne.n	800873c <_kill_r+0x1c>
 8008736:	682b      	ldr	r3, [r5, #0]
 8008738:	b103      	cbz	r3, 800873c <_kill_r+0x1c>
 800873a:	6023      	str	r3, [r4, #0]
 800873c:	bd38      	pop	{r3, r4, r5, pc}
 800873e:	bf00      	nop
 8008740:	200004dc 	.word	0x200004dc

08008744 <_getpid_r>:
 8008744:	f7f9 bd78 	b.w	8002238 <_getpid>

08008748 <__swhatbuf_r>:
 8008748:	b570      	push	{r4, r5, r6, lr}
 800874a:	460c      	mov	r4, r1
 800874c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008750:	2900      	cmp	r1, #0
 8008752:	b096      	sub	sp, #88	@ 0x58
 8008754:	4615      	mov	r5, r2
 8008756:	461e      	mov	r6, r3
 8008758:	da0d      	bge.n	8008776 <__swhatbuf_r+0x2e>
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008760:	f04f 0100 	mov.w	r1, #0
 8008764:	bf14      	ite	ne
 8008766:	2340      	movne	r3, #64	@ 0x40
 8008768:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800876c:	2000      	movs	r0, #0
 800876e:	6031      	str	r1, [r6, #0]
 8008770:	602b      	str	r3, [r5, #0]
 8008772:	b016      	add	sp, #88	@ 0x58
 8008774:	bd70      	pop	{r4, r5, r6, pc}
 8008776:	466a      	mov	r2, sp
 8008778:	f000 f848 	bl	800880c <_fstat_r>
 800877c:	2800      	cmp	r0, #0
 800877e:	dbec      	blt.n	800875a <__swhatbuf_r+0x12>
 8008780:	9901      	ldr	r1, [sp, #4]
 8008782:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008786:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800878a:	4259      	negs	r1, r3
 800878c:	4159      	adcs	r1, r3
 800878e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008792:	e7eb      	b.n	800876c <__swhatbuf_r+0x24>

08008794 <__smakebuf_r>:
 8008794:	898b      	ldrh	r3, [r1, #12]
 8008796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008798:	079d      	lsls	r5, r3, #30
 800879a:	4606      	mov	r6, r0
 800879c:	460c      	mov	r4, r1
 800879e:	d507      	bpl.n	80087b0 <__smakebuf_r+0x1c>
 80087a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80087a4:	6023      	str	r3, [r4, #0]
 80087a6:	6123      	str	r3, [r4, #16]
 80087a8:	2301      	movs	r3, #1
 80087aa:	6163      	str	r3, [r4, #20]
 80087ac:	b003      	add	sp, #12
 80087ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087b0:	ab01      	add	r3, sp, #4
 80087b2:	466a      	mov	r2, sp
 80087b4:	f7ff ffc8 	bl	8008748 <__swhatbuf_r>
 80087b8:	9f00      	ldr	r7, [sp, #0]
 80087ba:	4605      	mov	r5, r0
 80087bc:	4639      	mov	r1, r7
 80087be:	4630      	mov	r0, r6
 80087c0:	f7fe febe 	bl	8007540 <_malloc_r>
 80087c4:	b948      	cbnz	r0, 80087da <__smakebuf_r+0x46>
 80087c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ca:	059a      	lsls	r2, r3, #22
 80087cc:	d4ee      	bmi.n	80087ac <__smakebuf_r+0x18>
 80087ce:	f023 0303 	bic.w	r3, r3, #3
 80087d2:	f043 0302 	orr.w	r3, r3, #2
 80087d6:	81a3      	strh	r3, [r4, #12]
 80087d8:	e7e2      	b.n	80087a0 <__smakebuf_r+0xc>
 80087da:	89a3      	ldrh	r3, [r4, #12]
 80087dc:	6020      	str	r0, [r4, #0]
 80087de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087e2:	81a3      	strh	r3, [r4, #12]
 80087e4:	9b01      	ldr	r3, [sp, #4]
 80087e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80087ea:	b15b      	cbz	r3, 8008804 <__smakebuf_r+0x70>
 80087ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087f0:	4630      	mov	r0, r6
 80087f2:	f000 f81d 	bl	8008830 <_isatty_r>
 80087f6:	b128      	cbz	r0, 8008804 <__smakebuf_r+0x70>
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	f023 0303 	bic.w	r3, r3, #3
 80087fe:	f043 0301 	orr.w	r3, r3, #1
 8008802:	81a3      	strh	r3, [r4, #12]
 8008804:	89a3      	ldrh	r3, [r4, #12]
 8008806:	431d      	orrs	r5, r3
 8008808:	81a5      	strh	r5, [r4, #12]
 800880a:	e7cf      	b.n	80087ac <__smakebuf_r+0x18>

0800880c <_fstat_r>:
 800880c:	b538      	push	{r3, r4, r5, lr}
 800880e:	4d07      	ldr	r5, [pc, #28]	@ (800882c <_fstat_r+0x20>)
 8008810:	2300      	movs	r3, #0
 8008812:	4604      	mov	r4, r0
 8008814:	4608      	mov	r0, r1
 8008816:	4611      	mov	r1, r2
 8008818:	602b      	str	r3, [r5, #0]
 800881a:	f7f9 fd75 	bl	8002308 <_fstat>
 800881e:	1c43      	adds	r3, r0, #1
 8008820:	d102      	bne.n	8008828 <_fstat_r+0x1c>
 8008822:	682b      	ldr	r3, [r5, #0]
 8008824:	b103      	cbz	r3, 8008828 <_fstat_r+0x1c>
 8008826:	6023      	str	r3, [r4, #0]
 8008828:	bd38      	pop	{r3, r4, r5, pc}
 800882a:	bf00      	nop
 800882c:	200004dc 	.word	0x200004dc

08008830 <_isatty_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4d06      	ldr	r5, [pc, #24]	@ (800884c <_isatty_r+0x1c>)
 8008834:	2300      	movs	r3, #0
 8008836:	4604      	mov	r4, r0
 8008838:	4608      	mov	r0, r1
 800883a:	602b      	str	r3, [r5, #0]
 800883c:	f7f9 fd74 	bl	8002328 <_isatty>
 8008840:	1c43      	adds	r3, r0, #1
 8008842:	d102      	bne.n	800884a <_isatty_r+0x1a>
 8008844:	682b      	ldr	r3, [r5, #0]
 8008846:	b103      	cbz	r3, 800884a <_isatty_r+0x1a>
 8008848:	6023      	str	r3, [r4, #0]
 800884a:	bd38      	pop	{r3, r4, r5, pc}
 800884c:	200004dc 	.word	0x200004dc

08008850 <_init>:
 8008850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008852:	bf00      	nop
 8008854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008856:	bc08      	pop	{r3}
 8008858:	469e      	mov	lr, r3
 800885a:	4770      	bx	lr

0800885c <_fini>:
 800885c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885e:	bf00      	nop
 8008860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008862:	bc08      	pop	{r3}
 8008864:	469e      	mov	lr, r3
 8008866:	4770      	bx	lr
