

================================================================
== Vivado HLS Report for 'gradient_weight_x'
================================================================
* Date:           Thu Aug 13 01:50:38 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  447805|  447805|  447805|  447805|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                 |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER  |  447803|  447803|        33|          1|          1|  447772|    yes   |
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	35  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	2  / true
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_val_x_load_6 = alloca float"   --->   Operation 36 'alloca' 'buf_val_x_load_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_val_y_load_6 = alloca float"   --->   Operation 37 'alloca' 'buf_val_y_load_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_val_z_load_6 = alloca float"   --->   Operation 38 'alloca' 'buf_val_z_load_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_val_x_load_3_1 = alloca float"   --->   Operation 39 'alloca' 'buf_val_x_load_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_val_y_load_3_1 = alloca float"   --->   Operation 40 'alloca' 'buf_val_y_load_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_val_z_load_3_1 = alloca float"   --->   Operation 41 'alloca' 'buf_val_z_load_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_val_x_load_3_2 = alloca float"   --->   Operation 42 'alloca' 'buf_val_x_load_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_val_y_load_3_2 = alloca float"   --->   Operation 43 'alloca' 'buf_val_y_load_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_val_z_load_3_2 = alloca float"   --->   Operation 44 'alloca' 'buf_val_z_load_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_val_x_load_3_3 = alloca float"   --->   Operation 45 'alloca' 'buf_val_x_load_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_val_y_load_3_3 = alloca float"   --->   Operation 46 'alloca' 'buf_val_y_load_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf_val_z_load_3_3 = alloca float"   --->   Operation 47 'alloca' 'buf_val_z_load_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf_val_x_load_3_4 = alloca float"   --->   Operation 48 'alloca' 'buf_val_x_load_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_val_y_load_3_4 = alloca float"   --->   Operation 49 'alloca' 'buf_val_y_load_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf_val_z_load_3_4 = alloca float"   --->   Operation 50 'alloca' 'buf_val_z_load_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_x_1 = alloca float"   --->   Operation 51 'alloca' 'tmp_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_y_1 = alloca float"   --->   Operation 52 'alloca' 'tmp_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_z_1 = alloca float"   --->   Operation 53 'alloca' 'tmp_z_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @y_filtered_x, float* @y_filtered_y, float* @y_filtered_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @filtered_gradient_x, float* @filtered_gradient_y, float* @filtered_gradient_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:206]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%c = phi i11 [ 0, %0 ], [ %c_3, %ifBlock ]"   --->   Operation 58 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -76516"   --->   Operation 59 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 60 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %c, -1021" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:208]   --->   Operation 61 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%c_mid2 = select i1 %exitcond, i11 0, i11 %c" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:208]   --->   Operation 62 'select' 'c_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_mid2, i32 10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:213]   --->   Operation 63 'bitselect' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp, true" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:213]   --->   Operation 64 'xor' 'rev' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.65ns)   --->   "br i1 %tmp, label %._crit_edge, label %2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:213]   --->   Operation 65 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_2 : Operation 66 [1/1] (0.94ns)   --->   "%tmp_44 = icmp ugt i11 %c_mid2, 5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:229]   --->   Operation 66 'icmp' 'tmp_44' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.28ns)   --->   "%or_cond = and i1 %tmp_44, %rev" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:229]   --->   Operation 67 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.0, label %3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:229]   --->   Operation 68 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.94ns)   --->   "%tmp_47 = icmp ugt i11 %c_mid2, 2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:239]   --->   Operation 69 'icmp' 'tmp_47' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_47, label %4, label %._crit_edge3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:239]   --->   Operation 70 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 71 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.79ns)   --->   "%c_3 = add i11 %c_mid2, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:208]   --->   Operation 72 'add' 'c_3' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%buf_val_x_load = load float* %buf_val_x_load_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 73 'load' 'buf_val_x_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%buf_val_y_load = load float* %buf_val_y_load_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 74 'load' 'buf_val_y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%buf_val_z_load = load float* %buf_val_z_load_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 75 'load' 'buf_val_z_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%buf_val_x_load_1 = load float* %buf_val_x_load_3_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 76 'load' 'buf_val_x_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%buf_val_y_load_1 = load float* %buf_val_y_load_3_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 77 'load' 'buf_val_y_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%buf_val_z_load_1 = load float* %buf_val_z_load_3_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 78 'load' 'buf_val_z_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%buf_val_x_load_2 = load float* %buf_val_x_load_3_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 79 'load' 'buf_val_x_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%buf_val_y_load_2 = load float* %buf_val_y_load_3_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 80 'load' 'buf_val_y_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%buf_val_z_load_2 = load float* %buf_val_z_load_3_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 81 'load' 'buf_val_z_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%buf_val_x_load_3 = load float* %buf_val_x_load_3_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 82 'load' 'buf_val_x_load_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%buf_val_y_load_3 = load float* %buf_val_y_load_3_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 83 'load' 'buf_val_y_load_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%buf_val_z_load_3 = load float* %buf_val_z_load_3_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 84 'load' 'buf_val_z_load_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%buf_val_x_load_4 = load float* %buf_val_x_load_3_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 85 'load' 'buf_val_x_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%buf_val_y_load_4 = load float* %buf_val_y_load_3_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 86 'load' 'buf_val_y_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%buf_val_z_load_4 = load float* %buf_val_z_load_3_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 87 'load' 'buf_val_z_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_x_1_load = load float* %tmp_x_1"   --->   Operation 88 'load' 'tmp_x_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_y_1_load = load float* %tmp_y_1"   --->   Operation 89 'load' 'tmp_y_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_z_1_load = load float* %tmp_z_1"   --->   Operation 90 'load' 'tmp_z_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "store float %tmp_z_1_load, float* %buf_val_z_load_3_4"   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "store float %tmp_y_1_load, float* %buf_val_y_load_3_4"   --->   Operation 92 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "store float %tmp_x_1_load, float* %buf_val_x_load_3_4"   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "store float %buf_val_z_load_4, float* %buf_val_z_load_3_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "store float %buf_val_y_load_4, float* %buf_val_y_load_3_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "store float %buf_val_x_load_4, float* %buf_val_x_load_3_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "store float %buf_val_z_load_3, float* %buf_val_z_load_3_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "store float %buf_val_y_load_3, float* %buf_val_y_load_3_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "store float %buf_val_x_load_3, float* %buf_val_x_load_3_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 99 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "store float %buf_val_z_load_2, float* %buf_val_z_load_3_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "store float %buf_val_y_load_2, float* %buf_val_y_load_3_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 101 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "store float %buf_val_x_load_2, float* %buf_val_x_load_3_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "store float %buf_val_z_load_1, float* %buf_val_z_load_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 103 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "store float %buf_val_y_load_1, float* %buf_val_y_load_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "store float %buf_val_x_load_1, float* %buf_val_x_load_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 105 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %5, label %.reset"   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.83ns)   --->   "%tmp_x = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @y_filtered_x)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:215]   --->   Operation 107 'read' 'tmp_x' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 108 [1/1] (1.83ns)   --->   "%tmp_y = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @y_filtered_y)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:215]   --->   Operation 108 'read' 'tmp_y' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 109 [1/1] (1.83ns)   --->   "%tmp_z = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @y_filtered_z)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:215]   --->   Operation 109 'read' 'tmp_z' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 110 [1/1] (0.65ns)   --->   "br label %._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:216]   --->   Operation 110 'br' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.65>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%buf_val_z_load_3_6 = phi float [ %tmp_z, %2 ], [ 0.000000e+00, %.reset ]"   --->   Operation 111 'phi' 'buf_val_z_load_3_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%buf_val_y_load_3_6 = phi float [ %tmp_y, %2 ], [ 0.000000e+00, %.reset ]"   --->   Operation 112 'phi' 'buf_val_y_load_3_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%buf_val_x_load_3_6 = phi float [ %tmp_x, %2 ], [ 0.000000e+00, %.reset ]"   --->   Operation 113 'phi' 'buf_val_x_load_3_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_x_1_load_1 = load float* %tmp_x_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 114 'load' 'tmp_x_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_y_1_load_1 = load float* %tmp_y_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 115 'load' 'tmp_y_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_z_1_load_1 = load float* %tmp_z_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 116 'load' 'tmp_z_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "store float %buf_val_z_load_3_6, float* %tmp_z_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:215]   --->   Operation 117 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "store float %buf_val_y_load_3_6, float* %tmp_y_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:215]   --->   Operation 118 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "store float %buf_val_x_load_3_6, float* %tmp_x_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:215]   --->   Operation 119 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 120 [3/3] (7.01ns)   --->   "%tmp_78 = fmul float %buf_val_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 120 'fmul' 'tmp_78' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [3/3] (7.01ns)   --->   "%tmp_79 = fmul float %buf_val_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 121 'fmul' 'tmp_79' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [3/3] (7.01ns)   --->   "%tmp_80 = fmul float %buf_val_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 122 'fmul' 'tmp_80' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 123 [2/3] (7.01ns)   --->   "%tmp_78 = fmul float %buf_val_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 123 'fmul' 'tmp_78' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [2/3] (7.01ns)   --->   "%tmp_79 = fmul float %buf_val_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 124 'fmul' 'tmp_79' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [2/3] (7.01ns)   --->   "%tmp_80 = fmul float %buf_val_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 125 'fmul' 'tmp_80' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 126 [1/3] (7.01ns)   --->   "%tmp_78 = fmul float %buf_val_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 126 'fmul' 'tmp_78' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/3] (7.01ns)   --->   "%tmp_79 = fmul float %buf_val_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 127 'fmul' 'tmp_79' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/3] (7.01ns)   --->   "%tmp_80 = fmul float %buf_val_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 128 'fmul' 'tmp_80' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 129 [4/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_78, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 129 'fadd' 'acc_x' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [4/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_79, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 130 'fadd' 'acc_y' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [4/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_80, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 131 'fadd' 'acc_z' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 132 [3/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_78, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 132 'fadd' 'acc_x' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [3/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_79, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 133 'fadd' 'acc_y' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [3/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_80, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 134 'fadd' 'acc_z' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [3/3] (7.01ns)   --->   "%tmp_145_1 = fmul float %buf_val_x_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 135 'fmul' 'tmp_145_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [3/3] (7.01ns)   --->   "%tmp_146_1 = fmul float %buf_val_y_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 136 'fmul' 'tmp_146_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [3/3] (7.01ns)   --->   "%tmp_147_1 = fmul float %buf_val_z_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 137 'fmul' 'tmp_147_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 138 [2/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_78, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 138 'fadd' 'acc_x' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [2/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_79, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 139 'fadd' 'acc_y' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [2/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_80, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 140 'fadd' 'acc_z' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [2/3] (7.01ns)   --->   "%tmp_145_1 = fmul float %buf_val_x_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 141 'fmul' 'tmp_145_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [2/3] (7.01ns)   --->   "%tmp_146_1 = fmul float %buf_val_y_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 142 'fmul' 'tmp_146_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [2/3] (7.01ns)   --->   "%tmp_147_1 = fmul float %buf_val_z_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 143 'fmul' 'tmp_147_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 144 [1/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_78, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 144 'fadd' 'acc_x' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_79, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 145 'fadd' 'acc_y' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_80, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 146 'fadd' 'acc_z' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/3] (7.01ns)   --->   "%tmp_145_1 = fmul float %buf_val_x_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 147 'fmul' 'tmp_145_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/3] (7.01ns)   --->   "%tmp_146_1 = fmul float %buf_val_y_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 148 'fmul' 'tmp_146_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/3] (7.01ns)   --->   "%tmp_147_1 = fmul float %buf_val_z_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 149 'fmul' 'tmp_147_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 150 [4/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_145_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 150 'fadd' 'acc_x_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [4/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_146_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 151 'fadd' 'acc_y_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [4/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_147_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 152 'fadd' 'acc_z_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 153 [3/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_145_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 153 'fadd' 'acc_x_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [3/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_146_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 154 'fadd' 'acc_y_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [3/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_147_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 155 'fadd' 'acc_z_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [3/3] (7.01ns)   --->   "%tmp_145_2 = fmul float %buf_val_x_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 156 'fmul' 'tmp_145_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [3/3] (7.01ns)   --->   "%tmp_146_2 = fmul float %buf_val_y_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 157 'fmul' 'tmp_146_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [3/3] (7.01ns)   --->   "%tmp_147_2 = fmul float %buf_val_z_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 158 'fmul' 'tmp_147_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 159 [2/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_145_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 159 'fadd' 'acc_x_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [2/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_146_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 160 'fadd' 'acc_y_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [2/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_147_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 161 'fadd' 'acc_z_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [2/3] (7.01ns)   --->   "%tmp_145_2 = fmul float %buf_val_x_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 162 'fmul' 'tmp_145_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [2/3] (7.01ns)   --->   "%tmp_146_2 = fmul float %buf_val_y_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 163 'fmul' 'tmp_146_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [2/3] (7.01ns)   --->   "%tmp_147_2 = fmul float %buf_val_z_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 164 'fmul' 'tmp_147_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 165 [1/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_145_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 165 'fadd' 'acc_x_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_146_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 166 'fadd' 'acc_y_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_147_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 167 'fadd' 'acc_z_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/3] (7.01ns)   --->   "%tmp_145_2 = fmul float %buf_val_x_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 168 'fmul' 'tmp_145_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/3] (7.01ns)   --->   "%tmp_146_2 = fmul float %buf_val_y_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 169 'fmul' 'tmp_146_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/3] (7.01ns)   --->   "%tmp_147_2 = fmul float %buf_val_z_load_2, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 170 'fmul' 'tmp_147_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 171 [4/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_145_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 171 'fadd' 'acc_x_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [4/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_146_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 172 'fadd' 'acc_y_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [4/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_147_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 173 'fadd' 'acc_z_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 174 [3/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_145_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 174 'fadd' 'acc_x_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [3/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_146_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 175 'fadd' 'acc_y_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [3/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_147_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 176 'fadd' 'acc_z_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [3/3] (7.01ns)   --->   "%tmp_145_3 = fmul float %buf_val_x_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 177 'fmul' 'tmp_145_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [3/3] (7.01ns)   --->   "%tmp_146_3 = fmul float %buf_val_y_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 178 'fmul' 'tmp_146_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [3/3] (7.01ns)   --->   "%tmp_147_3 = fmul float %buf_val_z_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 179 'fmul' 'tmp_147_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 180 [2/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_145_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 180 'fadd' 'acc_x_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [2/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_146_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 181 'fadd' 'acc_y_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [2/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_147_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 182 'fadd' 'acc_z_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [2/3] (7.01ns)   --->   "%tmp_145_3 = fmul float %buf_val_x_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 183 'fmul' 'tmp_145_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [2/3] (7.01ns)   --->   "%tmp_146_3 = fmul float %buf_val_y_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 184 'fmul' 'tmp_146_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [2/3] (7.01ns)   --->   "%tmp_147_3 = fmul float %buf_val_z_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 185 'fmul' 'tmp_147_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 186 [1/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_145_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 186 'fadd' 'acc_x_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_146_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 187 'fadd' 'acc_y_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_147_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 188 'fadd' 'acc_z_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [1/3] (7.01ns)   --->   "%tmp_145_3 = fmul float %buf_val_x_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 189 'fmul' 'tmp_145_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/3] (7.01ns)   --->   "%tmp_146_3 = fmul float %buf_val_y_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 190 'fmul' 'tmp_146_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/3] (7.01ns)   --->   "%tmp_147_3 = fmul float %buf_val_z_load_3, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 191 'fmul' 'tmp_147_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 192 [4/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_145_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 192 'fadd' 'acc_x_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [4/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_146_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 193 'fadd' 'acc_y_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [4/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_147_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 194 'fadd' 'acc_z_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 195 [3/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_145_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 195 'fadd' 'acc_x_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 196 [3/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_146_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 196 'fadd' 'acc_y_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [3/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_147_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 197 'fadd' 'acc_z_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [3/3] (7.01ns)   --->   "%tmp_145_4 = fmul float %buf_val_x_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 198 'fmul' 'tmp_145_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [3/3] (7.01ns)   --->   "%tmp_146_4 = fmul float %buf_val_y_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 199 'fmul' 'tmp_146_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [3/3] (7.01ns)   --->   "%tmp_147_4 = fmul float %buf_val_z_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 200 'fmul' 'tmp_147_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 201 [2/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_145_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 201 'fadd' 'acc_x_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [2/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_146_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 202 'fadd' 'acc_y_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [2/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_147_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 203 'fadd' 'acc_z_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [2/3] (7.01ns)   --->   "%tmp_145_4 = fmul float %buf_val_x_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 204 'fmul' 'tmp_145_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [2/3] (7.01ns)   --->   "%tmp_146_4 = fmul float %buf_val_y_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 205 'fmul' 'tmp_146_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [2/3] (7.01ns)   --->   "%tmp_147_4 = fmul float %buf_val_z_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 206 'fmul' 'tmp_147_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 207 [1/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_145_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 207 'fadd' 'acc_x_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_146_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 208 'fadd' 'acc_y_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_147_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 209 'fadd' 'acc_z_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/3] (7.01ns)   --->   "%tmp_145_4 = fmul float %buf_val_x_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 210 'fmul' 'tmp_145_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 211 [1/3] (7.01ns)   --->   "%tmp_146_4 = fmul float %buf_val_y_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 211 'fmul' 'tmp_146_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [1/3] (7.01ns)   --->   "%tmp_147_4 = fmul float %buf_val_z_load_4, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 212 'fmul' 'tmp_147_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 213 [4/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_145_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 213 'fadd' 'acc_x_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 214 [4/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_146_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 214 'fadd' 'acc_y_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 215 [4/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_147_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 215 'fadd' 'acc_z_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 216 [3/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_145_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 216 'fadd' 'acc_x_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [3/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_146_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 217 'fadd' 'acc_y_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 218 [3/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_147_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 218 'fadd' 'acc_z_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [3/3] (7.01ns)   --->   "%tmp_145_5 = fmul float %tmp_x_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 219 'fmul' 'tmp_145_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 220 [3/3] (7.01ns)   --->   "%tmp_146_5 = fmul float %tmp_y_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 220 'fmul' 'tmp_146_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 221 [3/3] (7.01ns)   --->   "%tmp_147_5 = fmul float %tmp_z_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 221 'fmul' 'tmp_147_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 222 [2/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_145_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 222 'fadd' 'acc_x_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 223 [2/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_146_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 223 'fadd' 'acc_y_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 224 [2/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_147_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 224 'fadd' 'acc_z_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [2/3] (7.01ns)   --->   "%tmp_145_5 = fmul float %tmp_x_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 225 'fmul' 'tmp_145_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [2/3] (7.01ns)   --->   "%tmp_146_5 = fmul float %tmp_y_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 226 'fmul' 'tmp_146_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [2/3] (7.01ns)   --->   "%tmp_147_5 = fmul float %tmp_z_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 227 'fmul' 'tmp_147_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 228 [1/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_145_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 228 'fadd' 'acc_x_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 229 [1/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_146_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 229 'fadd' 'acc_y_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_147_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 230 'fadd' 'acc_z_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/3] (7.01ns)   --->   "%tmp_145_5 = fmul float %tmp_x_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 231 'fmul' 'tmp_145_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 232 [1/3] (7.01ns)   --->   "%tmp_146_5 = fmul float %tmp_y_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 232 'fmul' 'tmp_146_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 233 [1/3] (7.01ns)   --->   "%tmp_147_5 = fmul float %tmp_z_1_load_1, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 233 'fmul' 'tmp_147_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 234 [4/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_145_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 234 'fadd' 'acc_x_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [4/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_146_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 235 'fadd' 'acc_y_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [4/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_147_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 236 'fadd' 'acc_z_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 237 [3/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_145_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 237 'fadd' 'acc_x_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 238 [3/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_146_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 238 'fadd' 'acc_y_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [3/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_147_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 239 'fadd' 'acc_z_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 240 [3/3] (7.01ns)   --->   "%tmp_145_6 = fmul float %buf_val_x_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 240 'fmul' 'tmp_145_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [3/3] (7.01ns)   --->   "%tmp_146_6 = fmul float %buf_val_y_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 241 'fmul' 'tmp_146_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 242 [3/3] (7.01ns)   --->   "%tmp_147_6 = fmul float %buf_val_z_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 242 'fmul' 'tmp_147_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 243 [2/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_145_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 243 'fadd' 'acc_x_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [2/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_146_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 244 'fadd' 'acc_y_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 245 [2/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_147_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 245 'fadd' 'acc_z_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 246 [2/3] (7.01ns)   --->   "%tmp_145_6 = fmul float %buf_val_x_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 246 'fmul' 'tmp_145_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 247 [2/3] (7.01ns)   --->   "%tmp_146_6 = fmul float %buf_val_y_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 247 'fmul' 'tmp_146_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [2/3] (7.01ns)   --->   "%tmp_147_6 = fmul float %buf_val_z_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 248 'fmul' 'tmp_147_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 249 [1/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_145_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 249 'fadd' 'acc_x_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_146_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 250 'fadd' 'acc_y_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 251 [1/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_147_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 251 'fadd' 'acc_z_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 252 [1/3] (7.01ns)   --->   "%tmp_145_6 = fmul float %buf_val_x_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 252 'fmul' 'tmp_145_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 253 [1/3] (7.01ns)   --->   "%tmp_146_6 = fmul float %buf_val_y_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 253 'fmul' 'tmp_146_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 254 [1/3] (7.01ns)   --->   "%tmp_147_6 = fmul float %buf_val_z_load_3_6, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 254 'fmul' 'tmp_147_6' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 255 [4/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %tmp_145_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 255 'fadd' 'acc_x_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 256 [4/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %tmp_146_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 256 'fadd' 'acc_y_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [4/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %tmp_147_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 257 'fadd' 'acc_z_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 258 [3/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %tmp_145_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 258 'fadd' 'acc_x_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 259 [3/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %tmp_146_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 259 'fadd' 'acc_y_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 260 [3/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %tmp_147_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 260 'fadd' 'acc_z_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 261 [2/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %tmp_145_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 261 'fadd' 'acc_x_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [2/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %tmp_146_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 262 'fadd' 'acc_y_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 263 [2/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %tmp_147_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 263 'fadd' 'acc_z_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 264 [1/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %tmp_145_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:233]   --->   Operation 264 'fadd' 'acc_x_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 265 [1/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %tmp_146_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:234]   --->   Operation 265 'fadd' 'acc_y_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 266 [1/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %tmp_147_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:235]   --->   Operation 266 'fadd' 'acc_z_6' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.83>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @GRAD_WEIGHT_X_OUTER_s)"   --->   Operation 267 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str13) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:209]   --->   Operation 268 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str13)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:209]   --->   Operation 269 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:210]   --->   Operation 270 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 271 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @filtered_gradient_x, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:241]   --->   Operation 271 'write' <Predicate = (!or_cond & tmp_47)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 272 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @filtered_gradient_y, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:241]   --->   Operation 272 'write' <Predicate = (!or_cond & tmp_47)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 273 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @filtered_gradient_z, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:241]   --->   Operation 273 'write' <Predicate = (!or_cond & tmp_47)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:242]   --->   Operation 274 'br' <Predicate = (!or_cond & tmp_47)> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @filtered_gradient_x, float %acc_x_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:237]   --->   Operation 275 'write' <Predicate = (or_cond)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 276 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @filtered_gradient_y, float %acc_y_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:237]   --->   Operation 276 'write' <Predicate = (or_cond)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 277 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @filtered_gradient_z, float %acc_z_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:237]   --->   Operation 277 'write' <Predicate = (or_cond)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 278 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:238]   --->   Operation 278 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_34 : Operation 279 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str13, i32 %tmp_s)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:243]   --->   Operation 279 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 280 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 280 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 0.00>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:245]   --->   Operation 281 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_filtered_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_val_x_load_6    (alloca         ) [ 001111111111111111111111111111111110]
buf_val_y_load_6    (alloca         ) [ 001111111111111111111111111111111110]
buf_val_z_load_6    (alloca         ) [ 001111111111111111111111111111111110]
buf_val_x_load_3_1  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_y_load_3_1  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_z_load_3_1  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_x_load_3_2  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_y_load_3_2  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_z_load_3_2  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_x_load_3_3  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_y_load_3_3  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_z_load_3_3  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_x_load_3_4  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_y_load_3_4  (alloca         ) [ 001111111111111111111111111111111110]
buf_val_z_load_3_4  (alloca         ) [ 001111111111111111111111111111111110]
tmp_x_1             (alloca         ) [ 001111111111111111111111111111111110]
tmp_y_1             (alloca         ) [ 001111111111111111111111111111111110]
tmp_z_1             (alloca         ) [ 001111111111111111111111111111111110]
StgValue_54         (specinterface  ) [ 000000000000000000000000000000000000]
StgValue_55         (specinterface  ) [ 000000000000000000000000000000000000]
StgValue_56         (br             ) [ 011111111111111111111111111111111110]
indvar_flatten      (phi            ) [ 001000000000000000000000000000000000]
c                   (phi            ) [ 001000000000000000000000000000000000]
exitcond_flatten    (icmp           ) [ 001111111111111111111111111111111110]
indvar_flatten_next (add            ) [ 011111111111111111111111111111111110]
exitcond            (icmp           ) [ 000000000000000000000000000000000000]
c_mid2              (select         ) [ 000000000000000000000000000000000000]
tmp                 (bitselect      ) [ 001111111111111111111111111111111110]
rev                 (xor            ) [ 000000000000000000000000000000000000]
StgValue_65         (br             ) [ 001111111111111111111111111111111110]
tmp_44              (icmp           ) [ 000000000000000000000000000000000000]
or_cond             (and            ) [ 001111111111111111111111111111111110]
StgValue_68         (br             ) [ 000000000000000000000000000000000000]
tmp_47              (icmp           ) [ 001111111111111111111111111111111110]
StgValue_70         (br             ) [ 000000000000000000000000000000000000]
StgValue_71         (br             ) [ 000000000000000000000000000000000000]
c_3                 (add            ) [ 011111111111111111111111111111111110]
buf_val_x_load      (load           ) [ 001011000000000000000000000000000000]
buf_val_y_load      (load           ) [ 001011000000000000000000000000000000]
buf_val_z_load      (load           ) [ 001011000000000000000000000000000000]
buf_val_x_load_1    (load           ) [ 001011111100000000000000000000000000]
buf_val_y_load_1    (load           ) [ 001011111100000000000000000000000000]
buf_val_z_load_1    (load           ) [ 001011111100000000000000000000000000]
buf_val_x_load_2    (load           ) [ 001011111111110000000000000000000000]
buf_val_y_load_2    (load           ) [ 001011111111110000000000000000000000]
buf_val_z_load_2    (load           ) [ 001011111111110000000000000000000000]
buf_val_x_load_3    (load           ) [ 001011111111111111000000000000000000]
buf_val_y_load_3    (load           ) [ 001011111111111111000000000000000000]
buf_val_z_load_3    (load           ) [ 001011111111111111000000000000000000]
buf_val_x_load_4    (load           ) [ 001011111111111111111100000000000000]
buf_val_y_load_4    (load           ) [ 001011111111111111111100000000000000]
buf_val_z_load_4    (load           ) [ 001011111111111111111100000000000000]
tmp_x_1_load        (load           ) [ 000000000000000000000000000000000000]
tmp_y_1_load        (load           ) [ 000000000000000000000000000000000000]
tmp_z_1_load        (load           ) [ 000000000000000000000000000000000000]
StgValue_91         (store          ) [ 000000000000000000000000000000000000]
StgValue_92         (store          ) [ 000000000000000000000000000000000000]
StgValue_93         (store          ) [ 000000000000000000000000000000000000]
StgValue_94         (store          ) [ 000000000000000000000000000000000000]
StgValue_95         (store          ) [ 000000000000000000000000000000000000]
StgValue_96         (store          ) [ 000000000000000000000000000000000000]
StgValue_97         (store          ) [ 000000000000000000000000000000000000]
StgValue_98         (store          ) [ 000000000000000000000000000000000000]
StgValue_99         (store          ) [ 000000000000000000000000000000000000]
StgValue_100        (store          ) [ 000000000000000000000000000000000000]
StgValue_101        (store          ) [ 000000000000000000000000000000000000]
StgValue_102        (store          ) [ 000000000000000000000000000000000000]
StgValue_103        (store          ) [ 000000000000000000000000000000000000]
StgValue_104        (store          ) [ 000000000000000000000000000000000000]
StgValue_105        (store          ) [ 000000000000000000000000000000000000]
StgValue_106        (br             ) [ 000000000000000000000000000000000000]
tmp_x               (read           ) [ 000000000000000000000000000000000000]
tmp_y               (read           ) [ 000000000000000000000000000000000000]
tmp_z               (read           ) [ 000000000000000000000000000000000000]
StgValue_110        (br             ) [ 000000000000000000000000000000000000]
buf_val_z_load_3_6  (phi            ) [ 001111111111111111111111111111000000]
buf_val_y_load_3_6  (phi            ) [ 001111111111111111111111111111000000]
buf_val_x_load_3_6  (phi            ) [ 001111111111111111111111111111000000]
tmp_x_1_load_1      (load           ) [ 001011111111111111111111110000000000]
tmp_y_1_load_1      (load           ) [ 001011111111111111111111110000000000]
tmp_z_1_load_1      (load           ) [ 001011111111111111111111110000000000]
StgValue_117        (store          ) [ 000000000000000000000000000000000000]
StgValue_118        (store          ) [ 000000000000000000000000000000000000]
StgValue_119        (store          ) [ 000000000000000000000000000000000000]
tmp_78              (fmul           ) [ 001000111100000000000000000000000000]
tmp_79              (fmul           ) [ 001000111100000000000000000000000000]
tmp_80              (fmul           ) [ 001000111100000000000000000000000000]
acc_x               (fadd           ) [ 001000000011110000000000000000000000]
acc_y               (fadd           ) [ 001000000011110000000000000000000000]
acc_z               (fadd           ) [ 001000000011110000000000000000000000]
tmp_145_1           (fmul           ) [ 001000000011110000000000000000000000]
tmp_146_1           (fmul           ) [ 001000000011110000000000000000000000]
tmp_147_1           (fmul           ) [ 001000000011110000000000000000000000]
acc_x_1             (fadd           ) [ 001000000000001111000000000000000000]
acc_y_1             (fadd           ) [ 001000000000001111000000000000000000]
acc_z_1             (fadd           ) [ 001000000000001111000000000000000000]
tmp_145_2           (fmul           ) [ 001000000000001111000000000000000000]
tmp_146_2           (fmul           ) [ 001000000000001111000000000000000000]
tmp_147_2           (fmul           ) [ 001000000000001111000000000000000000]
acc_x_2             (fadd           ) [ 001000000000000000111100000000000000]
acc_y_2             (fadd           ) [ 001000000000000000111100000000000000]
acc_z_2             (fadd           ) [ 001000000000000000111100000000000000]
tmp_145_3           (fmul           ) [ 001000000000000000111100000000000000]
tmp_146_3           (fmul           ) [ 001000000000000000111100000000000000]
tmp_147_3           (fmul           ) [ 001000000000000000111100000000000000]
acc_x_3             (fadd           ) [ 001000000000000000000011110000000000]
acc_y_3             (fadd           ) [ 001000000000000000000011110000000000]
acc_z_3             (fadd           ) [ 001000000000000000000011110000000000]
tmp_145_4           (fmul           ) [ 001000000000000000000011110000000000]
tmp_146_4           (fmul           ) [ 001000000000000000000011110000000000]
tmp_147_4           (fmul           ) [ 001000000000000000000011110000000000]
acc_x_4             (fadd           ) [ 001000000000000000000000001111000000]
acc_y_4             (fadd           ) [ 001000000000000000000000001111000000]
acc_z_4             (fadd           ) [ 001000000000000000000000001111000000]
tmp_145_5           (fmul           ) [ 001000000000000000000000001111000000]
tmp_146_5           (fmul           ) [ 001000000000000000000000001111000000]
tmp_147_5           (fmul           ) [ 001000000000000000000000001111000000]
acc_x_5             (fadd           ) [ 001000000000000000000000000000111100]
acc_y_5             (fadd           ) [ 001000000000000000000000000000111100]
acc_z_5             (fadd           ) [ 001000000000000000000000000000111100]
tmp_145_6           (fmul           ) [ 001000000000000000000000000000111100]
tmp_146_6           (fmul           ) [ 001000000000000000000000000000111100]
tmp_147_6           (fmul           ) [ 001000000000000000000000000000111100]
acc_x_6             (fadd           ) [ 001000000000000000000000000000000010]
acc_y_6             (fadd           ) [ 001000000000000000000000000000000010]
acc_z_6             (fadd           ) [ 001000000000000000000000000000000010]
StgValue_267        (specloopname   ) [ 000000000000000000000000000000000000]
StgValue_268        (specloopname   ) [ 000000000000000000000000000000000000]
tmp_s               (specregionbegin) [ 000000000000000000000000000000000000]
StgValue_270        (specpipeline   ) [ 000000000000000000000000000000000000]
StgValue_271        (write          ) [ 000000000000000000000000000000000000]
StgValue_272        (write          ) [ 000000000000000000000000000000000000]
StgValue_273        (write          ) [ 000000000000000000000000000000000000]
StgValue_274        (br             ) [ 000000000000000000000000000000000000]
StgValue_275        (write          ) [ 000000000000000000000000000000000000]
StgValue_276        (write          ) [ 000000000000000000000000000000000000]
StgValue_277        (write          ) [ 000000000000000000000000000000000000]
StgValue_278        (br             ) [ 000000000000000000000000000000000000]
empty               (specregionend  ) [ 000000000000000000000000000000000000]
StgValue_280        (br             ) [ 011111111111111111111111111111111110]
StgValue_281        (ret            ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_filtered_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_filtered_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_filtered_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_z"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filtered_gradient_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filtered_gradient_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filtered_gradient_z">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_z"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_WEIGHT_X_OUTER_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="buf_val_x_load_6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_x_load_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buf_val_y_load_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_y_load_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_val_z_load_6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_z_load_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_val_x_load_3_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_x_load_3_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_val_y_load_3_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_y_load_3_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buf_val_z_load_3_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_z_load_3_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_val_x_load_3_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_x_load_3_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_val_y_load_3_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_y_load_3_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_val_z_load_3_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_z_load_3_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_val_x_load_3_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_x_load_3_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_val_y_load_3_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_y_load_3_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_val_z_load_3_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_z_load_3_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_val_x_load_3_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_x_load_3_4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_val_y_load_3_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_y_load_3_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buf_val_z_load_3_4_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_z_load_3_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_x_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_x_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_y_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_y_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_z_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_z_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_x_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_x/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_y_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_y/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_z_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_z/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_271/34 StgValue_275/34 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_272/34 StgValue_276/34 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_273/34 StgValue_277/34 "/>
</bind>
</comp>

<comp id="184" class="1005" name="indvar_flatten_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="19" slack="1"/>
<pin id="186" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="19" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="c_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="c_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="buf_val_z_load_3_6_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_z_load_3_6 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="buf_val_z_load_3_6_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_z_load_3_6/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="buf_val_y_load_3_6_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_y_load_3_6 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf_val_y_load_3_6_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_y_load_3_6/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="buf_val_x_load_3_6_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_x_load_3_6 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_val_x_load_3_6_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_x_load_3_6/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_1/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_1/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_1/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_2/14 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_2/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_2/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_3/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_3/18 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_3/18 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_4/22 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_4/22 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_4/22 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_5/26 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_5/26 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_5/26 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_6/30 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_6/30 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_6/30 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_80/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="4"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_145_1/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="4"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_146_1/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="4"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_147_1/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="8"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_145_2/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="8"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_146_2/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="8"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_147_2/11 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="12"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_145_3/15 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="12"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_146_3/15 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="12"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_147_3/15 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="16"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_145_4/19 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="16"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_146_4/19 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="16"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_147_4/19 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="20"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_145_5/23 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="20"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_146_5/23 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="20"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_147_5/23 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="24"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_145_6/27 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="24"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_146_6/27 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="24"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_147_6/27 "/>
</bind>
</comp>

<comp id="440" class="1004" name="exitcond_flatten_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="19" slack="0"/>
<pin id="442" dir="0" index="1" bw="18" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="indvar_flatten_next_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="19" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="exitcond_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="c_mid2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="11" slack="0"/>
<pin id="462" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="11" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="rev_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_44_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_cond_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_47_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="c_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="buf_val_x_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_x_load/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="buf_val_y_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_y_load/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="buf_val_z_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_z_load/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="buf_val_x_load_1_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_x_load_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="buf_val_y_load_1_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="2"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_y_load_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="buf_val_z_load_1_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_z_load_1/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="buf_val_x_load_2_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="2"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_x_load_2/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="buf_val_y_load_2_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_y_load_2/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="buf_val_z_load_2_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="2"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_z_load_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="buf_val_x_load_3_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_x_load_3/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="buf_val_y_load_3_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="2"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_y_load_3/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="buf_val_z_load_3_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_z_load_3/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="buf_val_x_load_4_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_x_load_4/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="buf_val_y_load_4_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="2"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_y_load_4/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="buf_val_z_load_4_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="2"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_z_load_4/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_x_1_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_x_1_load/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_y_1_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="2"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_y_1_load/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_z_1_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="2"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_z_1_load/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="StgValue_91_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="2"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="StgValue_92_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="2"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="StgValue_93_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="2"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="StgValue_94_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="2"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="StgValue_95_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="2"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="StgValue_96_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="2"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="StgValue_97_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="2"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="StgValue_98_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="2"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="StgValue_99_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="2"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="StgValue_100_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="2"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="StgValue_101_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="2"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="StgValue_102_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="2"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="StgValue_103_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="2"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="StgValue_104_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="2"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="StgValue_105_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="2"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_x_1_load_1_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2"/>
<pin id="638" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_x_1_load_1/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_y_1_load_1_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_y_1_load_1/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_z_1_load_1_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_z_1_load_1/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="StgValue_117_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="2"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="StgValue_118_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="2"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="StgValue_119_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="2"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/3 "/>
</bind>
</comp>

<comp id="660" class="1005" name="buf_val_x_load_6_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="2"/>
<pin id="662" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_x_load_6 "/>
</bind>
</comp>

<comp id="666" class="1005" name="buf_val_y_load_6_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="2"/>
<pin id="668" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_y_load_6 "/>
</bind>
</comp>

<comp id="672" class="1005" name="buf_val_z_load_6_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2"/>
<pin id="674" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_z_load_6 "/>
</bind>
</comp>

<comp id="678" class="1005" name="buf_val_x_load_3_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="2"/>
<pin id="680" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_x_load_3_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="buf_val_y_load_3_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="2"/>
<pin id="686" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_y_load_3_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="buf_val_z_load_3_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="2"/>
<pin id="692" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_z_load_3_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="buf_val_x_load_3_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2"/>
<pin id="698" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_x_load_3_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="buf_val_y_load_3_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="2"/>
<pin id="704" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_y_load_3_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="buf_val_z_load_3_2_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2"/>
<pin id="710" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_z_load_3_2 "/>
</bind>
</comp>

<comp id="714" class="1005" name="buf_val_x_load_3_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="2"/>
<pin id="716" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_x_load_3_3 "/>
</bind>
</comp>

<comp id="720" class="1005" name="buf_val_y_load_3_3_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2"/>
<pin id="722" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_y_load_3_3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="buf_val_z_load_3_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="2"/>
<pin id="728" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_z_load_3_3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="buf_val_x_load_3_4_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="2"/>
<pin id="734" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_x_load_3_4 "/>
</bind>
</comp>

<comp id="738" class="1005" name="buf_val_y_load_3_4_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="2"/>
<pin id="740" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_y_load_3_4 "/>
</bind>
</comp>

<comp id="744" class="1005" name="buf_val_z_load_3_4_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="2"/>
<pin id="746" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_z_load_3_4 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_x_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_x_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_y_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="2"/>
<pin id="759" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_y_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_z_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_z_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="exitcond_flatten_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="775" class="1005" name="indvar_flatten_next_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="19" slack="0"/>
<pin id="777" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="784" class="1005" name="or_cond_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_47_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="32"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="792" class="1005" name="c_3_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="797" class="1005" name="buf_val_x_load_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_x_load "/>
</bind>
</comp>

<comp id="802" class="1005" name="buf_val_y_load_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_y_load "/>
</bind>
</comp>

<comp id="807" class="1005" name="buf_val_z_load_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_z_load "/>
</bind>
</comp>

<comp id="812" class="1005" name="buf_val_x_load_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="4"/>
<pin id="814" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_x_load_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="buf_val_y_load_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="4"/>
<pin id="819" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_y_load_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="buf_val_z_load_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="4"/>
<pin id="824" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_z_load_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="buf_val_x_load_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="8"/>
<pin id="829" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="buf_val_x_load_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="buf_val_y_load_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="8"/>
<pin id="834" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="buf_val_y_load_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="buf_val_z_load_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="8"/>
<pin id="839" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="buf_val_z_load_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="buf_val_x_load_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="12"/>
<pin id="844" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="buf_val_x_load_3 "/>
</bind>
</comp>

<comp id="847" class="1005" name="buf_val_y_load_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="12"/>
<pin id="849" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="buf_val_y_load_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="buf_val_z_load_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="12"/>
<pin id="854" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="buf_val_z_load_3 "/>
</bind>
</comp>

<comp id="857" class="1005" name="buf_val_x_load_4_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="16"/>
<pin id="859" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="buf_val_x_load_4 "/>
</bind>
</comp>

<comp id="862" class="1005" name="buf_val_y_load_4_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="16"/>
<pin id="864" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="buf_val_y_load_4 "/>
</bind>
</comp>

<comp id="867" class="1005" name="buf_val_z_load_4_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="16"/>
<pin id="869" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="buf_val_z_load_4 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_x_1_load_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="20"/>
<pin id="874" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="tmp_x_1_load_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_y_1_load_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="20"/>
<pin id="879" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="tmp_y_1_load_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="tmp_z_1_load_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="20"/>
<pin id="884" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="tmp_z_1_load_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_78_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_79_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_80_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="902" class="1005" name="acc_x_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x "/>
</bind>
</comp>

<comp id="907" class="1005" name="acc_y_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y "/>
</bind>
</comp>

<comp id="912" class="1005" name="acc_z_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_145_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_146_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_147_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="acc_x_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="acc_y_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="acc_z_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_145_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_146_2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_147_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="acc_x_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_2 "/>
</bind>
</comp>

<comp id="967" class="1005" name="acc_y_2_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="acc_z_2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_2 "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp_145_3_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145_3 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_146_3_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_3 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_147_3_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_3 "/>
</bind>
</comp>

<comp id="992" class="1005" name="acc_x_3_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_3 "/>
</bind>
</comp>

<comp id="997" class="1005" name="acc_y_3_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_3 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="acc_z_3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_3 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_145_4_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145_4 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_146_4_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_4 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_147_4_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_4 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="acc_x_4_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_4 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="acc_y_4_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_4 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="acc_z_4_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="1"/>
<pin id="1034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_4 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_145_5_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145_5 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_146_5_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_5 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="tmp_147_5_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_5 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="acc_x_5_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_5 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="acc_y_5_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_5 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="acc_z_5_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_5 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_145_6_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145_6 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_146_6_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146_6 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_147_6_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147_6 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="acc_x_6_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_6 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="acc_y_6_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_6 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="acc_z_6_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="1"/>
<pin id="1094" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="154" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="148" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="142" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="54" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="232" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="219" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="206" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="188" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="26" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="188" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="199" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="24" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="199" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="32" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="458" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="34" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="36" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="458" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="474" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="458" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="458" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="555" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="552" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="549" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="546" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="543" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="540" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="537" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="534" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="531" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="528" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="525" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="522" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="519" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="516" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="649"><net_src comp="210" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="223" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="236" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="70" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="669"><net_src comp="74" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="675"><net_src comp="78" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="681"><net_src comp="82" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="687"><net_src comp="86" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="693"><net_src comp="90" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="699"><net_src comp="94" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="705"><net_src comp="98" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="711"><net_src comp="102" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="717"><net_src comp="106" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="723"><net_src comp="110" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="729"><net_src comp="114" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="735"><net_src comp="118" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="741"><net_src comp="122" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="747"><net_src comp="126" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="753"><net_src comp="130" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="760"><net_src comp="134" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="767"><net_src comp="138" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="774"><net_src comp="440" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="446" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="783"><net_src comp="466" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="486" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="492" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="498" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="800"><net_src comp="504" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="805"><net_src comp="508" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="810"><net_src comp="512" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="815"><net_src comp="516" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="820"><net_src comp="519" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="825"><net_src comp="522" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="830"><net_src comp="525" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="835"><net_src comp="528" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="840"><net_src comp="531" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="845"><net_src comp="534" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="850"><net_src comp="537" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="855"><net_src comp="540" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="860"><net_src comp="543" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="865"><net_src comp="546" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="870"><net_src comp="549" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="875"><net_src comp="636" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="880"><net_src comp="639" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="885"><net_src comp="642" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="890"><net_src comp="332" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="895"><net_src comp="337" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="900"><net_src comp="342" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="905"><net_src comp="245" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="910"><net_src comp="250" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="915"><net_src comp="255" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="920"><net_src comp="347" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="925"><net_src comp="352" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="930"><net_src comp="357" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="935"><net_src comp="260" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="940"><net_src comp="264" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="945"><net_src comp="268" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="950"><net_src comp="362" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="955"><net_src comp="367" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="960"><net_src comp="372" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="965"><net_src comp="272" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="970"><net_src comp="276" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="975"><net_src comp="280" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="980"><net_src comp="377" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="985"><net_src comp="382" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="990"><net_src comp="387" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="995"><net_src comp="284" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1000"><net_src comp="288" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1005"><net_src comp="292" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1010"><net_src comp="392" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1015"><net_src comp="397" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1020"><net_src comp="402" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1025"><net_src comp="296" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1030"><net_src comp="300" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1035"><net_src comp="304" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1040"><net_src comp="407" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1045"><net_src comp="412" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1050"><net_src comp="417" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1055"><net_src comp="308" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1060"><net_src comp="312" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1065"><net_src comp="316" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1070"><net_src comp="422" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1075"><net_src comp="428" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1080"><net_src comp="434" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1085"><net_src comp="320" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="1090"><net_src comp="324" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1095"><net_src comp="328" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="176" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filtered_gradient_x | {34 }
	Port: filtered_gradient_y | {34 }
	Port: filtered_gradient_z | {34 }
 - Input state : 
	Port: gradient_weight_x : y_filtered_x | {3 }
	Port: gradient_weight_x : y_filtered_y | {3 }
	Port: gradient_weight_x : y_filtered_z | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond : 1
		c_mid2 : 2
		tmp : 3
		rev : 4
		StgValue_65 : 4
		tmp_44 : 3
		or_cond : 4
		StgValue_68 : 4
		tmp_47 : 3
		StgValue_70 : 4
		c_3 : 3
	State 3
		StgValue_91 : 1
		StgValue_92 : 1
		StgValue_93 : 1
		StgValue_94 : 1
		StgValue_95 : 1
		StgValue_96 : 1
		StgValue_97 : 1
		StgValue_98 : 1
		StgValue_99 : 1
		StgValue_100 : 1
		StgValue_101 : 1
		StgValue_102 : 1
		StgValue_103 : 1
		StgValue_104 : 1
		StgValue_105 : 1
		buf_val_z_load_3_6 : 1
		buf_val_y_load_3_6 : 1
		buf_val_x_load_3_6 : 1
		StgValue_117 : 2
		StgValue_118 : 2
		StgValue_119 : 2
		tmp_78 : 1
		tmp_79 : 1
		tmp_80 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		empty : 1
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_245         |    2    |   227   |   214   |
|          |         grp_fu_250         |    2    |   227   |   214   |
|          |         grp_fu_255         |    2    |   227   |   214   |
|          |         grp_fu_260         |    2    |   227   |   214   |
|          |         grp_fu_264         |    2    |   227   |   214   |
|          |         grp_fu_268         |    2    |   227   |   214   |
|          |         grp_fu_272         |    2    |   227   |   214   |
|          |         grp_fu_276         |    2    |   227   |   214   |
|          |         grp_fu_280         |    2    |   227   |   214   |
|          |         grp_fu_284         |    2    |   227   |   214   |
|   fadd   |         grp_fu_288         |    2    |   227   |   214   |
|          |         grp_fu_292         |    2    |   227   |   214   |
|          |         grp_fu_296         |    2    |   227   |   214   |
|          |         grp_fu_300         |    2    |   227   |   214   |
|          |         grp_fu_304         |    2    |   227   |   214   |
|          |         grp_fu_308         |    2    |   227   |   214   |
|          |         grp_fu_312         |    2    |   227   |   214   |
|          |         grp_fu_316         |    2    |   227   |   214   |
|          |         grp_fu_320         |    2    |   227   |   214   |
|          |         grp_fu_324         |    2    |   227   |   214   |
|          |         grp_fu_328         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_332         |    3    |   128   |   135   |
|          |         grp_fu_337         |    3    |   128   |   135   |
|          |         grp_fu_342         |    3    |   128   |   135   |
|          |         grp_fu_347         |    3    |   128   |   135   |
|          |         grp_fu_352         |    3    |   128   |   135   |
|          |         grp_fu_357         |    3    |   128   |   135   |
|          |         grp_fu_362         |    3    |   128   |   135   |
|          |         grp_fu_367         |    3    |   128   |   135   |
|          |         grp_fu_372         |    3    |   128   |   135   |
|          |         grp_fu_377         |    3    |   128   |   135   |
|   fmul   |         grp_fu_382         |    3    |   128   |   135   |
|          |         grp_fu_387         |    3    |   128   |   135   |
|          |         grp_fu_392         |    3    |   128   |   135   |
|          |         grp_fu_397         |    3    |   128   |   135   |
|          |         grp_fu_402         |    3    |   128   |   135   |
|          |         grp_fu_407         |    3    |   128   |   135   |
|          |         grp_fu_412         |    3    |   128   |   135   |
|          |         grp_fu_417         |    3    |   128   |   135   |
|          |         grp_fu_422         |    3    |   128   |   135   |
|          |         grp_fu_428         |    3    |   128   |   135   |
|          |         grp_fu_434         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_440  |    0    |    0    |    20   |
|   icmp   |       exitcond_fu_452      |    0    |    0    |    13   |
|          |        tmp_44_fu_480       |    0    |    0    |    13   |
|          |        tmp_47_fu_492       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    add   | indvar_flatten_next_fu_446 |    0    |    0    |    26   |
|          |         c_3_fu_498         |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|  select  |        c_mid2_fu_458       |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    xor   |         rev_fu_474         |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_486       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_x_read_fu_142     |    0    |    0    |    0    |
|   read   |      tmp_y_read_fu_148     |    0    |    0    |    0    |
|          |      tmp_z_read_fu_154     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      grp_write_fu_160      |    0    |    0    |    0    |
|   write  |      grp_write_fu_168      |    0    |    0    |    0    |
|          |      grp_write_fu_176      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|         tmp_fu_466         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |   105   |   7455  |   7447  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      acc_x_1_reg_932      |   32   |
|      acc_x_2_reg_962      |   32   |
|      acc_x_3_reg_992      |   32   |
|      acc_x_4_reg_1022     |   32   |
|      acc_x_5_reg_1052     |   32   |
|      acc_x_6_reg_1082     |   32   |
|       acc_x_reg_902       |   32   |
|      acc_y_1_reg_937      |   32   |
|      acc_y_2_reg_967      |   32   |
|      acc_y_3_reg_997      |   32   |
|      acc_y_4_reg_1027     |   32   |
|      acc_y_5_reg_1057     |   32   |
|      acc_y_6_reg_1087     |   32   |
|       acc_y_reg_907       |   32   |
|      acc_z_1_reg_942      |   32   |
|      acc_z_2_reg_972      |   32   |
|      acc_z_3_reg_1002     |   32   |
|      acc_z_4_reg_1032     |   32   |
|      acc_z_5_reg_1062     |   32   |
|      acc_z_6_reg_1092     |   32   |
|       acc_z_reg_912       |   32   |
|  buf_val_x_load_1_reg_812 |   32   |
|  buf_val_x_load_2_reg_827 |   32   |
| buf_val_x_load_3_1_reg_678|   32   |
| buf_val_x_load_3_2_reg_696|   32   |
| buf_val_x_load_3_3_reg_714|   32   |
| buf_val_x_load_3_4_reg_732|   32   |
| buf_val_x_load_3_6_reg_232|   32   |
|  buf_val_x_load_3_reg_842 |   32   |
|  buf_val_x_load_4_reg_857 |   32   |
|  buf_val_x_load_6_reg_660 |   32   |
|   buf_val_x_load_reg_797  |   32   |
|  buf_val_y_load_1_reg_817 |   32   |
|  buf_val_y_load_2_reg_832 |   32   |
| buf_val_y_load_3_1_reg_684|   32   |
| buf_val_y_load_3_2_reg_702|   32   |
| buf_val_y_load_3_3_reg_720|   32   |
| buf_val_y_load_3_4_reg_738|   32   |
| buf_val_y_load_3_6_reg_219|   32   |
|  buf_val_y_load_3_reg_847 |   32   |
|  buf_val_y_load_4_reg_862 |   32   |
|  buf_val_y_load_6_reg_666 |   32   |
|   buf_val_y_load_reg_802  |   32   |
|  buf_val_z_load_1_reg_822 |   32   |
|  buf_val_z_load_2_reg_837 |   32   |
| buf_val_z_load_3_1_reg_690|   32   |
| buf_val_z_load_3_2_reg_708|   32   |
| buf_val_z_load_3_3_reg_726|   32   |
| buf_val_z_load_3_4_reg_744|   32   |
| buf_val_z_load_3_6_reg_206|   32   |
|  buf_val_z_load_3_reg_852 |   32   |
|  buf_val_z_load_4_reg_867 |   32   |
|  buf_val_z_load_6_reg_672 |   32   |
|   buf_val_z_load_reg_807  |   32   |
|        c_3_reg_792        |   11   |
|         c_reg_195         |   11   |
|  exitcond_flatten_reg_771 |    1   |
|indvar_flatten_next_reg_775|   19   |
|   indvar_flatten_reg_184  |   19   |
|      or_cond_reg_784      |    1   |
|     tmp_145_1_reg_917     |   32   |
|     tmp_145_2_reg_947     |   32   |
|     tmp_145_3_reg_977     |   32   |
|     tmp_145_4_reg_1007    |   32   |
|     tmp_145_5_reg_1037    |   32   |
|     tmp_145_6_reg_1067    |   32   |
|     tmp_146_1_reg_922     |   32   |
|     tmp_146_2_reg_952     |   32   |
|     tmp_146_3_reg_982     |   32   |
|     tmp_146_4_reg_1012    |   32   |
|     tmp_146_5_reg_1042    |   32   |
|     tmp_146_6_reg_1072    |   32   |
|     tmp_147_1_reg_927     |   32   |
|     tmp_147_2_reg_957     |   32   |
|     tmp_147_3_reg_987     |   32   |
|     tmp_147_4_reg_1017    |   32   |
|     tmp_147_5_reg_1047    |   32   |
|     tmp_147_6_reg_1077    |   32   |
|       tmp_47_reg_788      |    1   |
|       tmp_78_reg_887      |   32   |
|       tmp_79_reg_892      |   32   |
|       tmp_80_reg_897      |   32   |
|        tmp_reg_780        |    1   |
|   tmp_x_1_load_1_reg_872  |   32   |
|      tmp_x_1_reg_750      |   32   |
|   tmp_y_1_load_1_reg_877  |   32   |
|      tmp_y_1_reg_757      |   32   |
|   tmp_z_1_load_1_reg_882  |   32   |
|      tmp_z_1_reg_764      |   32   |
+---------------------------+--------+
|           Total           |  2656  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_160      |  p2  |   2  |  32  |   64   ||    9    |
|      grp_write_fu_168      |  p2  |   2  |  32  |   64   ||    9    |
|      grp_write_fu_176      |  p2  |   2  |  32  |   64   ||    9    |
| buf_val_z_load_3_6_reg_206 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_y_load_3_6_reg_219 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_x_load_3_6_reg_232 |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_332         |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_337         |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_342         |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   576  ||  5.904  ||    81   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   105  |    -   |  7455  |  7447  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |  2656  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   105  |    5   |  10111 |  7528  |
+-----------+--------+--------+--------+--------+
