Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:12:35 MDT 2014
| Date         : Tue Mar 03 19:34:41 2015
| Host         : Kris-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file aicontroller_control_sets_placed.rpt
| Design       : aicontroller
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    17 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------+-----------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                |                       |                1 |              1 |
|  clk_IBUF_BUFG |                | p_0_in                |                2 |              8 |
|  clk_IBUF_BUFG | n_0_LED[9]_i_2 | p_0_in                |                5 |             10 |
|  clk_IBUF_BUFG |                | placement00/col_out00 |                4 |             12 |
+----------------+----------------+-----------------------+------------------+----------------+


