Time resolution is 1 ps
$stop called at time : 15 ns : File "E:/verilog/test/project_3/project_3.srcs/sim_1/new/half_adder_tb.v" Line 39
