{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656354287508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656354287509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 15:24:47 2022 " "Processing started: Mon Jun 27 15:24:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656354287509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354287509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354287509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656354288458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656354288458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "D:/workspace/2022/verilog/PBL-4/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656354303763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354303763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_cedula.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada_cedula.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_cedula " "Found entity 1: entrada_cedula" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656354303883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354303883 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(23) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(23): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(26) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(26): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(29) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(29): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(32) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(32): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(35) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(35): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(38) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(38): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(41) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(41): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(44) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(44): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(47) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(47): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656354303981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 27 15:25:03 2022 " "Processing ended: Mon Jun 27 15:25:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656354303981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656354303981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656354303981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354303981 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354304617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656354287508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656354287509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 15:24:47 2022 " "Processing started: Mon Jun 27 15:24:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656354287509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354287509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354287509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656354288458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656354288458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "D:/workspace/2022/verilog/PBL-4/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656354303763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354303763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_cedula.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada_cedula.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_cedula " "Found entity 1: entrada_cedula" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656354303883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354303883 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(23) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(23): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(26) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(26): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(29) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(29): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(32) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(32): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(35) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(35): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(38) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(38): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(41) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(41): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(44) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(44): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "valor_saida entrada_cedula.v(47) " "Verilog HDL Procedural Assignment error at entrada_cedula.v(47): object \"valor_saida\" on left-hand side of assignment must have a variable data type" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1656354303922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656354303981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 27 15:25:03 2022 " "Processing ended: Mon Jun 27 15:25:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656354303981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656354303981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656354303981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354303981 ""}
