============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  08:59:03 am
  Module:                 INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type         Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)               launch                                         0 R 
reg_line_in_reg[5][5]/CP                                          0             0 R 
reg_line_in_reg[5][5]/Q          HS65_LS_DFPRQX18      17 79.2  137  +237     237 F 
gen_filter[8].U_S0/e0[5] 
  addinc_U_0_U_S0_add_18_16/A[7] 
    g338/A                                                             +0     237   
    g338/Z                       HS65_LS_NAND2AX7       2 13.9   98  +156     393 F 
    g317/C                                                             +0     394   
    g317/Z                       HS65_LS_OAI12X24       3 19.6   55   +60     454 R 
    g309/B                                                             +0     454   
    g309/Z                       HS65_LS_NAND2X14       1  7.3   33   +42     496 F 
    g306/B                                                             +0     496   
    g306/Z                       HS65_LS_NAND2X14       1 14.9   41   +36     532 R 
    g293/C                                                             +0     533   
    g293/Z                       HS65_LS_AOI12X35       3 21.3   32   +40     573 F 
    g285/B                                                             +0     573   
    g285/Z                       HS65_LS_OAI12X18       1 10.0   48   +39     612 R 
    g283/B                                                             +0     612   
    g283/Z                       HS65_LS_XOR2X27        2 20.4   36   +92     704 F 
  addinc_U_0_U_S0_add_18_16/Z[9] 
  csa_tree_U_S13_add_18_10_groupi/in_0[9] 
    g605/A0                                                            +0     704   
    g605/S0                      HS65_LS_HA1X27         2 13.1   25  +109     813 F 
    g600/B                                                             +0     813   
    g600/Z                       HS65_LS_NAND2X7        2 10.3   47   +39     852 R 
    g573/C                                                             +0     852   
    g573/Z                       HS65_LS_OA12X27        3 15.5   29   +81     934 R 
    g572/A                                                             +0     934   
    g572/Z                       HS65_LS_IVX9           1  5.1   21   +28     962 F 
    g569/B                                                             +0     962   
    g569/Z                       HS65_LS_AOI12X6        1  4.8   59   +41    1003 R 
    g542/A                                                             +0    1003   
    g542/Z                       HS65_LS_NAND3X6        1  5.5   60   +73    1076 F 
    g539/B                                                             +0    1076   
    g539/Z                       HS65_LS_XOR2X9         2  7.6   42  +104    1180 R 
  csa_tree_U_S13_add_18_10_groupi/out_0[12] 
  csa_tree_U_S14_add_18_10_groupi/in_0[12] 
    g1155/P                                                            +0    1180   
    g1155/Z                      HS65_LS_PAO2X9         2 10.5   51   +99    1279 R 
    g1126/A                                                            +0    1279   
    g1126/Z                      HS65_LS_NOR2AX19       3 18.4   56   +92    1371 R 
    g1104/A                                                            +0    1371   
    g1104/Z                      HS65_LS_NOR2X19        2 15.5   32   +46    1417 F 
    g1085/A                                                            +0    1417   
    g1085/Z                      HS65_LS_AOI12X12       1  7.6   50   +46    1463 R 
    g1051/A                                                            +0    1463   
    g1051/Z                      HS65_LS_NAND2X14       1 10.0   36   +48    1512 F 
    g1049/B                                                            +0    1512   
    g1049/Z                      HS65_LS_XOR2X27        3 22.8   37   +89    1601 F 
  csa_tree_U_S14_add_18_10_groupi/out_0[14] 
  csa_tree_U_S15_add_41_16_groupi/in_0[14] 
    g533/A0                                                            +0    1601   
    g533/S0                      HS65_LS_FA1X27         2  8.8   28  +159    1760 R 
    g445/B                                                             +0    1760   
    g445/Z                       HS65_LS_NOR2X6         2  7.7   39   +38    1798 F 
    g435/B                                                             +0    1798   
    g435/Z                       HS65_LS_NOR2X6         2  7.2   66   +59    1856 R 
    g415/A                                                             +0    1856   
    g415/Z                       HS65_LS_NOR2AX6        2 11.3   91  +124    1980 R 
    g404/A                                                             +0    1980   
    g404/Z                       HS65_LS_NAND2X7        1  5.1   42   +67    2047 F 
    g385/C                                                             +0    2047   
    g385/Z                       HS65_LS_NAND3X6        1  3.7   31   +35    2082 R 
  csa_tree_U_S15_add_41_16_groupi/out_0[16] 
gen_filter[8].U_S0/f2[10] 
reg_out_inter_reg[25][9]/D  <<<  HS65_LS_DFPRQX9                       +0    2082   
reg_out_inter_reg[25][9]/CP      setup                            0  +104    2186 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)               capture                                     2300 R 
                                 adjustments                         -100    2200   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :      14ps 
Start-point  : reg_line_in_reg[5][5]/CP
End-point    : reg_out_inter_reg[25][9]/D
