Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul  7 17:18:45 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          4           
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.763      -90.556                      4                  390        0.184        0.000                      0                  390        4.500        0.000                       0                   216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -22.763      -90.556                      4                  390        0.184        0.000                      0                  390        4.500        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack      -22.763ns,  Total Violation      -90.556ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.763ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/number_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.714ns  (logic 4.261ns (13.025%)  route 28.453ns (86.975%))
  Logic Levels:           30  (LUT3=1 LUT4=4 LUT5=4 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.709     5.311    uart_recv_b8_inst/CLK
    SLICE_X1Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  uart_recv_b8_inst/uart_data_reg[20]/Q
                         net (fo=9, routed)           1.245     7.012    uart_recv_b8_inst/uart_data_reg[63]_1[20]
    SLICE_X3Y110         LUT3 (Prop_lut3_I2_O)        0.124     7.136 r  uart_recv_b8_inst/number_display[3]_i_1823/O
                         net (fo=1, routed)           0.709     7.845    LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1715
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1691/O
                         net (fo=14, routed)          0.902     8.871    uart_recv_b8_inst/number_display[3]_i_1671_0[23]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     8.995 r  uart_recv_b8_inst/number_display[3]_i_1715/O
                         net (fo=9, routed)           1.364    10.359    uart_recv_b8_inst/uart_data_reg[63]_0[12]
    SLICE_X0Y113         LUT6 (Prop_lut6_I1_O)        0.124    10.483 r  uart_recv_b8_inst/number_display[3]_i_1732/O
                         net (fo=1, routed)           0.813    11.296    LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1463
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.124    11.420 r  LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1601/O
                         net (fo=5, routed)           0.580    11.999    uart_recv_b8_inst/number_display[3]_i_1313_0[0]
    SLICE_X1Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.123 r  uart_recv_b8_inst/number_display[3]_i_1463/O
                         net (fo=10, routed)          1.705    13.828    uart_recv_b8_inst/number_display[3]_i_1463_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I3_O)        0.124    13.952 f  uart_recv_b8_inst/number_display[3]_i_1408/O
                         net (fo=5, routed)           0.941    14.893    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x11[21]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.124    15.017 r  uart_recv_b8_inst/number_display[3]_i_1354/O
                         net (fo=1, routed)           0.844    15.862    uart_recv_b8_inst/number_display[3]_i_1354_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124    15.986 r  uart_recv_b8_inst/number_display[3]_i_1191/O
                         net (fo=14, routed)          1.259    17.244    uart_recv_b8_inst/number_display[3]_i_1296_0[9]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124    17.368 r  uart_recv_b8_inst/number_display[3]_i_1168/O
                         net (fo=3, routed)           0.721    18.089    LELBC_Test_decrypt_inst/ltr6/temp2_2[6]
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.124    18.213 r  LELBC_Test_decrypt_inst/ltr6/number_display[3]_i_1125/O
                         net (fo=5, routed)           0.814    19.028    LELBC_Test_decrypt_inst/ltr7/x9[4]
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.152 r  LELBC_Test_decrypt_inst/ltr7/number_display[3]_i_1031/O
                         net (fo=5, routed)           1.257    20.409    uart_recv_b8_inst/number_display[3]_i_845_0[8]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.533 r  uart_recv_b8_inst/number_display[3]_i_980/O
                         net (fo=2, routed)           1.002    21.535    uart_recv_b8_inst/number_display[3]_i_980_n_0
    SLICE_X29Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.659 r  uart_recv_b8_inst/number_display[3]_i_838/O
                         net (fo=9, routed)           0.893    22.551    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x7[15]
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    22.675 r  uart_recv_b8_inst/number_display[3]_i_1000/O
                         net (fo=2, routed)           1.125    23.800    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr9/temp2[3]
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.124    23.924 f  uart_recv_b8_inst/number_display[3]_i_898/O
                         net (fo=3, routed)           1.351    25.275    uart_recv_b8_inst/number_display[3]_i_898_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.399 r  uart_recv_b8_inst/number_display[3]_i_745/O
                         net (fo=3, routed)           0.665    26.064    uart_recv_b8_inst/number_display[3]_i_834_0[15]
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.188 r  uart_recv_b8_inst/number_display[3]_i_572/O
                         net (fo=7, routed)           0.944    27.133    uart_recv_b8_inst/number_display[3]_i_699_3
    SLICE_X15Y105        LUT4 (Prop_lut4_I2_O)        0.124    27.257 r  uart_recv_b8_inst/number_display[3]_i_457/O
                         net (fo=15, routed)          1.351    28.608    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr11/temp2[6]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    28.732 r  uart_recv_b8_inst/number_display[3]_i_668/O
                         net (fo=1, routed)           0.713    29.445    uart_recv_b8_inst/number_display[3]_i_668_n_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I2_O)        0.124    29.569 r  uart_recv_b8_inst/number_display[3]_i_523/O
                         net (fo=5, routed)           0.776    30.345    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x3[5]
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.124    30.469 r  uart_recv_b8_inst/number_display[3]_i_424/O
                         net (fo=10, routed)          1.399    31.868    uart_recv_b8_inst/number_display[3]_i_424_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    31.992 f  uart_recv_b8_inst/number_display[3]_i_315/O
                         net (fo=3, routed)           0.977    32.969    uart_recv_b8_inst/number_display[3]_i_315_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I0_O)        0.124    33.093 r  uart_recv_b8_inst/number_display[3]_i_185/O
                         net (fo=3, routed)           0.760    33.852    uart_recv_b8_inst/number_display[3]_i_401_0[6]
    SLICE_X13Y115        LUT5 (Prop_lut5_I1_O)        0.124    33.976 r  uart_recv_b8_inst/number_display[3]_i_117/O
                         net (fo=8, routed)           0.830    34.806    LELBC_Test_decrypt_inst/ltr15/number_display[3]_i_50_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I4_O)        0.124    34.930 r  LELBC_Test_decrypt_inst/ltr15/number_display[3]_i_86/O
                         net (fo=5, routed)           1.045    35.975    uart_recv_b8_inst/x0[12]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    36.099 r  uart_recv_b8_inst/number_display[2]_i_13/O
                         net (fo=1, routed)           0.596    36.695    uart_recv_b8_inst/number_display[2]_i_13_n_0
    SLICE_X12Y116        LUT6 (Prop_lut6_I4_O)        0.124    36.819 r  uart_recv_b8_inst/number_display[2]_i_5/O
                         net (fo=1, routed)           0.873    37.692    uart_recv_b8_inst/number_display[2]_i_5_n_0
    SLICE_X12Y113        LUT4 (Prop_lut4_I1_O)        0.124    37.816 r  uart_recv_b8_inst/number_display[2]_i_2/O
                         net (fo=1, routed)           0.000    37.816    uart_recv_b8_inst/number_display[2]_i_2_n_0
    SLICE_X12Y113        MUXF7 (Prop_muxf7_I0_O)      0.209    38.025 r  uart_recv_b8_inst/number_display_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    38.025    led_inst/number_display_reg[2]_0
    SLICE_X12Y113        FDRE                                         r  led_inst/number_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.503    14.925    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  led_inst/number_display_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X12Y113        FDRE (Setup_fdre_C_D)        0.113    15.262    led_inst/number_display_reg[2]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -38.025    
  -------------------------------------------------------------------
                         slack                                -22.763    

Slack (VIOLATED) :        -22.721ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/number_display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.666ns  (logic 4.142ns (12.680%)  route 28.524ns (87.320%))
  Logic Levels:           29  (LUT3=1 LUT4=4 LUT5=4 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.709     5.311    uart_recv_b8_inst/CLK
    SLICE_X1Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  uart_recv_b8_inst/uart_data_reg[20]/Q
                         net (fo=9, routed)           1.245     7.012    uart_recv_b8_inst/uart_data_reg[63]_1[20]
    SLICE_X3Y110         LUT3 (Prop_lut3_I2_O)        0.124     7.136 r  uart_recv_b8_inst/number_display[3]_i_1823/O
                         net (fo=1, routed)           0.709     7.845    LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1715
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1691/O
                         net (fo=14, routed)          0.902     8.871    uart_recv_b8_inst/number_display[3]_i_1671_0[23]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     8.995 r  uart_recv_b8_inst/number_display[3]_i_1715/O
                         net (fo=9, routed)           1.364    10.359    uart_recv_b8_inst/uart_data_reg[63]_0[12]
    SLICE_X0Y113         LUT6 (Prop_lut6_I1_O)        0.124    10.483 r  uart_recv_b8_inst/number_display[3]_i_1732/O
                         net (fo=1, routed)           0.813    11.296    LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1463
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.124    11.420 r  LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1601/O
                         net (fo=5, routed)           0.580    11.999    uart_recv_b8_inst/number_display[3]_i_1313_0[0]
    SLICE_X1Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.123 r  uart_recv_b8_inst/number_display[3]_i_1463/O
                         net (fo=10, routed)          1.705    13.828    uart_recv_b8_inst/number_display[3]_i_1463_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I3_O)        0.124    13.952 f  uart_recv_b8_inst/number_display[3]_i_1408/O
                         net (fo=5, routed)           0.941    14.893    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x11[21]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.124    15.017 r  uart_recv_b8_inst/number_display[3]_i_1354/O
                         net (fo=1, routed)           0.844    15.862    uart_recv_b8_inst/number_display[3]_i_1354_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124    15.986 r  uart_recv_b8_inst/number_display[3]_i_1191/O
                         net (fo=14, routed)          1.259    17.244    uart_recv_b8_inst/number_display[3]_i_1296_0[9]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124    17.368 r  uart_recv_b8_inst/number_display[3]_i_1168/O
                         net (fo=3, routed)           0.721    18.089    LELBC_Test_decrypt_inst/ltr6/temp2_2[6]
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.124    18.213 r  LELBC_Test_decrypt_inst/ltr6/number_display[3]_i_1125/O
                         net (fo=5, routed)           0.814    19.028    LELBC_Test_decrypt_inst/ltr7/x9[4]
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.152 r  LELBC_Test_decrypt_inst/ltr7/number_display[3]_i_1031/O
                         net (fo=5, routed)           1.257    20.409    uart_recv_b8_inst/number_display[3]_i_845_0[8]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.533 r  uart_recv_b8_inst/number_display[3]_i_980/O
                         net (fo=2, routed)           1.002    21.535    uart_recv_b8_inst/number_display[3]_i_980_n_0
    SLICE_X29Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.659 r  uart_recv_b8_inst/number_display[3]_i_838/O
                         net (fo=9, routed)           0.893    22.551    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x7[15]
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    22.675 r  uart_recv_b8_inst/number_display[3]_i_1000/O
                         net (fo=2, routed)           1.125    23.800    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr9/temp2[3]
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.124    23.924 f  uart_recv_b8_inst/number_display[3]_i_898/O
                         net (fo=3, routed)           1.351    25.275    uart_recv_b8_inst/number_display[3]_i_898_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.399 r  uart_recv_b8_inst/number_display[3]_i_745/O
                         net (fo=3, routed)           0.665    26.064    uart_recv_b8_inst/number_display[3]_i_834_0[15]
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.188 r  uart_recv_b8_inst/number_display[3]_i_572/O
                         net (fo=7, routed)           0.944    27.133    uart_recv_b8_inst/number_display[3]_i_699_3
    SLICE_X15Y105        LUT4 (Prop_lut4_I2_O)        0.124    27.257 r  uart_recv_b8_inst/number_display[3]_i_457/O
                         net (fo=15, routed)          1.351    28.608    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr11/temp2[6]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    28.732 r  uart_recv_b8_inst/number_display[3]_i_668/O
                         net (fo=1, routed)           0.713    29.445    uart_recv_b8_inst/number_display[3]_i_668_n_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I2_O)        0.124    29.569 r  uart_recv_b8_inst/number_display[3]_i_523/O
                         net (fo=5, routed)           0.776    30.345    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x3[5]
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.124    30.469 r  uart_recv_b8_inst/number_display[3]_i_424/O
                         net (fo=10, routed)          1.399    31.868    uart_recv_b8_inst/number_display[3]_i_424_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    31.992 f  uart_recv_b8_inst/number_display[3]_i_315/O
                         net (fo=3, routed)           0.771    32.763    uart_recv_b8_inst/number_display[3]_i_315_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    32.887 r  uart_recv_b8_inst/number_display[3]_i_186/O
                         net (fo=6, routed)           1.023    33.909    uart_recv_b8_inst/number_display[3]_i_401_0[5]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124    34.033 r  uart_recv_b8_inst/number_display[3]_i_161/O
                         net (fo=9, routed)           1.477    35.510    uart_recv_b8_inst/number_display[3]_i_291_0
    SLICE_X31Y119        LUT5 (Prop_lut5_I0_O)        0.124    35.634 r  uart_recv_b8_inst/number_display[3]_i_45/O
                         net (fo=2, routed)           0.981    36.615    uart_recv_b8_inst/number_display[3]_i_45_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I3_O)        0.124    36.739 r  uart_recv_b8_inst/number_display[3]_i_10/O
                         net (fo=1, routed)           0.900    37.639    uart_recv_b8_inst/number_display[3]_i_10_n_0
    SLICE_X14Y119        LUT4 (Prop_lut4_I2_O)        0.124    37.763 r  uart_recv_b8_inst/number_display[3]_i_3/O
                         net (fo=1, routed)           0.000    37.763    uart_recv_b8_inst/number_display[3]_i_3_n_0
    SLICE_X14Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    37.977 r  uart_recv_b8_inst/number_display_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    37.977    led_inst/number_display_reg[3]_0
    SLICE_X14Y119        FDRE                                         r  led_inst/number_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.497    14.919    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y119        FDRE                                         r  led_inst/number_display_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y119        FDRE (Setup_fdre_C_D)        0.113    15.256    led_inst/number_display_reg[3]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -37.977    
  -------------------------------------------------------------------
                         slack                                -22.721    

Slack (VIOLATED) :        -22.568ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/number_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.460ns  (logic 4.264ns (13.136%)  route 28.196ns (86.864%))
  Logic Levels:           30  (LUT3=1 LUT4=4 LUT5=4 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.709     5.311    uart_recv_b8_inst/CLK
    SLICE_X1Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  uart_recv_b8_inst/uart_data_reg[20]/Q
                         net (fo=9, routed)           1.245     7.012    uart_recv_b8_inst/uart_data_reg[63]_1[20]
    SLICE_X3Y110         LUT3 (Prop_lut3_I2_O)        0.124     7.136 r  uart_recv_b8_inst/number_display[3]_i_1823/O
                         net (fo=1, routed)           0.709     7.845    LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1715
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1691/O
                         net (fo=14, routed)          0.902     8.871    uart_recv_b8_inst/number_display[3]_i_1671_0[23]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     8.995 r  uart_recv_b8_inst/number_display[3]_i_1715/O
                         net (fo=9, routed)           1.364    10.359    uart_recv_b8_inst/uart_data_reg[63]_0[12]
    SLICE_X0Y113         LUT6 (Prop_lut6_I1_O)        0.124    10.483 r  uart_recv_b8_inst/number_display[3]_i_1732/O
                         net (fo=1, routed)           0.813    11.296    LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1463
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.124    11.420 r  LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1601/O
                         net (fo=5, routed)           0.580    11.999    uart_recv_b8_inst/number_display[3]_i_1313_0[0]
    SLICE_X1Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.123 r  uart_recv_b8_inst/number_display[3]_i_1463/O
                         net (fo=10, routed)          1.705    13.828    uart_recv_b8_inst/number_display[3]_i_1463_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I3_O)        0.124    13.952 f  uart_recv_b8_inst/number_display[3]_i_1408/O
                         net (fo=5, routed)           0.941    14.893    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x11[21]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.124    15.017 r  uart_recv_b8_inst/number_display[3]_i_1354/O
                         net (fo=1, routed)           0.844    15.862    uart_recv_b8_inst/number_display[3]_i_1354_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124    15.986 r  uart_recv_b8_inst/number_display[3]_i_1191/O
                         net (fo=14, routed)          1.259    17.244    uart_recv_b8_inst/number_display[3]_i_1296_0[9]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124    17.368 r  uart_recv_b8_inst/number_display[3]_i_1168/O
                         net (fo=3, routed)           0.721    18.089    LELBC_Test_decrypt_inst/ltr6/temp2_2[6]
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.124    18.213 r  LELBC_Test_decrypt_inst/ltr6/number_display[3]_i_1125/O
                         net (fo=5, routed)           0.814    19.028    LELBC_Test_decrypt_inst/ltr7/x9[4]
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.152 r  LELBC_Test_decrypt_inst/ltr7/number_display[3]_i_1031/O
                         net (fo=5, routed)           1.257    20.409    uart_recv_b8_inst/number_display[3]_i_845_0[8]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.533 r  uart_recv_b8_inst/number_display[3]_i_980/O
                         net (fo=2, routed)           1.002    21.535    uart_recv_b8_inst/number_display[3]_i_980_n_0
    SLICE_X29Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.659 r  uart_recv_b8_inst/number_display[3]_i_838/O
                         net (fo=9, routed)           0.893    22.551    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x7[15]
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    22.675 r  uart_recv_b8_inst/number_display[3]_i_1000/O
                         net (fo=2, routed)           1.125    23.800    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr9/temp2[3]
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.124    23.924 f  uart_recv_b8_inst/number_display[3]_i_898/O
                         net (fo=3, routed)           1.351    25.275    uart_recv_b8_inst/number_display[3]_i_898_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.399 r  uart_recv_b8_inst/number_display[3]_i_745/O
                         net (fo=3, routed)           0.665    26.064    uart_recv_b8_inst/number_display[3]_i_834_0[15]
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.188 r  uart_recv_b8_inst/number_display[3]_i_572/O
                         net (fo=7, routed)           0.944    27.133    uart_recv_b8_inst/number_display[3]_i_699_3
    SLICE_X15Y105        LUT4 (Prop_lut4_I2_O)        0.124    27.257 r  uart_recv_b8_inst/number_display[3]_i_457/O
                         net (fo=15, routed)          1.351    28.608    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr11/temp2[6]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    28.732 r  uart_recv_b8_inst/number_display[3]_i_668/O
                         net (fo=1, routed)           0.713    29.445    uart_recv_b8_inst/number_display[3]_i_668_n_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I2_O)        0.124    29.569 r  uart_recv_b8_inst/number_display[3]_i_523/O
                         net (fo=5, routed)           0.776    30.345    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x3[5]
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.124    30.469 r  uart_recv_b8_inst/number_display[3]_i_424/O
                         net (fo=10, routed)          1.399    31.868    uart_recv_b8_inst/number_display[3]_i_424_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    31.992 f  uart_recv_b8_inst/number_display[3]_i_315/O
                         net (fo=3, routed)           0.771    32.763    uart_recv_b8_inst/number_display[3]_i_315_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    32.887 r  uart_recv_b8_inst/number_display[3]_i_186/O
                         net (fo=6, routed)           1.023    33.909    uart_recv_b8_inst/number_display[3]_i_401_0[5]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124    34.033 r  uart_recv_b8_inst/number_display[3]_i_161/O
                         net (fo=9, routed)           0.952    34.986    LELBC_Test_decrypt_inst/ltr15/number_display[3]_i_30_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    35.110 r  LELBC_Test_decrypt_inst/ltr15/number_display[3]_i_118/O
                         net (fo=5, routed)           0.647    35.757    uart_recv_b8_inst/x0[6]
    SLICE_X15Y121        LUT5 (Prop_lut5_I4_O)        0.124    35.881 r  uart_recv_b8_inst/number_display[3]_i_29/O
                         net (fo=4, routed)           0.782    36.663    uart_recv_b8_inst/number_display[3]_i_29_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I1_O)        0.124    36.787 r  uart_recv_b8_inst/number_display[0]_i_4_comp/O
                         net (fo=1, routed)           0.648    37.435    uart_recv_b8_inst/number_display[0]_i_4_n_0
    SLICE_X13Y123        LUT4 (Prop_lut4_I0_O)        0.124    37.559 r  uart_recv_b8_inst/number_display[0]_i_2/O
                         net (fo=1, routed)           0.000    37.559    uart_recv_b8_inst/number_display[0]_i_2_n_0
    SLICE_X13Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    37.771 r  uart_recv_b8_inst/number_display_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    37.771    led_inst/number_display_reg[0]_0
    SLICE_X13Y123        FDRE                                         r  led_inst/number_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.915    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y123        FDRE                                         r  led_inst/number_display_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.064    15.203    led_inst/number_display_reg[0]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -37.771    
  -------------------------------------------------------------------
                         slack                                -22.568    

Slack (VIOLATED) :        -22.503ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/number_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.445ns  (logic 4.261ns (13.133%)  route 28.184ns (86.867%))
  Logic Levels:           30  (LUT3=1 LUT4=5 LUT5=3 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.709     5.311    uart_recv_b8_inst/CLK
    SLICE_X1Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  uart_recv_b8_inst/uart_data_reg[20]/Q
                         net (fo=9, routed)           1.245     7.012    uart_recv_b8_inst/uart_data_reg[63]_1[20]
    SLICE_X3Y110         LUT3 (Prop_lut3_I2_O)        0.124     7.136 r  uart_recv_b8_inst/number_display[3]_i_1823/O
                         net (fo=1, routed)           0.709     7.845    LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1715
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  LELBC_Test_decrypt_inst/ltr1/number_display[3]_i_1691/O
                         net (fo=14, routed)          0.902     8.871    uart_recv_b8_inst/number_display[3]_i_1671_0[23]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     8.995 r  uart_recv_b8_inst/number_display[3]_i_1715/O
                         net (fo=9, routed)           1.364    10.359    uart_recv_b8_inst/uart_data_reg[63]_0[12]
    SLICE_X0Y113         LUT6 (Prop_lut6_I1_O)        0.124    10.483 r  uart_recv_b8_inst/number_display[3]_i_1732/O
                         net (fo=1, routed)           0.813    11.296    LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1463
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.124    11.420 r  LELBC_Test_decrypt_inst/ltr3/number_display[3]_i_1601/O
                         net (fo=5, routed)           0.580    11.999    uart_recv_b8_inst/number_display[3]_i_1313_0[0]
    SLICE_X1Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.123 r  uart_recv_b8_inst/number_display[3]_i_1463/O
                         net (fo=10, routed)          1.705    13.828    uart_recv_b8_inst/number_display[3]_i_1463_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I3_O)        0.124    13.952 f  uart_recv_b8_inst/number_display[3]_i_1408/O
                         net (fo=5, routed)           0.941    14.893    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x11[21]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.124    15.017 r  uart_recv_b8_inst/number_display[3]_i_1354/O
                         net (fo=1, routed)           0.844    15.862    uart_recv_b8_inst/number_display[3]_i_1354_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124    15.986 r  uart_recv_b8_inst/number_display[3]_i_1191/O
                         net (fo=14, routed)          1.259    17.244    uart_recv_b8_inst/number_display[3]_i_1296_0[9]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124    17.368 r  uart_recv_b8_inst/number_display[3]_i_1168/O
                         net (fo=3, routed)           0.721    18.089    LELBC_Test_decrypt_inst/ltr6/temp2_2[6]
    SLICE_X11Y94         LUT4 (Prop_lut4_I3_O)        0.124    18.213 r  LELBC_Test_decrypt_inst/ltr6/number_display[3]_i_1125/O
                         net (fo=5, routed)           0.814    19.028    LELBC_Test_decrypt_inst/ltr7/x9[4]
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.152 r  LELBC_Test_decrypt_inst/ltr7/number_display[3]_i_1031/O
                         net (fo=5, routed)           1.257    20.409    uart_recv_b8_inst/number_display[3]_i_845_0[8]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.124    20.533 r  uart_recv_b8_inst/number_display[3]_i_980/O
                         net (fo=2, routed)           1.002    21.535    uart_recv_b8_inst/number_display[3]_i_980_n_0
    SLICE_X29Y100        LUT5 (Prop_lut5_I2_O)        0.124    21.659 r  uart_recv_b8_inst/number_display[3]_i_838/O
                         net (fo=9, routed)           0.893    22.551    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x7[15]
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    22.675 r  uart_recv_b8_inst/number_display[3]_i_1000/O
                         net (fo=2, routed)           1.125    23.800    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr9/temp2[3]
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.124    23.924 f  uart_recv_b8_inst/number_display[3]_i_898/O
                         net (fo=3, routed)           1.351    25.275    uart_recv_b8_inst/number_display[3]_i_898_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.399 r  uart_recv_b8_inst/number_display[3]_i_745/O
                         net (fo=3, routed)           0.665    26.064    uart_recv_b8_inst/number_display[3]_i_834_0[15]
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.188 r  uart_recv_b8_inst/number_display[3]_i_572/O
                         net (fo=7, routed)           0.944    27.133    uart_recv_b8_inst/number_display[3]_i_699_3
    SLICE_X15Y105        LUT4 (Prop_lut4_I2_O)        0.124    27.257 r  uart_recv_b8_inst/number_display[3]_i_457/O
                         net (fo=15, routed)          1.351    28.608    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr11/temp2[6]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    28.732 r  uart_recv_b8_inst/number_display[3]_i_668/O
                         net (fo=1, routed)           0.713    29.445    uart_recv_b8_inst/number_display[3]_i_668_n_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I2_O)        0.124    29.569 r  uart_recv_b8_inst/number_display[3]_i_523/O
                         net (fo=5, routed)           0.776    30.345    uart_recv_b8_inst/LELBC_Test_decrypt_inst/x3[5]
    SLICE_X32Y108        LUT5 (Prop_lut5_I4_O)        0.124    30.469 r  uart_recv_b8_inst/number_display[3]_i_424/O
                         net (fo=10, routed)          1.399    31.868    uart_recv_b8_inst/number_display[3]_i_424_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    31.992 f  uart_recv_b8_inst/number_display[3]_i_315/O
                         net (fo=3, routed)           0.771    32.763    uart_recv_b8_inst/number_display[3]_i_315_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    32.887 r  uart_recv_b8_inst/number_display[3]_i_186/O
                         net (fo=6, routed)           1.023    33.909    uart_recv_b8_inst/number_display[3]_i_401_0[5]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124    34.033 r  uart_recv_b8_inst/number_display[3]_i_161/O
                         net (fo=9, routed)           0.796    34.830    uart_recv_b8_inst/number_display[3]_i_291_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.124    34.954 r  uart_recv_b8_inst/number_display[3]_i_59/O
                         net (fo=5, routed)           0.622    35.576    uart_recv_b8_inst/LELBC_Test_decrypt_inst/ltr15/temp2[22]
    SLICE_X11Y114        LUT6 (Prop_lut6_I1_O)        0.124    35.700 r  uart_recv_b8_inst/number_display[3]_i_13/O
                         net (fo=4, routed)           1.180    36.880    uart_recv_b8_inst/number_display[3]_i_13_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I2_O)        0.124    37.004 r  uart_recv_b8_inst/number_display[1]_i_5/O
                         net (fo=1, routed)           0.419    37.423    uart_recv_b8_inst/number_display[1]_i_5_n_0
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.124    37.547 r  uart_recv_b8_inst/number_display[1]_i_2/O
                         net (fo=1, routed)           0.000    37.547    uart_recv_b8_inst/number_display[1]_i_2_n_0
    SLICE_X12Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    37.756 r  uart_recv_b8_inst/number_display_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    37.756    led_inst/number_display_reg[1]_0
    SLICE_X12Y122        FDRE                                         r  led_inst/number_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.494    14.916    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  led_inst/number_display_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)        0.113    15.253    led_inst/number_display_reg[1]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -37.756    
  -------------------------------------------------------------------
                         slack                                -22.503    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/rx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.718ns (15.733%)  route 3.846ns (84.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.618     5.220    uart_recv_b8_inst/CLK
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDCE (Prop_fdce_C_Q)         0.419     5.639 f  uart_recv_b8_inst/rx_cnt_reg[1]/Q
                         net (fo=12, routed)          0.904     6.543    uart_recv_b8_inst/rx_cnt_reg_n_0_[1]
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.299     6.842 r  uart_recv_b8_inst/uart_data[63]_i_1/O
                         net (fo=69, routed)          2.942     9.784    uart_recv_b8_inst/uart_data[63]_i_1_n_0
    SLICE_X5Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.587    15.009    uart_recv_b8_inst/CLK
    SLICE_X5Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[31]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.028    uart_recv_b8_inst/uart_data_reg[31]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.014ns (22.574%)  route 3.478ns (77.426%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.699     5.301    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y132         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.819 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/Q
                         net (fo=7, routed)           0.869     6.689    uart_recv_b8_inst/uart_recv_inst/clk_cnt[5]
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.124     6.813 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4/O
                         net (fo=1, routed)           0.658     7.471    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4_n_0
    SLICE_X7Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.595 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=3, routed)           0.972     8.566    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.690 r  uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2/O
                         net (fo=7, routed)           0.979     9.669    uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I3_O)        0.124     9.793 r  uart_recv_b8_inst/uart_recv_inst/rxdata[4]_i_1/O
                         net (fo=1, routed)           0.000     9.793    uart_recv_b8_inst/uart_recv_inst/rxdata[4]_i_1_n_0
    SLICE_X9Y127         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.494    14.916    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X9Y127         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y127         FDCE (Setup_fdce_C_D)        0.029    15.169    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.014ns (22.579%)  route 3.477ns (77.421%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.699     5.301    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y132         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.819 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/Q
                         net (fo=7, routed)           0.869     6.689    uart_recv_b8_inst/uart_recv_inst/clk_cnt[5]
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.124     6.813 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4/O
                         net (fo=1, routed)           0.658     7.471    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4_n_0
    SLICE_X7Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.595 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=3, routed)           0.972     8.566    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.690 r  uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2/O
                         net (fo=7, routed)           0.978     9.668    uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2_n_0
    SLICE_X9Y127         LUT5 (Prop_lut5_I2_O)        0.124     9.792 r  uart_recv_b8_inst/uart_recv_inst/rxdata[5]_i_1/O
                         net (fo=1, routed)           0.000     9.792    uart_recv_b8_inst/uart_recv_inst/rxdata[5]_i_1_n_0
    SLICE_X9Y127         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.494    14.916    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X9Y127         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y127         FDCE (Setup_fdce_C_D)        0.031    15.171    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/rx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.718ns (16.414%)  route 3.656ns (83.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.618     5.220    uart_recv_b8_inst/CLK
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDCE (Prop_fdce_C_Q)         0.419     5.639 f  uart_recv_b8_inst/rx_cnt_reg[1]/Q
                         net (fo=12, routed)          0.904     6.543    uart_recv_b8_inst/rx_cnt_reg_n_0_[1]
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.299     6.842 r  uart_recv_b8_inst/uart_data[63]_i_1/O
                         net (fo=69, routed)          2.752     9.595    uart_recv_b8_inst/uart_data[63]_i_1_n_0
    SLICE_X4Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.587    15.009    uart_recv_b8_inst/CLK
    SLICE_X4Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[34]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.028    uart_recv_b8_inst/uart_data_reg[34]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.014ns (23.364%)  route 3.326ns (76.636%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.699     5.301    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y132         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.819 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/Q
                         net (fo=7, routed)           0.869     6.689    uart_recv_b8_inst/uart_recv_inst/clk_cnt[5]
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.124     6.813 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4/O
                         net (fo=1, routed)           0.658     7.471    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4_n_0
    SLICE_X7Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.595 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=3, routed)           0.972     8.566    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.690 r  uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2/O
                         net (fo=7, routed)           0.827     9.517    uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  uart_recv_b8_inst/uart_recv_inst/rxdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.641    uart_recv_b8_inst/uart_recv_inst/rxdata[2]_i_1_n_0
    SLICE_X9Y129         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.497    14.919    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X9Y129         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X9Y129         FDCE (Setup_fdce_C_D)        0.029    15.172    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.370%)  route 3.325ns (76.630%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.699     5.301    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y132         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.819 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[5]/Q
                         net (fo=7, routed)           0.869     6.689    uart_recv_b8_inst/uart_recv_inst/clk_cnt[5]
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.124     6.813 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4/O
                         net (fo=1, routed)           0.658     7.471    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_4_n_0
    SLICE_X7Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.595 f  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=3, routed)           0.972     8.566    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.690 r  uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2/O
                         net (fo=7, routed)           0.826     9.516    uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.640 r  uart_recv_b8_inst/uart_recv_inst/rxdata[3]_i_1/O
                         net (fo=1, routed)           0.000     9.640    uart_recv_b8_inst/uart_recv_inst/rxdata[3]_i_1_n_0
    SLICE_X9Y129         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.497    14.919    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X9Y129         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X9Y129         FDCE (Setup_fdce_C_D)        0.031    15.174    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.679%)  route 0.139ns (42.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.593     1.512    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.139     1.792    uart_recv_b8_inst/uart_recv_inst/clk_cnt[1]
    SLICE_X6Y134         LUT5 (Prop_lut5_I1_O)        0.048     1.840 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    uart_recv_b8_inst/uart_recv_inst/clk_cnt[3]_i_1_n_0
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[3]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y134         FDCE (Hold_fdce_C_D)         0.131     1.656    uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.593     1.512    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.139     1.792    uart_recv_b8_inst/uart_recv_inst/clk_cnt[1]
    SLICE_X6Y134         LUT4 (Prop_lut4_I2_O)        0.045     1.837 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart_recv_b8_inst/uart_recv_inst/clk_cnt[2]_i_1_n_0
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y134         FDCE (Hold_fdce_C_D)         0.121     1.646    uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/rx_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.561     1.480    uart_recv_b8_inst/CLK
    SLICE_X8Y119         FDCE                                         r  uart_recv_b8_inst/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  uart_recv_b8_inst/rx_flag_reg/Q
                         net (fo=6, routed)           0.094     1.738    uart_recv_b8_inst/rx_flag_reg_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  uart_recv_b8_inst/rx_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    uart_recv_b8_inst/p_0_in__0[2]
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.995    uart_recv_b8_inst/CLK
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[2]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X9Y119         FDCE (Hold_fdce_C_D)         0.092     1.585    uart_recv_b8_inst/rx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.316%)  route 0.150ns (44.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.592     1.511    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y133         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/Q
                         net (fo=10, routed)          0.150     1.803    uart_recv_b8_inst/uart_recv_inst/clk_cnt[0]
    SLICE_X6Y134         LUT6 (Prop_lut6_I2_O)        0.045     1.848 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    uart_recv_b8_inst/uart_recv_inst/clk_cnt[4]_i_1_n_0
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y134         FDCE (Hold_fdce_C_D)         0.121     1.647    uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/recv_done_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/rx_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.561     1.480    uart_recv_b8_inst/CLK
    SLICE_X8Y119         FDCE                                         r  uart_recv_b8_inst/recv_done_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  uart_recv_b8_inst/recv_done_d1_reg/Q
                         net (fo=6, routed)           0.115     1.760    uart_recv_b8_inst/recv_done_d1
    SLICE_X9Y119         LUT5 (Prop_lut5_I3_O)        0.048     1.808 r  uart_recv_b8_inst/rx_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    uart_recv_b8_inst/p_0_in__0[1]
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.995    uart_recv_b8_inst/CLK
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[1]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X9Y119         FDCE (Hold_fdce_C_D)         0.107     1.600    uart_recv_b8_inst/rx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.560     1.479    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X9Y129         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/Q
                         net (fo=2, routed)           0.123     1.743    uart_recv_b8_inst/uart_recv_inst/rxdata_reg_n_0_[3]
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  uart_recv_b8_inst/uart_recv_inst/rxdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    uart_recv_b8_inst/uart_recv_inst/rxdata[3]_i_1_n_0
    SLICE_X9Y129         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.829     1.994    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X9Y129         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X9Y129         FDCE (Hold_fdce_C_D)         0.092     1.571    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/recv_done_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/rx_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.561     1.480    uart_recv_b8_inst/CLK
    SLICE_X8Y119         FDCE                                         r  uart_recv_b8_inst/recv_done_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  uart_recv_b8_inst/recv_done_d1_reg/Q
                         net (fo=6, routed)           0.115     1.760    uart_recv_b8_inst/recv_done_d1
    SLICE_X9Y119         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  uart_recv_b8_inst/rx_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_recv_b8_inst/p_0_in__0[0]
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.995    uart_recv_b8_inst/CLK
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[0]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X9Y119         FDCE (Hold_fdce_C_D)         0.091     1.584    uart_recv_b8_inst/rx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/uart_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/recv_done_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.559     1.478    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X8Y127         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  uart_recv_b8_inst/uart_recv_inst/uart_done_reg/Q
                         net (fo=1, routed)           0.145     1.788    uart_recv_b8_inst/uart_done
    SLICE_X9Y127         FDCE                                         r  uart_recv_b8_inst/recv_done_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.827     1.992    uart_recv_b8_inst/CLK
    SLICE_X9Y127         FDCE                                         r  uart_recv_b8_inst/recv_done_d0_reg/C
                         clock pessimism             -0.500     1.491    
    SLICE_X9Y127         FDCE (Hold_fdce_C_D)         0.075     1.566    uart_recv_b8_inst/recv_done_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.593     1.512    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.149     1.826    uart_recv_b8_inst/uart_recv_inst/clk_cnt[6]
    SLICE_X6Y134         LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  uart_recv_b8_inst/uart_recv_inst/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    uart_recv_b8_inst/uart_recv_inst/clk_cnt[6]_i_1_n_0
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y134         FDCE (Hold_fdce_C_D)         0.121     1.633    uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/rx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/rx_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.763%)  route 0.148ns (44.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.561     1.480    uart_recv_b8_inst/CLK
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  uart_recv_b8_inst/rx_cnt_reg[0]/Q
                         net (fo=13, routed)          0.148     1.769    uart_recv_b8_inst/rx_cnt_reg_n_0_[0]
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  uart_recv_b8_inst/rx_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.814    uart_recv_b8_inst/p_0_in__0[3]
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.995    uart_recv_b8_inst/CLK
    SLICE_X9Y119         FDCE                                         r  uart_recv_b8_inst/rx_cnt_reg[3]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X9Y119         FDCE (Hold_fdce_C_D)         0.092     1.572    uart_recv_b8_inst/rx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     led_inst/AN_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     led_inst/AN_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     led_inst/AN_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     led_inst/AN_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     led_inst/AN_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     led_inst/AN_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y103   led_inst/AN_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     led_inst/AN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     led_inst/CA_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     led_inst/AN_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     led_inst/AN_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     led_inst/AN_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     led_inst/AN_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     led_inst/AN_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.036ns (52.299%)  route 3.681ns (47.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.630     5.232    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y103        FDSE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDSE (Prop_fdse_C_Q)         0.518     5.750 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           3.681     9.431    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.949 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.949    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.092ns (55.533%)  route 3.277ns (44.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.725     5.328    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDSE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDSE (Prop_fdse_C_Q)         0.518     5.846 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           3.277     9.123    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.697 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.697    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 4.146ns (56.366%)  route 3.210ns (43.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.724     5.327    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           3.210     8.956    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.727    12.683 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.683    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 4.033ns (56.023%)  route 3.166ns (43.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.724     5.327    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           3.166     8.949    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.526 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.526    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.071ns (57.845%)  route 2.967ns (42.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.725     5.328    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDSE (Prop_fdse_C_Q)         0.518     5.846 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           2.967     8.813    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.366 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.366    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.153ns (61.126%)  route 2.641ns (38.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.724     5.327    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           2.641     8.387    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.734    12.120 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.120    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 4.144ns (62.987%)  route 2.435ns (37.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.724     5.327    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           2.435     8.181    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.725    11.906 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.906    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.423ns  (logic 4.070ns (63.356%)  route 2.354ns (36.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.725     5.328    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDSE (Prop_fdse_C_Q)         0.518     5.846 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           2.354     8.199    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    11.751 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.751    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 3.990ns (62.836%)  route 2.360ns (37.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.724     5.327    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           2.360     8.142    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.676 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.676    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 4.070ns (64.386%)  route 2.251ns (35.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.725     5.328    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDSE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDSE (Prop_fdse_C_Q)         0.518     5.846 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           2.251     8.097    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    11.649 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.649    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.335ns (76.092%)  route 0.420ns (23.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.603     1.522    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  led_inst/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led_inst/CC_reg/Q
                         net (fo=1, routed)           0.420     2.083    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.277 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.277    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.379ns (77.696%)  route 0.396ns (22.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.603     1.522    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  led_inst/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led_inst/CG_reg/Q
                         net (fo=1, routed)           0.396     2.059    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.297 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.297    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.400ns (76.306%)  route 0.435ns (23.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.604     1.523    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDSE                                         r  led_inst/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDSE (Prop_fdse_C_Q)         0.164     1.687 r  led_inst/AN_reg[1]/Q
                         net (fo=1, routed)           0.435     2.122    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.359 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.359    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.400ns (74.488%)  route 0.480ns (25.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.604     1.523    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDSE                                         r  led_inst/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDSE (Prop_fdse_C_Q)         0.164     1.687 r  led_inst/AN_reg[0]/Q
                         net (fo=1, routed)           0.480     2.167    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.403 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.403    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.415ns (73.580%)  route 0.508ns (26.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.604     1.523    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDSE (Prop_fdse_C_Q)         0.164     1.687 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           0.508     2.195    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.446 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.446    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.417ns (71.265%)  route 0.571ns (28.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.604     1.523    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDSE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDSE (Prop_fdse_C_Q)         0.164     1.687 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           0.571     2.259    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.511 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.511    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.375ns (67.954%)  route 0.649ns (32.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.603     1.522    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           0.649     2.312    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.546 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.546    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.416ns (68.650%)  route 0.647ns (31.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.604     1.523    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDSE (Prop_fdse_C_Q)         0.164     1.687 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           0.647     2.334    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.586 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.586    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.433ns (68.718%)  route 0.652ns (31.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.603     1.522    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           0.652     2.303    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.305     3.608 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.608    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.442ns (66.858%)  route 0.715ns (33.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.603     1.522    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           0.715     2.365    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.314     3.680 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.147ns  (logic 1.631ns (22.822%)  route 5.516ns (77.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         4.136     7.147    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X2Y103         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.589     5.011    uart_recv_b8_inst/CLK
    SLICE_X2Y103         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.928ns  (logic 1.631ns (23.542%)  route 5.297ns (76.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.918     6.928    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X4Y108         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586     5.008    uart_recv_b8_inst/CLK
    SLICE_X4Y108         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[41]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.928ns  (logic 1.631ns (23.542%)  route 5.297ns (76.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.918     6.928    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X4Y108         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586     5.008    uart_recv_b8_inst/CLK
    SLICE_X4Y108         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[41]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.928ns  (logic 1.631ns (23.542%)  route 5.297ns (76.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.918     6.928    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X4Y108         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586     5.008    uart_recv_b8_inst/CLK
    SLICE_X4Y108         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.631ns (23.557%)  route 5.293ns (76.443%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.913     6.924    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y108         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586     5.008    uart_recv_b8_inst/CLK
    SLICE_X5Y108         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[40]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.631ns (23.557%)  route 5.293ns (76.443%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.913     6.924    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y108         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586     5.008    uart_recv_b8_inst/CLK
    SLICE_X5Y108         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[40]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[38]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.848ns  (logic 1.631ns (23.818%)  route 5.217ns (76.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.837     6.848    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X3Y107         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.588     5.010    uart_recv_b8_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[38]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[51]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.831ns  (logic 1.631ns (23.878%)  route 5.200ns (76.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.820     6.831    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X0Y103         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.589     5.011    uart_recv_b8_inst/CLK
    SLICE_X0Y103         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[51]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[58]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.831ns  (logic 1.631ns (23.878%)  route 5.200ns (76.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.820     6.831    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X0Y103         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.589     5.011    uart_recv_b8_inst/CLK
    SLICE_X0Y103         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[58]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.731ns  (logic 1.631ns (24.232%)  route 5.100ns (75.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         3.721     6.731    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X0Y104         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.589     5.011    uart_recv_b8_inst/CLK
    SLICE_X0Y104         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JB[1]
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.251ns (32.221%)  route 0.527ns (67.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  JB[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JB[1]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  JB_IBUF[1]_inst/O
                         net (fo=1, routed)           0.527     0.778    uart_recv_b8_inst/uart_recv_inst/JB_IBUF[0]
    SLICE_X7Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.320ns (26.812%)  route 0.872ns (73.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.366     1.192    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X7Y134         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.320ns (26.812%)  route 0.872ns (73.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.366     1.192    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X6Y134         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.320ns (26.812%)  route 0.872ns (73.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.366     1.192    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X6Y134         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.320ns (26.812%)  route 0.872ns (73.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.366     1.192    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X6Y134         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.320ns (26.812%)  route 0.872ns (73.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.366     1.192    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X6Y134         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.320ns (26.812%)  route 0.872ns (73.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.366     1.192    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X7Y134         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.320ns (25.251%)  route 0.946ns (74.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.440     1.266    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X7Y133         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.860     2.026    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y133         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.320ns (25.251%)  route 0.946ns (74.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.440     1.266    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X6Y133         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.860     2.026    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X6Y133         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.320ns (25.251%)  route 0.946ns (74.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.781    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045     0.826 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=173, routed)         0.440     1.266    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X7Y133         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.860     2.026    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y133         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[8]/C





