<!DOCTYPE HTML>
<!--
  Prologue by HTML5 UP
  html5up.net | @ajlkn
  Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Muya Chang</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
		<link rel="stylesheet" href="assets/css/custom.css" />
		<link rel="icon" href="images/icon.png">
		<meta name="google-site-verification" content="Gr9iCwFcLLi3ctZZB83-q5OdV3touq_S734riGKB4KI" />
	</head>
	
	<body class="is-preload">

		<!-- Header -->
		<div id="header">

			<div class="top">

				<!-- Logo -->
				<div id="logo">
					<span class="image avatar48"><img src="images/avatar.jpg" alt="" /></span>
					<a href=""><h1 id="title">Muya Chang</h1></a>
					<p>Research Scientist @ <a href="https://www.nvidia.com/en-us/" target="_blank">NVIDIA</a></p>
				</div>

				<!-- Nav -->
				<nav id="nav">
					<ul>
						<li><a href="#top"          id="top-link"         ><span class="icon solid fa-home"           >Intro</span></a></li>
						<li><a href="#about"        id="about-link"       ><span class="icon solid fa-user"           >About Me</span></a></li>
						<li><a href="#work"         id="work-link"        ><span class="icon solid fa-briefcase"      >Work Experience</span></a></li>
						<li><a href="#achievement"  id="achievement-link" ><span class="icon solid fa-award"          >Achievement</span></a></li>
						<li><a href="#research"     id="research-link"    ><span class="icon solid fa-project-diagram">Research</span></a></li>
						<li><a href="#service"      id="service-link"     ><span class="icon solid fa-bell"           >Service</span></a></li>
						<li><a href="#education"    id="education-link"   ><span class="icon solid fa-graduation-cap" >Education</span></a></li>
						<li><a href="#reference"    id="reference-link"   ><span class="icon solid fa-address-book"   >Reference</span></a></li>
						<li><a href="#publications" id="publications-link"><span class="icon solid fa-book"           >Publications</span></a></li>
					</ul>
				</nav>

			</div>

			<div class="bottom">

				<!-- Social Icons -->
				<ul class="icons">
					<li><a href="https://www.linkedin.com/in/muyachang/" class="icon brands fa-linkedin" target="_blank">    <span class="label">LinkedIn</span></a></li>
					<li><a href="https://scholar.google.com/citations?hl=en&user=_ao-3z0AAAAJ" class="icon solid fa-graduation-cap" target="_blank"><span class="label">Scholar</span></a></li>
					<li><a href="https://github.com/muyachang" class="icon brands fa-github" target="_blank">                <span class="label">Github  </span></a></li>
				</ul>

			</div>

		</div>

		<!-- Main -->
		<div id="main">

			<!-- Intro -->
			<section id="top" class="one dark cover">
				<div class="container">

					<header>
						<div class="image avatar256"><img src="images/avatar.jpg" alt="" /></div>
						<h1 class="alt">Muya Chang</h1><br>
						<h3>ASIC & VLSI Research Scientist</h3><br>
						<h5><b>Focus</b>: VLSI, Computing System, Hardware-Algorithm Co-design, Machine Learning.</h5><br>
					</header>

					<footer>
						<a href="assets/pdf/CV_Muya_Chang.pdf" class="button" target="_blank">Download CV</a>
						<!-- <a href="#about" class="button scrolly">About me</a> -->
					</footer>

				</div>
			</section>

			<!-- About Me -->
			<section id="about" class="three">
				<div class="container">

					<header>
						<h1>About Me</h1>
					</header>

					<p>Hello, I am a ASIC & VLSI research scientist at <font style="color:#76b900;font-weight:bold">NVIDIA</font>, where we research and develop creative and innovative ASIC and VLSI design techniques, machine learning accelerator approaches, and/or novel digital VLSI circuits. I really like the things I am doing because it utilizes a lot of my background which I have been trying to accumulate over the past years.<br>
					Before that I had been in <font style="color:#A4925A;font-weight:bold">Georgia Tech</font> from 2016 to 2022. I started pursueing <b>Ph.D. program in Electrical and Computer Engineering</b> from Fall 2016. Around half time through the program, I realized I was interested in (also lacking) many things in Computer Science domain, therefore I applied for <b>M.S. program in Computer Science</b> in order to strengthen my overall coding skill and fill in the knowledge I felt I was lacking. After taking 20+ courses in 9 semesters, I proudly completed both degrees in 2020. Besides that I also met my wife in course CS 7210 where we were in the same group and spent a lot of effort completing <a href="https://github.com/emichael/dslabs" target="_blank">this lab</a> from UW, which was one of the most challenging and interesting lab I have ever done. We started dating after the course ended, and got married a year after.<br>
					I was a member of the Integrated Circuits and Systems Research Lab and was advised by ECE Professor Arijit Raychowdhury. Arijit has been a wonderful advisor/mentor/role-model and I can't express how much I had learned from him and throughout countless days of making chips and debugging all kinds of weird problems. During the time great thanks to Arijit I had the honor to do an internship at <font style="color:#3253DC;font-weight:bold">Qualcomm</font>, where I met another life-long mentor Dr. Keith Bowman and my main direction was to research and develop near-memory computing to reduce data movement while maintaining cache area efficiency.
					</p>

				</div>
			</section>
			
			<!-- Work Experience -->
			<section id="work" class="four">
				<div class="container">

					<header>
						<h1>Work Experience</h1>
					</header>

					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/work/NVIDIA.png" alt="NVIDIA" class="image fit" >
						</div>
						
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Research Scientist</b><br>
							<a href="https://www.nvidia.com/en-gb/" target="_blank">NVIDIA</a> @ Santa Clara CA, USA<br>
							ASIC & VLSI Group<br>
							<i>May 2022 - Present</i><br>
							<ul class="sub">
								<li>Research and develop creative and innovative ASIC and VLSI design techniques, machine learning accelerator approaches, and/or novel digital VLSI circuits.</li>
								<li>Contribute to novel research advancing the state-of-the-art in machine learning accelerator design.</li>
								<li>Collaborate on the development of research prototype testchips.</li>
								<li>Develop and apply machine learning to ASIC and VLSI design tool flows.</li>
								<li>Collaborate with circuits and architecture team members in research and product teams.</li>
								<li>Publish and present original research, speak at conferences and events</li>
								<li>Collaborate with external researchers and a diverse set of internal product teams.</li>
							</ul>
						</div>
					</div>

					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/work/ND.png" alt="University of Notre Dame" class="image fit" >
						</div>
						
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Research Associate</b><br>
							<a href="https://www.nd.edu/" target="_blank">University of Notre Dame</a> @ Notre Dame IN, USA<br>
							ECE Department, Supervisor: <a href="https://engineering.nd.edu/faculty/ningyuan-cao/" target="_blank">Ningyuan Cao</a><br>
							<i>Dec 2021 - Present</i><br>
							<ul class="sub">
								<li>Develop organized tape-out tutorial for new coming PhD students.</li>
							</ul>
						</div>
					</div>

					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/work/GaTech.png" alt="Georgia Institute of Technology" class="image fit" >
						</div>
						
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Postdoctoral Fellow</b><br>
							<a href="https://www.gatech.edu/" target="_blank">Georgia Institute of Technology</a> @ Atlanta GA, USA<br>
							ECE Department, Advisor: <a href="https://www.ece.gatech.edu/faculty-staff-directory/arijit-raychowdhury" target="_blank">Arijit Raychowdhury</a><br>
							<i>Jan 2021 - May 2022</i><br>
							<ul class="sub">
								<li>Group: <a href="http://icsrl.ece.gatech.edu/" target="_blank">Integrated Circuits & Systems Research Lab (ICSRL)</a></li>
								<li>Topic: SoC Design on Resistive-RAM (RRAM) with Integrated ARM Cortex M3.</li>
							</ul>
						</div>
					</div>

					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/work/Qualcomm.png" alt="Qualcomm" class="image fit" >
						</div>
		   
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Interim Intern</b><br>
							<a href="https://www.qualcomm.com/" target="_blank">Qualcomm</a> @ Raleigh NC, USA<br>
							Corporate Research and Development (CRD) Processor Research Team<br>
							<i>May 2019 - Aug 2019</i><br>
							<ul class="sub">
								<li>Researching and develop near-memory computing to reduce data movement while maintaining cache area efficiency.</li>
								<li>Optimizing the SRAM sub-array size and number of MACs per sub-array based on target DNN workloads for future ML accelerators.</li>
								<li>Exploring circuit and micro-architectural techniques to further optimize the performance, energy efficiency, and area.</li>
							</ul>
						</div>
					</div>

					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/work/GaTech.png" alt="Georgia Institute of Technology" class="image fit" >
						</div>
		
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Researcher</b><br>
							<a href="https://www.gatech.edu/" target="_blank">Georgia Institute of Technology</a> @ Atlanta GA, USA<br>
							ECE Department, Advisor: <a href="https://www.ece.gatech.edu/faculty-staff-directory/arijit-raychowdhury" target="_blank">Arijit Raychowdhury</a><br>
							<i>Aug 2016 - Dec 2020</i><br>
							<ul class="sub">
								<li>Group: <a href="http://icsrl.ece.gatech.edu/" target="_blank">Integrated Circuits & Systems Research Lab (ICSRL)</a></li>
								<li>Thesis: Hardware Dynamical System for Solving Optimization Problems.</li>
							</ul>
						</div>
					</div>
					
					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/work/M2COMM.png" alt="M2COMM" class="image fit" >
						</div>
						
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Marketing Engineer</b><br>
							<a href="https://www.m2comm.co" target="_blank">M2COMM</a> @ Hsinchu, Taiwan<br>
							Marketing Team<br>
							<i>Sep 2015 - Aug 2017</i><br>
							<ul class="sub">
								<li>Develop company website.</li>
								<li>Manage product related technical documents.</li>
							</ul>
						</div>
					</div>

				</div>
			</section>

			<!-- Achievement -->
			<section id="achievement" class="three">
				<div class="container">

					<header>
						<h1>Achievement</h1>
					</header>
				  
					<h2>Awards</h2>
					<ul class="left">
						<li>
							<b>“Code-a-Chip” Travel Grant Awards, IEEE International Solid-State Circuits Conference</b><br>
							IEEE ISSCC, <i>Feb 2023</i>
						</li>
						<li>
							<b>Best Paper Award, IEEE Opportunity Research Scholars Symposium</b><br>
							IEEE ORSS, <i>Apr 2022</i>
						</li>
						<li>
							<b>Best Paper Award, IEEE Custom Integrated Circuits Conference (CICC)</b><br>
							IEEE CICC, <i>Apr 2021</i>
						</li>
						<li>
							<b>Taiwan Government Scholarship to Study Abroad (GSSA)</b><br>
							Taiwan Ministry of Education, <i>May 2019</i>
						</li>
						<li>
							<b>Qualcomm Innovation Fellowship Award</b><br>
							Qualcomm, <i>May 2019</i>
						</li>
						<li>
							<b>Chih Foundation Graduate Student Research Publication Award</b><br>
							Chih Foundation, <i>May 2019</i>
						</li>
						<li>
							<b>ECE Graduate TA Excellence Award</b><br>
							Georgia Institute of Technology, <i>Apr 2019</i>
						</li>
						<li>
							<b>Exchange Program Scholarship to University of Illinois at Urbana-Champaign</b><br>
							National Chiao Tung University, <i>Jan 2014</i>
						</li>
						<li>
							<b>Calculus Award (Top 20/1166)</b><br>
							National Chiao Tung University, <i>Jun 2011</i>
						</li>
						<li>
							<b>Calculus Award (Top 20/1202)</b><br>
							National Chiao Tung University, <i>Jan 2011</i>
						</li>
						<li>
							<b>Merit Scholarships in the department of Electronics & Engineering</b><br>
							National Chiao Tung University, <i>Sep 2010</i>
						</li>
					</ul>
					
					<h2>Certifications</h2>
					<ul class="left">
						<li>
							<b>Live Training (CEU/PDH)</b><br>
							IEEE, <i>Nov 2019</i>
						</li>
					</ul>
					
					<h2>In the News</h2>
					<ul class="left">
						<li>
							<a href="https://spectrum.ieee.org/tech-talk/semiconductors/processors/georgia-tech-optimization-chip-solves-huge-class-of-hard-problems" class="button" target="_blank">WEB</a>
							<b>New Optimization Chip Tackles Machine Learning, 5G Routing</b><br>
							IEEE Spectrum, <i>May 2019</i>
						</li>
					</ul>
								
				</div>
			</section>

			<!-- Reseasrch -->
			<section id="research" class="four">
				<div class="container">

					<header>
						<h1>Research</h1>
					</header>
				  
					<p>My research interests include energy-efficient hardware design for distributed optimizations. During my PhD life, I had the chance to start from FPGA design, ASIC design, and automatic measurement development. Through the process, the more I learned, the more I have been fascinated by the impact technology has brought into our lives.</p>
					
					<div class="row">
						<div class="col-2 col-12-mobile">
							<img class="image fit" src="images/research/RRAM2.png" alt="" />
						</div>
						<div class="col-10 col-12-mobile" style="text-align: left">
							<h4>Heterogeneous RRAM In-Memory and SRAM  Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking</h4>
							<i>Related publications</i><br>
							<ul class="left">
							</ul>
						</div>
					</div>
					
					<div class="row">
						<div class="col-2 col-12-mobile">
							<img class="image fit" src="images/research/RRAM.png" alt="" />
						</div>
						<div class="col-10 col-12-mobile" style="text-align: left">
							<h4>SoC Design on Resistive-RAM (RRAM) with Integrated ARM Cortex M3</h4>
							<i>Related publications</i><br>
							<ul class="left">
								<li>
									<a href="https://ieeexplore.ieee.org/document/9731679" class="button" target="_blank">WEB</a>
									<a href="assets/pdf/2022_ISSCC_1.pdf" class="button" target="_blank">PDF</a>
									<a href="https://www.youtube.com/watch?v=JSdVwjWscoU" class="button" target="_blank">Presentation video for ISSCC 2022</a>
									<a href="https://www.youtube.com/watch?v=lO7QlF0Zqro" class="button" target="_blank">Demo video for ISSCC 2022</a>
									<a href="https://www.youtube.com/watch?v=aup5Lok6orY" class="button" target="_blank">MNIST MLP Demo</a>
									<br>
									A 40nm 60.64TOPS/W ECC-Capable Compute-in-Memory/Digital 2.25MB/768KB RRAM/SRAM System with Embedded Cortex M3 Microprocessor for Edge Recommendation Systems<br>
									<sub><i><u>M. Chang</u>, S. Spetalnick, B. Crafton, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury</i></sub><br>
									<sub><i>2022 IEEE ISSCC</i></sub>
								</li>
								<li>
									<a href="https://ieeexplore.ieee.org/document/9731725" class="button" target="_blank">WEB</a>
									<a href="assets/pdf/2022_ISSCC_2.pdf" class="button" target="_blank">PDF</a>
									<br>
									A 40nm 64kb 26.56 TOPS/W 2.37Mb/mm2 RRAM Binary/Compute-in-Memory Macro with 4.23x Improvement in Density and > 75% use of Sensing Dynamic Range<br>
									<sub><i>S. Spetalnick, <u>M. Chang</u>, B. Crafton, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury</i></sub><br>
									<sub><i>2022 IEEE ISSCC</i></sub>
								</li>
								<li>
									<a href="https://ieeexplore.ieee.org/document/9806038" class="button" target="_blank">WEB</a>
									<a href="assets/pdf/2022_ORSS.pdf" class="button" target="_blank">PDF</a>
									<br>
									Experimental Fault Rate Characterization and Protection in Embedded RRAM<br>
									<sub><i>C. Talley, B. Crafton, S. Spetalnick, <u>M. Chang</u>, A. Raychowdhury</i></sub><br>
									<sub><i>2022 IEEE ORSS</i></sub>
								</li>
							</ul>
						</div>
					</div>
					
					<div class="row">
						<div class="col-2 col-12-mobile">
							<img class="image fit" src="images/research/AC_SAT.jpg" alt="" />
						</div>
						<div class="col-10 col-12-mobile" style="text-align: left">
							<h4>AC-SAT Solver on ASIC</h4>
							<i>Related publications</i><br>
							<ul class="left">
								<li>
									<a href="https://ieeexplore.ieee.org/document/9772850" class="button" target="_blank">WEB</a>
									<a href="assets/pdf/2022_CICC.pdf" class="button" target="_blank">PDF</a>
									<br>
									An Analog Clock-free Compute Fabric base on Continuous-Time Dynamical System for Solving Combinatorial Optimization Problems<br>
									<sub><i><u>M. Chang</u>, X. Yin, Z. Toroczkai, X. Hu, A. Raychowdhury</i></sub><br>
									<sub><i>2022 IEEE CICC</i></sub>
								</li>
							</ul>
						</div>
					</div>
					
					<div class="row">
						<div class="col-2 col-12-mobile">
							<img class="image fit" src="images/research/Optimo.png" alt="" />
						</div>
						<div class="col-10 col-12-mobile" style="text-align: left">
							<h4>Optimo: ASIC for Distributed Optimization</h4>
							<i>Related publications</i><br>
							<ul class="left">
								<li>
									<a href="https://ieeexplore.ieee.org/document/8780324" class="button" target="_blank">WEB</a>
									<a href="assets/pdf/2019_CICC.pdf" class="button" target="_blank">PDF</a>
									<br>
									Optimo: A 65nm 270mhz 143.2 mw programmable spatial-array-processor with a hierarchical multi-cast on-chip network for solving distributed optimizations<br>
									<sub><i><u>M. Chang</u>, L.-H. Lin, J. Romberg, and A. Raychowdhury</i></sub><br>
									<sub><i>2019 IEEE CICC</i></sub>
								</li>
								<li>
									<a href="https://ieeexplore.ieee.org/document/8682865" class="button" target="_blank">WEB</a>
									<a href="assets/pdf/2019_JSSC.pdf" class="button" target="_blank">PDF</a>
									<br>
									Optimo: A 65nm 279gops/w 16b programmable spatial-array-processor with on-chip network for solving distributed optimizations via the alternating direction method of multipliers</b><br>
									<sub><i><u>M. Chang</u>, L.-H. Lin, J. Romberg, and A. Raychowdhury</i></sub><br>
									<sub><i>2019 IEEE JSSC</i></sub><br>
								</li>
							</ul>
					  </div>
					</div>
									
					<div class="row">
						<div class="col-2 col-12-mobile">
							<img class="image fit" src="images/research/FPGA.jpg" alt="" />
						</div>
						<div class="col-10 col-12-mobile" style="text-align: left">
							<h4>Hardware for Distributed Optimization on FGPA</h4>
							<i>Related publications</i><br>
							<ul class="left">
								<li>
									<a href="https://ieeexplore.ieee.org/document/8682865" class="button" target="_blank">WEB</a>
									<a href="assets/pdf/2019_ICCASP.pdf" class="button" target="_blank">PDF</a></sub>
									<br>
									Efficient signal reconstruction via distributed least square optimization on a systolic fpga architecture<br>
									<sub><i><u>M. Chang</u>, S. Gangopadhyay, T. Hamam, J. Romberg, and A. Raychowdhury</i></sub><br>
									<sub><i>2019 IEEE ICASSP</i></sub><br>
								</li>
							</ul>
						</div>
					</div>
					
				</div>
			  </section>

			<!-- Service -->
			<section id="service" class="three">
				<div class="container">
				  
					<header>
						<h1>Service</h1>
					</header>
					
					<ul class="left">
						<li>2023 IEEE AICAS Paper Reviewer</li>
						<li>2023 IEEE JSSC  Paper Reviewer</li>
						<li>2023 IEEE ISSCC Paper Reviewer</li>
						<li>2021 IEEE TVLSI Paper Reviewer</li>
						<li>2021 IEEE AICAS Paper Reviewer</li>
						<li>2020 IEEE AICAS Paper Reviewer</li>
					</ul>
								
				</div>
			  </section>

			<!-- Education -->
			<section id="education" class="three">
				<div class="container">

					<header>
						<h1>Education</h1>
					</header>

				  
					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/education/GaTech.png" alt="Georgia Institute of Technology" class="image fit" >
						</div>
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Georgia Institute of Technology</b><br>
							Ph.D, Electrical and Computer Engineering, GPA 4.0/4.0<br>
							Specialization: <i>Very Large Scale Integration (VLSI)</i><br>
							<i>Aug 2016 - May 2020</i>
							<ul class="sub left">
								<li>ECE 6122 - Advanced Programming Techniques</li>
								<li>ECE 6130 - Advanced VLSI Systems</li>
								<li>ECE 6133 - Physical Design Automation</li>
								<li>ECE 6420 - Wireless IC Design</li>
								<li>ECE 6500 - Fourier Techniques and Signal Analysis</li>
								<li>ECE 8813 - Advanced Digital Design using Verilog</li>
								<li>ECE 8823 - GPU Architecture</li>
								<li>ECE 8843 - Mathematical Foundations of Machine Learning</li>
								<li>ECE 8853 - Introduction to Quantum Computing Systems</li>
								<li>ECE 8893 - Digital Systems at Nanometer Nodes</li>
							</ul>
						</div>
					</div>
				  
					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/education/GaTech.png" alt="Georgia Institute of Technology" class="image fit" >
						</div>
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>Georgia Institute of Technology</b><br>
							M.S., Computer Science, GPA 3.9/4.0<br>
							Specialization: <i>Computing System</i><br>
							<i>Aug 2019 - May 2020</i>
							<ul class="sub">
								<li>CS 7210 - Distributed Computing</li>
								<li>CS 7260 - Internetworking Architectures and Protocols</li>
								<li>CSE 6230 - High Performance Computing</li>
								<li>CSE 6242 - Data and Visual Analytics</li>
								<li>CS 6220 - Big Data System & Analytics</li>
								<li>CS 6210 - Advanced Operation System</li>
								<li>CS 6505 - Computability & Algorithms</li>
								<li>CS 6290 - High Performance Computer Architecture</li>
							</ul>
						</div>
					</div>
				  
					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/education/UIUC.jpg" alt="University of Illinois at Urbana-Champaign" class="image fit" >
						</div>
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>University of Illinois at Urbana-Champaign</b><br>
							Exchange Program, Electrical & Computor Engineering<br>
							<i>Jan 2014 - May 2014</i>
											<ul class="sub left">
								<li>ECE 350 - Fields and Waves II</li>
								<li>ECE 417 - Multimedia Signal Processing</li>
								<li>ECE 483 - Analog IC Design</li>
								<li>CS 484 - Parallel Programming</li>
							</ul>
						</div>
					</div>
				  
					<div class="row">
						<div class="col-2 col-2-mobile">
							<img src="./images/education/NCTU.png" alt="National Chiao Tung University" class="image fit" >
						</div>
						<div class="col-10 col-10-mobile" style="text-align: left;">
							<b>National Chiao Tung University</b><br>
							B.S., Electronics Engineering, GPA 3.9/4.0<br>
							<i>Aug 2010 - Jun 2014</i>
						</div>
					</div>
				  
				</div>
			  </section>

			<!-- Reference -->
			<section id="reference" class="four">
				<div class="container">

					<header>
						<h1>Reference</h1>
					</header>
				  
					<ul class="left">
						<li>
							<a href="https://www.ece.gatech.edu/faculty-staff-directory/arijit-raychowdhury" target="_blank">
								<b>Dr. Arijit Raychowdhury</b><br>
							</a>
							Professor in School of Electrical and Computer Engineering<br>
							Georgia Institute of Technology @ Atlanta, GA, USA<br>
							<i>Relation: PhD Advisor (Aug 2016 ~ Present)</i>
						</li>
						<li>
							<a href="https://www.linkedin.com/in/keith-bowman-81b32735" target="_blank">
								<b>Dr. Keith Bowman</b><br>
							</a>
							Principal Engineer and Manager<br>
							Qualcomm @ Raleigh, NC, USA<br>
							<i>Relation: Manager (May 2019 ~ Aug 2019)</i>
						</li>
						<li>
							<a href="https://jrom.ece.gatech.edu/" target="_blank">
								<b>Dr. Justin Romberg</b><br>
							</a>
							Schlumberger Professor<br>
							Georgia Institute of Technology @ Atlanta, GA, USA<br>
							<i>Relation: Research co-advisor (Sep 2016 ~ Dec 2020)</i>
						</li>
						<li>
							<a href="https://www.ece.gatech.edu/faculty-staff-directory/tushar-krishna" target="_blank">
								<b>Dr. Tushar Krishna</b><br>
							</a>
							Associate Professor<br>
							Georgia Institute of Technology @ Atlanta, GA, USA<br>
							<i>Relation: Research committee (Nov 2019 - Dec 2020)</i>
						</li>
					</ul>		
				</div>
			</section>
			  
			<!-- Publications -->
			<section id="publications" class="three">
				<div class="container">

					<header>
						<h1>Publications</h1>
					</header>
				  
					<h2>Journals</h2>
				  
					<ul class="left">
						<li>
							<b>A 40-nm 118.44-TOPS/W Voltage-Sensing Compute-in-Memory RRAM Macro With Write Verification and Multi-Bit Encoding</b><br>
							J. Yoon, <u>M. Chang</u>, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury<br>
							<i>2022 IEEE JSSC</i>
						</li>
						<li>
							<b>A 40-nm, 64-Kb, 56.67 TOPS/W Voltage-Sensing Computing-In-Memory/Digital RRAM Macro Supporting Iterative Write With Verification and Online Read-Disturb Detection</b><br>
							J. Yoon, <u>M. Chang</u>, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury<br>
							<i>2021 IEEE JSSC</i>
						</li>
						<li>
							<b>EM and Power SCA-resilient AES-256 through>350×Current Domain Signature Attenuation & Local Lower Metal Routing</b><br>
							D. Das, J. Daniel, A. Golder, N. Modak, S. Maity, B. Chatterjee, D. Seo, <u>M. Chang</u>, A. Varna, H. Krishnamurthy, S. Mathew, S. Ghosh, A. Raychowdhury, S. Sen<br>
							<i>2020 IEEE JSSC</i>
						</li>
						<li>
							<b>Optimo: A 65nm 279gops/w 16b programmable spatial-array-processor with on-chip network for solving distributed optimizations via the alternating direction method of multipliers</b><br>
							<u>M. Chang</u>, L.-H. Lin, J. Romberg, and A. Raychowdhury<br>
							<i>2019 IEEE JSSC</i>
						</li>
						<li>
							<b>A 65-nm 8-to-3-b 1.0-0.36-v 9.1-1.1-tops/w hybriddigital-mixed-signal computing platform for accelerating swarm robotics</b><br>
							N. Cao, <u>M. Chang</u>, and A. Raychowdhury<br>
							<i>2019 IEEE JSSC</i>
						</li>
						<li>
							<b>A ferrofet based in-memory processor for solving distributed and iterative optimizations via least-squares method</b><br>
							I. Yoon, <u>M. Chang</u>, K. Ni, M. Jerry, S. Gangopadhyay, G. Smith, T. Hamam, J. Romberg, V. Narayanan, A. Khan, S. Datta, A. Raychowdhury<br>
							<i>2019 IEEE JXCDC</i>
						</li>
					</ul>
				  
					<h2>Conferences</h2>
				  
					<ul class="left">
						<li>
							<b>Stochastic Mixed-Signal Circuit Design for In-Sensor Privacy</b><br>
							J. Liu, B. Cheng, <u>M. Chang</u>, N. Cao<br>
							<i>2022 IEEE ICCAD</i>
						</li>
						<li>
							<b>Experimental Fault Rate Characterization and Protection in Embedded RRAM</b><br>
							C. Talley, B. Crafton, S. Spetalnick, <u>M. Chang</u>, A. Raychowdhury<br>
							<i>2022 IEEE ORSS</i>
						</li>
						<li>
							<b>An Analog Clock-free Compute Fabric base on Continuous-Time Dynamical System for Solving Combinatorial Optimization Problems</b><br>
							<u>M. Chang</u>, X. Yin, Z. Toroczkai, X. Hu, A. Raychowdhury<br>
							<i>2022 IEEE CICC</i>
						</li>
						<li>
							<b>A 40nm 60.64TOPS/W ECC-Capable Compute-in-Memory/Digital 2.25MB/768KB RRAM/SRAM System with Embedded Cortex M3 Microprocessor for Edge Recommendation Systems</b><br>
							<u>M. Chang</u>, S. Spetalnick, B. Crafton, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury<br>
							<i>2022 IEEE ISSCC</i>
						</li>
						<li>
							<b>A 40nm 64kb 26.56 TOPS/W 2.37Mb/mm2 RRAM Binary/Compute-in-Memory Macro with 4.23x Improvement in Density and > 75% use of Sensing Dynamic Range</b><br>
							S. Spetalnick, <u>M. Chang</u>, B. Crafton, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury<br>
							<i>2022 IEEE ISSCC</i>
						</li>
						<li>
							<b>A 40nm 100Kb 118.44TOPS/W Ternary-weight Compute-in-Memory RRAM Macro with Voltage-sensing Read and Write Verification for reliable multi-bit RRAM operation</b><br>
							J. Yoon, <u>M. Chang</u>, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury<br>
							<i>2021 IEEE CICC</i>
						</li>
						<li>
							<b>A 40nm 64Kb 56.67TOPS/W Read-Disturb-Tolerant Compute-in-Memory/Digital RRAM Macro with Active-Feedback-Based Read and In-Situ Write Verification</b><br>
							J. Yoon, <u>M. Chang</u>, W. Khwa, Y. Chih, M. Chang, A. Raychowdhury<br>
							<i>2021 IEEE ISSCC</i>
						</li>
						<li>
							<b>A 65nm Thermometer-Encoded Time-Based Compute-in-Memory Neural Network Accelerator at \\0.735pJ/MAC and 0.41pJ/Update</b><br>
							M. Gong, N. Cao, <u>M. Chang</u>, A. Raychowdhury<br>
							<i>2020 IEEE TCAS-II</i>
						</li>
						<li>
							<b>A 65nm Image Processing SoC Supporting Multiple DNN Models and Real-Time Computation-Communication Trade-Off Via Actor-Critical Neuro-Controller</b><br>
							N. Cao, B. Chatterjee, M. Gong, <u>M. Chang</u>, S. Sen, A. Raychowdhury<br>
							<i>2020 IEEE VLSI</i>
						</li>
						<li>
							<b>EM and Power SCA-Resilient AES-256 in 65nm CMOS Through >350x Current-Domain Signature Attenuation</b><br>
							D. Das, J. Daniel, A. Golder, N. Modak, S. Maity, B. Chatterjee, D. Seo, <u>M. Chang</u>, A. Varna, H. Krishnamurthy, S. Mathew, S. Ghosh, A. Raychowdhury, S. Sen<br>
							<i>2020 IEEE ISSCC</i>
						</li>
						<li>
							<b>Efficient signal reconstruction via distributed least square optimization on a systolic fpga architecture</b><br>
							<u>M. Chang</u>, S. Gangopadhyay, T. Hamam, J. Romberg, and A. Raychowdhury<br>
							<i>2019 IEEE ICASSP</i>
						</li>
						<li>
							<b>Optimo: A 65nm 270mhz 143.2 mw programmable spatial-array-processor with a hierarchical multi-cast on-chip network for solving distributed optimizations</b><br>
							<u>M. Chang</u>, L.-H. Lin, J. Romberg, and A. Raychowdhury<br>
							<i>2019 IEEE CICC</i>
						</li>
						<li>
							<b>14.1 a 65nm 1.1-to-9.1 tops/w hybrid-digitalmixed-signal computing platform for accelerating model-based and model-free swarm robotics</b><br>
							N. Cao, <u>M. Chang</u>, and A. Raychowdhury<br>
							<i>2019 IEEE ISSCC</i>
						</li>
						<li>
							<b>A fefet based processing-in-memory architecture for solving distributed least-square optimizations</b><br>
							I. Yoon, <u>M. Chang</u>, K. Ni, M. Jerry, S. Gangopadhyay, G. Smith, T. Hamam, V. Narayanan, J. Romberg, S. Lu, S. Datta, A. Raychowdhury<br>
							<i>2018 IEEE DRC</i>
						</li>
					</ul>
				</div>
			</section>
			
		</div>

		<!-- Footer -->
		<div id="footer">

			<!-- Copyright -->
			<ul class="copyright">
				<li>&copy; Muya Chang</li><li>Design: <a href="http://html5up.net">HTML5 UP</a></li>
			</ul>

		</div>

		<!-- Scripts -->
		<script src="assets/js/jquery.min.js"></script>
		<script src="assets/js/jquery.scrolly.min.js"></script>
		<script src="assets/js/jquery.scrollex.min.js"></script>
		<script src="assets/js/browser.min.js"></script>
		<script src="assets/js/breakpoints.min.js"></script>
		<script src="assets/js/util.js"></script>
		<script src="assets/js/main.js"></script>

	</body>
</html>
