proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0, uint64 b0_0, uint64 b1_0, uint64 b2_0, uint64 b3_0, uint64 b4_0) =
{ true && and [a0_0 <u 9007199254740992@64, a1_0 <u 9007199254740992@64, a2_0 <u 9007199254740992@64, a3_0 <u 9007199254740992@64, a4_0 <u 9007199254740992@64, b0_0 <u 9007199254740992@64, b1_0 <u 9007199254740992@64, b2_0 <u 9007199254740992@64, b3_0 <u 9007199254740992@64, b4_0 <u 9007199254740992@64] }
mulj v5_1 b0_0 a0_0;
mulj v8_1 b0_0 a1_0;
mulj v11_1 a0_0 b1_0;
add v12_1 v8_1 v11_1;
mulj v15_1 b0_0 a2_0;
mulj v18_1 a0_0 b2_0;
add v19_1 v15_1 v18_1;
mulj v20_1 a1_0 b1_0;
add v21_1 v19_1 v20_1;
mulj v24_1 b0_0 a3_0;
mulj v27_1 a0_0 b3_0;
add v110_1 v24_1 v27_1;
mulj v29_1 a1_0 b2_0;
mulj v30_1 b1_0 a2_0;
add v111_1 v29_1 v110_1;
add v32_1 v30_1 v111_1;
mulj v35_1 b0_0 a4_0;
mulj v38_1 a0_0 b4_0;
add v107_1 v35_1 v38_1;
mulj v40_1 b1_0 a3_0;
mulj v41_1 a1_0 b3_0;
add v106_1 v40_1 v107_1;
add v43_1 v41_1 v106_1;
mulj v44_1 a2_0 b2_0;
add v45_1 v43_1 v44_1;
mulj v46_1 a1_0 b4_0;
mulj v47_1 b1_0 a4_0;
add v114_1 v46_1 v47_1;
mulj v49_1 a2_0 b3_0;
mulj v50_1 b2_0 a3_0;
add v115_1 v49_1 v114_1;
add v52_1 v50_1 v115_1;
mulj v53_1 a2_0 b4_0;
mulj v54_1 b2_0 a4_0;
add v55_1 v53_1 v54_1;
mulj v56_1 a3_0 b3_0;
add v57_1 v55_1 v56_1;
mulj v58_1 b3_0 a4_0;
mulj v59_1 a3_0 b4_0;
add v60_1 v58_1 v59_1;
join value_1 0@uint64 19@uint64;
mul v62_1 v52_1 value_1;
add v63_1 v5_1 v62_1;
join value_2 0@uint64 19@uint64;
mul v64_1 v57_1 value_2;
add v65_1 v12_1 v64_1;
join value_3 0@uint64 19@uint64;
mul v66_1 v60_1 value_3;
add v67_1 v21_1 v66_1;
mulj v39_1 a4_0 b4_0;
join value_4 0@uint64 19@uint64;
mul v68_1 v39_1 value_4;
add v69_1 v32_1 v68_1;
split v70_1 tmp_to_use_1 v63_1 51;
add v71_1 v65_1 v70_1;
join value_5 0@uint64 2251799813685247@uint64;
and v72_1@uint128 v63_1 value_5;
assume v72_1 = tmp_to_use_1 && true;
split v73_1 tmp_to_use_2 v71_1 51;
add v74_1 v67_1 v73_1;
join value_6 0@uint64 2251799813685247@uint64;
and v75_1@uint128 v71_1 value_6;
assume v75_1 = tmp_to_use_2 && true;
split v76_1 tmp_to_use_3 v74_1 51;
add v77_1 v69_1 v76_1;
join value_7 0@uint64 2251799813685247@uint64;
and v78_1@uint128 v74_1 value_7;
assume v78_1 = tmp_to_use_3 && true;
split v79_1 tmp_to_use_4 v77_1 51;
add v80_1 v45_1 v79_1;
join value_8 0@uint64 2251799813685247@uint64;
and v81_1@uint128 v77_1 value_8;
assume v81_1 = tmp_to_use_4 && true;
split v82_1 tmp_to_use_5 v80_1 51;
join value_9 0@uint64 19@uint64;
mul v83_1 v82_1 value_9;
add v84_1 v72_1 v83_1;
join value_10 0@uint64 2251799813685247@uint64;
and v85_1@uint128 v80_1 value_10;
assume v85_1 = tmp_to_use_5 && true;
split v86_1 tmp_to_use_6 v84_1 51;
add v87_1 v75_1 v86_1;
join value_11 0@uint64 2251799813685247@uint64;
and v88_1@uint128 v84_1 value_11;
assume v88_1 = tmp_to_use_6 && true;
split v89_1 tmp_to_use_7 v87_1 51;
add v90_1 v78_1 v89_1;
join value_12 0@uint64 2251799813685247@uint64;
and v91_1@uint128 v87_1 value_12;
assume v91_1 = tmp_to_use_7 && true;
vpc v92_1@uint64 v88_1;
vpc v93_1@uint64 v91_1;
vpc v94_1@uint64 v90_1;
vpc v95_1@uint64 v81_1;
vpc v96_1@uint64 v85_1;
{ v92_1 + (v93_1 * 2251799813685248) + (v94_1 * 5070602400912917605986812821504) + (v95_1 * 11417981541647679048466287755595961091061972992) + (v96_1 * 25711008708143844408671393477458601640355247900524685364822016) = (a0_0 + (a1_0 * 2251799813685248) + (a2_0 * 5070602400912917605986812821504) + (a3_0 * 11417981541647679048466287755595961091061972992) + (a4_0 * 25711008708143844408671393477458601640355247900524685364822016)) * (b0_0 + (b1_0 * 2251799813685248) + (b2_0 * 5070602400912917605986812821504) + (b3_0 * 11417981541647679048466287755595961091061972992) + (b4_0 * 25711008708143844408671393477458601640355247900524685364822016)) (mod 57896044618658097711785492504343953926634992332820282019728792003956564819968 - 19) && and [v72_1 = tmp_to_use_1, v75_1 = tmp_to_use_2, v78_1 = tmp_to_use_3, v81_1 = tmp_to_use_4, v85_1 = tmp_to_use_5, v88_1 = tmp_to_use_6, v91_1 = tmp_to_use_7, v92_1 <u 2251799813685248@64, v93_1 <u 2251799813685248@64, v94_1 <u 2251799813718016@64, v95_1 <u 2251799813685248@64, v96_1 <u 2251799813685248@64] }