Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sun Nov 27 06:25:43 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   104 |
|    Minimum number of control sets                        |   104 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   188 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   104 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     4 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             245 |           82 |
| No           | No                    | Yes                    |              65 |           29 |
| No           | Yes                   | No                     |              99 |           34 |
| Yes          | No                    | No                     |             475 |          120 |
| Yes          | No                    | Yes                    |              43 |           11 |
| Yes          | Yes                   | No                     |             533 |          156 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                               Clock Signal                              |                                                                        Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                      |                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/skip_nibble                                                                | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                      |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awready0                                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready0                                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0         | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                     |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/uart_0/U0/Inst_uart_master/tx_count[3]_i_1_n_0                                                                                                     | System_i/uart_0/U0/Inst_uart_master/clear                                                                                                           |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0              | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0               | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_cnst[18]_i_1_n_0                                                 |                                                                                                                                                     |                3 |              6 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/SEQ/seq_cnt_en                                                                                                        | System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              6 |         6.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/addr_rw0                                                   |                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/byteSel[5]_i_1_n_0                                                         |                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code[6]_i_1_n_0                                                                                                    |                                                                                                                                                     |                2 |              7 |         3.50 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/FSM_sequential_state_reg[0]_0                                                                             |                                                                                                                                                     |                4 |              7 |         1.75 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/E[0]                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                      |                2 |              7 |         3.50 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[2]                                                                                 | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                               |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[15]                                                                                | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                               |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[23]                                                                                | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                               |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[31]                                                                                | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                               |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[15]                                                                     | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                7 |              8 |         1.14 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[0]                                                                      | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                5 |              8 |         1.60 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[23]                                                                     | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                5 |              8 |         1.60 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[31]                                                                     | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                7 |              8 |         1.14 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0                                                                                             |                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                           | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/uart_0/U0/Inst_uart_master/tx_buffer0                                                                                                              |                                                                                                                                                     |                2 |              9 |         4.50 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                    |                                                                                                                                                     |                4 |              9 |         2.25 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                     |                5 |              9 |         1.80 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                                     |                3 |              9 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                    |                                                                                                                                                     |                3 |              9 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                               |                5 |             10 |         2.00 |
| ~System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/CLK |                                                                                                                                                             |                                                                                                                                                     |                3 |             11 |         3.67 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                     |                4 |             13 |         3.25 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sel                                                                                                       | System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/result_reg_0                                                                     |                4 |             13 |         3.25 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |         3.25 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                                     |                3 |             14 |         4.67 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                                     |                2 |             14 |         7.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                     |                9 |             15 |         1.67 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/uart_0/U0/Inst_uart_master/clear                                                                                                           |                6 |             15 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0         |                                                                                                                                                     |                3 |             16 |         5.33 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                      |               11 |             17 |         1.55 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0         |                                                                                                                                                     |                7 |             18 |         2.57 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                       |                                                                                                                                                     |                7 |             20 |         2.86 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |         5.25 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             23 |         2.56 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                          | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                               |               12 |             32 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[0]_1[0]                                                     | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                      |                7 |             32 |         4.57 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rvalid05_out                                                               | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                              |               11 |             32 |         2.91 |
|  System_i/AXI_PS2_Keyboard_0/clk_BUFG                                   | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/Q[0]                                                                                      | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/Q[1]                                                                              |                8 |             32 |         4.00 |
|  System_i/AXI_PS2_Keyboard_0/ps2/break_reg__0                           |                                                                                                                                                             |                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/Q[1]                                                                              |               12 |             33 |         2.75 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                     |                9 |             34 |         3.78 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                     |                7 |             35 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               11 |             40 |         3.64 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                                     |                9 |             45 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                                     |                9 |             45 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                                     |               10 |             45 |         4.50 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                     |                8 |             45 |         5.62 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                                     |                8 |             47 |         5.88 |
|  clk_125Mhz_IBUF_BUFG                                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                                     |                9 |             47 |         5.22 |
|  clk_125Mhz_IBUF_BUFG                                                   |                                                                                                                                                             |                                                                                                                                                     |               71 |            203 |         2.86 |
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


