

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Fri Dec  6 10:14:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5793|     5793| 57.930 us | 57.930 us |  5793|  5793|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     5792|     5792|       362|          -|          -|    16|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      360|      360|        60|          -|          -|     6|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       58|       58|        39|          -|          -|     1|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 3 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 44 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln236 = icmp eq i5 %i_0, -16" [./layer.h:236]   --->   Operation 45 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:236]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %3, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:236]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i5 %i_0 to i64" [./layer.h:239]   --->   Operation 50 'zext' 'zext_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [./layer.h:241]   --->   Operation 51 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [./layer.h:241]   --->   Operation 52 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i6 %tmp_84 to i8" [./layer.h:241]   --->   Operation 53 'zext' 'zext_ln1117' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.91ns)   --->   "%sub_ln1117 = sub i8 %tmp_83, %zext_ln1117" [./layer.h:241]   --->   Operation 54 'sub' 'sub_ln1117' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:237]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%input_1_32_0_0_V_s = getelementptr [16 x i40]* %input_1_32_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 56 'getelementptr' 'input_1_32_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_1_33_0_0_V_s = getelementptr [16 x i40]* %input_1_33_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 57 'getelementptr' 'input_1_33_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_1_34_0_0_V_s = getelementptr [16 x i40]* %input_1_34_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 58 'getelementptr' 'input_1_34_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%input_1_35_0_0_V_s = getelementptr [16 x i40]* %input_1_35_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 59 'getelementptr' 'input_1_35_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%input_1_36_0_0_V_s = getelementptr [16 x i40]* %input_1_36_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 60 'getelementptr' 'input_1_36_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%input_1_37_0_0_V_s = getelementptr [16 x i40]* %input_1_37_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 61 'getelementptr' 'input_1_37_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%input_1_38_0_0_V_s = getelementptr [16 x i40]* %input_1_38_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 62 'getelementptr' 'input_1_38_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%input_1_39_0_0_V_s = getelementptr [16 x i40]* %input_1_39_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 63 'getelementptr' 'input_1_39_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%input_1_40_0_0_V_s = getelementptr [16 x i40]* %input_1_40_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 64 'getelementptr' 'input_1_40_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_1_41_0_0_V_s = getelementptr [16 x i40]* %input_1_41_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 65 'getelementptr' 'input_1_41_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%input_1_42_0_0_V_s = getelementptr [16 x i40]* %input_1_42_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 66 'getelementptr' 'input_1_42_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_1_43_0_0_V_s = getelementptr [16 x i40]* %input_1_43_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 67 'getelementptr' 'input_1_43_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%input_1_44_0_0_V_s = getelementptr [16 x i40]* %input_1_44_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 68 'getelementptr' 'input_1_44_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%input_1_45_0_0_V_s = getelementptr [16 x i40]* %input_1_45_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 69 'getelementptr' 'input_1_45_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%input_1_46_0_0_V_s = getelementptr [16 x i40]* %input_1_46_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 70 'getelementptr' 'input_1_46_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%input_1_47_0_0_V_s = getelementptr [16 x i40]* %input_1_47_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 71 'getelementptr' 'input_1_47_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%input_1_48_0_0_V_s = getelementptr [16 x i40]* %input_1_48_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 72 'getelementptr' 'input_1_48_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%input_1_49_0_0_V_s = getelementptr [16 x i40]* %input_1_49_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 73 'getelementptr' 'input_1_49_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%input_1_50_0_0_V_s = getelementptr [16 x i40]* %input_1_50_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 74 'getelementptr' 'input_1_50_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%input_1_51_0_0_V_s = getelementptr [16 x i40]* %input_1_51_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 75 'getelementptr' 'input_1_51_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%input_1_52_0_0_V_s = getelementptr [16 x i40]* %input_1_52_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 76 'getelementptr' 'input_1_52_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%input_1_53_0_0_V_s = getelementptr [16 x i40]* %input_1_53_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 77 'getelementptr' 'input_1_53_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%input_1_54_0_0_V_s = getelementptr [16 x i40]* %input_1_54_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 78 'getelementptr' 'input_1_54_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_1_55_0_0_V_s = getelementptr [16 x i40]* %input_1_55_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 79 'getelementptr' 'input_1_55_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%input_1_56_0_0_V_s = getelementptr [16 x i40]* %input_1_56_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 80 'getelementptr' 'input_1_56_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%input_1_57_0_0_V_s = getelementptr [16 x i40]* %input_1_57_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 81 'getelementptr' 'input_1_57_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%input_1_58_0_0_V_s = getelementptr [16 x i40]* %input_1_58_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 82 'getelementptr' 'input_1_58_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%input_1_59_0_0_V_s = getelementptr [16 x i40]* %input_1_59_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 83 'getelementptr' 'input_1_59_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%input_1_60_0_0_V_s = getelementptr [16 x i40]* %input_1_60_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 84 'getelementptr' 'input_1_60_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%input_1_61_0_0_V_s = getelementptr [16 x i40]* %input_1_61_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 85 'getelementptr' 'input_1_61_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_1_62_0_0_V_s = getelementptr [16 x i40]* %input_1_62_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 86 'getelementptr' 'input_1_62_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%input_1_63_0_0_V_s = getelementptr [16 x i40]* %input_1_63_0_0_V, i64 0, i64 %zext_ln239" [./layer.h:241]   --->   Operation 87 'getelementptr' 'input_1_63_0_0_V_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 88 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 89 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:238]   --->   Operation 90 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.13ns)   --->   "%icmp_ln238 = icmp eq i3 %k_0_0, -2" [./layer.h:238]   --->   Operation 91 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty_512 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 92 'speclooptripcount' 'empty_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.65ns)   --->   "%add_ln238 = add i3 %k_0_0, 1" [./layer.h:238]   --->   Operation 93 'add' 'add_ln238' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:238]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:238]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [./layer.h:238]   --->   Operation 96 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i3 %k_0_0 to i9" [./layer.h:241]   --->   Operation 97 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i3 %k_0_0 to i8" [./layer.h:241]   --->   Operation 98 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %sub_ln1117, %zext_ln1117_11" [./layer.h:241]   --->   Operation 99 'add' 'add_ln1117' <Predicate = (!icmp_ln238)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %add_ln1117 to i64" [./layer.h:241]   --->   Operation 100 'sext' 'sext_ln1117' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%input_2_32_0_V_add = getelementptr [96 x i40]* %input_2_32_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 101 'getelementptr' 'input_2_32_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%input_2_33_0_V_add = getelementptr [96 x i40]* %input_2_33_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 102 'getelementptr' 'input_2_33_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%input_2_34_0_V_add = getelementptr [96 x i40]* %input_2_34_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 103 'getelementptr' 'input_2_34_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%input_2_35_0_V_add = getelementptr [96 x i40]* %input_2_35_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 104 'getelementptr' 'input_2_35_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%input_2_36_0_V_add = getelementptr [96 x i40]* %input_2_36_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 105 'getelementptr' 'input_2_36_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%input_2_37_0_V_add = getelementptr [96 x i40]* %input_2_37_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 106 'getelementptr' 'input_2_37_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%input_2_38_0_V_add = getelementptr [96 x i40]* %input_2_38_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 107 'getelementptr' 'input_2_38_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%input_2_39_0_V_add = getelementptr [96 x i40]* %input_2_39_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 108 'getelementptr' 'input_2_39_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%input_2_40_0_V_add = getelementptr [96 x i40]* %input_2_40_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 109 'getelementptr' 'input_2_40_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%input_2_41_0_V_add = getelementptr [96 x i40]* %input_2_41_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 110 'getelementptr' 'input_2_41_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%input_2_42_0_V_add = getelementptr [96 x i40]* %input_2_42_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 111 'getelementptr' 'input_2_42_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%input_2_43_0_V_add = getelementptr [96 x i40]* %input_2_43_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 112 'getelementptr' 'input_2_43_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%input_2_44_0_V_add = getelementptr [96 x i40]* %input_2_44_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 113 'getelementptr' 'input_2_44_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%input_2_45_0_V_add = getelementptr [96 x i40]* %input_2_45_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 114 'getelementptr' 'input_2_45_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%input_2_46_0_V_add = getelementptr [96 x i40]* %input_2_46_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 115 'getelementptr' 'input_2_46_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%input_2_47_0_V_add = getelementptr [96 x i40]* %input_2_47_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 116 'getelementptr' 'input_2_47_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%input_2_48_0_V_add = getelementptr [96 x i40]* %input_2_48_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 117 'getelementptr' 'input_2_48_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%input_2_49_0_V_add = getelementptr [96 x i40]* %input_2_49_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 118 'getelementptr' 'input_2_49_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%input_2_50_0_V_add = getelementptr [96 x i40]* %input_2_50_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 119 'getelementptr' 'input_2_50_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%input_2_51_0_V_add = getelementptr [96 x i40]* %input_2_51_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 120 'getelementptr' 'input_2_51_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%input_2_52_0_V_add = getelementptr [96 x i40]* %input_2_52_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 121 'getelementptr' 'input_2_52_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%input_2_53_0_V_add = getelementptr [96 x i40]* %input_2_53_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 122 'getelementptr' 'input_2_53_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%input_2_54_0_V_add = getelementptr [96 x i40]* %input_2_54_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 123 'getelementptr' 'input_2_54_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%input_2_55_0_V_add = getelementptr [96 x i40]* %input_2_55_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 124 'getelementptr' 'input_2_55_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%input_2_56_0_V_add = getelementptr [96 x i40]* %input_2_56_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 125 'getelementptr' 'input_2_56_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%input_2_57_0_V_add = getelementptr [96 x i40]* %input_2_57_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 126 'getelementptr' 'input_2_57_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%input_2_58_0_V_add = getelementptr [96 x i40]* %input_2_58_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 127 'getelementptr' 'input_2_58_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%input_2_59_0_V_add = getelementptr [96 x i40]* %input_2_59_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 128 'getelementptr' 'input_2_59_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%input_2_60_0_V_add = getelementptr [96 x i40]* %input_2_60_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 129 'getelementptr' 'input_2_60_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%input_2_61_0_V_add = getelementptr [96 x i40]* %input_2_61_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 130 'getelementptr' 'input_2_61_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%input_2_62_0_V_add = getelementptr [96 x i40]* %input_2_62_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 131 'getelementptr' 'input_2_62_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%input_2_63_0_V_add = getelementptr [96 x i40]* %input_2_63_0_V, i64 0, i64 %sext_ln1117" [./layer.h:241]   --->   Operation 132 'getelementptr' 'input_2_63_0_V_add' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [96 x i40]* %output_0_V, i64 0, i64 %sext_ln1117" [./layer.h:239]   --->   Operation 133 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (3.25ns)   --->   "store i40 0, i40* %output_0_V_addr, align 8" [./layer.h:239]   --->   Operation 134 'store' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 135 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0" [./layer.h:240]   --->   Operation 135 'br' <Predicate = (!icmp_ln238)> <Delay = 1.76>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%empty_511 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:243]   --->   Operation 136 'specregionend' 'empty_511' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 137 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.95>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%l_0_0_0 = phi i7 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %xor_ln240, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32 ]" [./layer.h:240]   --->   Operation 138 'phi' 'l_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %l_0_0_0, i32 6)" [./layer.h:241]   --->   Operation 139 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_85 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1(i1 false, i5 %i_0, i1 %tmp_89)" [./layer.h:241]   --->   Operation 140 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %tmp_85 to i64" [./layer.h:241]   --->   Operation 141 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%input_1_0_0_V_addr = getelementptr [32 x i40]* %input_1_0_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 142 'getelementptr' 'input_1_0_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%input_1_1_0_V_addr = getelementptr [32 x i40]* %input_1_1_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 143 'getelementptr' 'input_1_1_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1117_3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3(i5 %i_0, i1 %tmp_89, i3 0)" [./layer.h:241]   --->   Operation 144 'bitconcatenate' 'zext_ln1117_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i1.i1(i1 false, i5 %i_0, i1 %tmp_89, i1 false)" [./layer.h:241]   --->   Operation 145 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i8 %tmp_86 to i9" [./layer.h:241]   --->   Operation 146 'zext' 'zext_ln1117_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_5 = sub i9 %zext_ln1117_3_cast, %zext_ln1117_12" [./layer.h:241]   --->   Operation 147 'sub' 'sub_ln1117_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1117_7 = add i9 %sub_ln1117_5, %zext_ln1117_10" [./layer.h:241]   --->   Operation 148 'add' 'add_ln1117_7' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i9 %add_ln1117_7 to i64" [./layer.h:241]   --->   Operation 149 'sext' 'sext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [192 x i40]* %input_2_0_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 150 'getelementptr' 'input_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%input_2_1_V_addr = getelementptr [192 x i40]* %input_2_1_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 151 'getelementptr' 'input_2_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (3.25ns)   --->   "%input_1_0_0_V_load = load i40* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 152 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 153 [2/2] (3.25ns)   --->   "%input_2_0_V_load = load i40* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 153 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%input_1_1_0_V_load = load i40* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 154 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 155 [2/2] (3.25ns)   --->   "%input_2_1_V_load = load i40* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 155 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%input_1_2_0_V_addr = getelementptr [32 x i40]* %input_1_2_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 156 'getelementptr' 'input_1_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%input_1_3_0_V_addr = getelementptr [32 x i40]* %input_1_3_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 157 'getelementptr' 'input_1_3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%input_2_2_V_addr = getelementptr [192 x i40]* %input_2_2_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 158 'getelementptr' 'input_2_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%input_2_3_V_addr = getelementptr [192 x i40]* %input_2_3_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 159 'getelementptr' 'input_2_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/2] (3.25ns)   --->   "%input_1_0_0_V_load = load i40* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 160 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 161 [1/2] (3.25ns)   --->   "%input_2_0_V_load = load i40* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 161 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 162 [2/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 162 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 163 [1/2] (3.25ns)   --->   "%input_1_1_0_V_load = load i40* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 163 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 164 [1/2] (3.25ns)   --->   "%input_2_1_V_load = load i40* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 164 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 165 [2/2] (3.25ns)   --->   "%input_1_2_0_V_load = load i40* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 165 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%input_2_2_V_load = load i40* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 166 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%input_1_3_0_V_load = load i40* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 167 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%input_2_3_V_load = load i40* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 168 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%input_1_4_0_V_addr = getelementptr [32 x i40]* %input_1_4_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 169 'getelementptr' 'input_1_4_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%input_1_5_0_V_addr = getelementptr [32 x i40]* %input_1_5_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 170 'getelementptr' 'input_1_5_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%input_2_4_V_addr = getelementptr [192 x i40]* %input_2_4_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 171 'getelementptr' 'input_2_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%input_2_5_V_addr = getelementptr [192 x i40]* %input_2_5_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 172 'getelementptr' 'input_2_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_0_V_load to i56" [./layer.h:241]   --->   Operation 173 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_0_V_load to i56" [./layer.h:241]   --->   Operation 174 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192_1, %sext_ln1192" [./layer.h:241]   --->   Operation 175 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 176 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i40 %input_1_1_0_V_load to i56" [./layer.h:241]   --->   Operation 177 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i40 %input_2_1_V_load to i56" [./layer.h:241]   --->   Operation 178 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (8.51ns)   --->   "%mul_ln1192_1 = mul i56 %sext_ln1192_3, %sext_ln1192_2" [./layer.h:241]   --->   Operation 179 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/2] (3.25ns)   --->   "%input_1_2_0_V_load = load i40* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 180 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 181 [1/2] (3.25ns)   --->   "%input_2_2_V_load = load i40* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 181 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 182 [1/2] (3.25ns)   --->   "%input_1_3_0_V_load = load i40* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 182 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 183 [1/2] (3.25ns)   --->   "%input_2_3_V_load = load i40* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 183 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 184 [2/2] (3.25ns)   --->   "%input_1_4_0_V_load = load i40* %input_1_4_0_V_addr, align 8" [./layer.h:241]   --->   Operation 184 'load' 'input_1_4_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%input_2_4_V_load = load i40* %input_2_4_V_addr, align 8" [./layer.h:241]   --->   Operation 185 'load' 'input_2_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 186 [2/2] (3.25ns)   --->   "%input_1_5_0_V_load = load i40* %input_1_5_0_V_addr, align 8" [./layer.h:241]   --->   Operation 186 'load' 'input_1_5_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 187 [2/2] (3.25ns)   --->   "%input_2_5_V_load = load i40* %input_2_5_V_addr, align 8" [./layer.h:241]   --->   Operation 187 'load' 'input_2_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%input_1_6_0_V_addr = getelementptr [32 x i40]* %input_1_6_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 188 'getelementptr' 'input_1_6_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%input_1_7_0_V_addr = getelementptr [32 x i40]* %input_1_7_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 189 'getelementptr' 'input_1_7_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%input_2_6_V_addr = getelementptr [192 x i40]* %input_2_6_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 190 'getelementptr' 'input_2_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%input_2_7_V_addr = getelementptr [192 x i40]* %input_2_7_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 191 'getelementptr' 'input_2_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %output_0_V_load, i16 0)" [./layer.h:241]   --->   Operation 192 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1192, %shl_ln" [./layer.h:241]   --->   Operation 193 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_87 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:241]   --->   Operation 194 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_87, i16 0)" [./layer.h:241]   --->   Operation 195 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (3.31ns)   --->   "%add_ln1192_2 = add i56 %mul_ln1192_1, %shl_ln728_1" [./layer.h:241]   --->   Operation 196 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i40 %input_1_2_0_V_load to i56" [./layer.h:241]   --->   Operation 197 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i40 %input_2_2_V_load to i56" [./layer.h:241]   --->   Operation 198 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (8.51ns)   --->   "%mul_ln1192_2 = mul i56 %sext_ln1192_5, %sext_ln1192_4" [./layer.h:241]   --->   Operation 199 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_88 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_2, i32 16, i32 55)" [./layer.h:241]   --->   Operation 200 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i40 %input_1_3_0_V_load to i56" [./layer.h:241]   --->   Operation 201 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i40 %input_2_3_V_load to i56" [./layer.h:241]   --->   Operation 202 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (8.51ns)   --->   "%mul_ln1192_3 = mul i56 %sext_ln1192_7, %sext_ln1192_6" [./layer.h:241]   --->   Operation 203 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/2] (3.25ns)   --->   "%input_1_4_0_V_load = load i40* %input_1_4_0_V_addr, align 8" [./layer.h:241]   --->   Operation 204 'load' 'input_1_4_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 205 [1/2] (3.25ns)   --->   "%input_2_4_V_load = load i40* %input_2_4_V_addr, align 8" [./layer.h:241]   --->   Operation 205 'load' 'input_2_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 206 [1/2] (3.25ns)   --->   "%input_1_5_0_V_load = load i40* %input_1_5_0_V_addr, align 8" [./layer.h:241]   --->   Operation 206 'load' 'input_1_5_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 207 [1/2] (3.25ns)   --->   "%input_2_5_V_load = load i40* %input_2_5_V_addr, align 8" [./layer.h:241]   --->   Operation 207 'load' 'input_2_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 208 [2/2] (3.25ns)   --->   "%input_1_6_0_V_load = load i40* %input_1_6_0_V_addr, align 8" [./layer.h:241]   --->   Operation 208 'load' 'input_1_6_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 209 [2/2] (3.25ns)   --->   "%input_2_6_V_load = load i40* %input_2_6_V_addr, align 8" [./layer.h:241]   --->   Operation 209 'load' 'input_2_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 210 [2/2] (3.25ns)   --->   "%input_1_7_0_V_load = load i40* %input_1_7_0_V_addr, align 8" [./layer.h:241]   --->   Operation 210 'load' 'input_1_7_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 211 [2/2] (3.25ns)   --->   "%input_2_7_V_load = load i40* %input_2_7_V_addr, align 8" [./layer.h:241]   --->   Operation 211 'load' 'input_2_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%input_1_8_0_V_addr = getelementptr [32 x i40]* %input_1_8_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 212 'getelementptr' 'input_1_8_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%input_1_9_0_V_addr = getelementptr [32 x i40]* %input_1_9_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 213 'getelementptr' 'input_1_9_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%input_2_8_V_addr = getelementptr [192 x i40]* %input_2_8_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 214 'getelementptr' 'input_2_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%input_2_9_V_addr = getelementptr [192 x i40]* %input_2_9_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 215 'getelementptr' 'input_2_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_88, i16 0)" [./layer.h:241]   --->   Operation 216 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (3.31ns)   --->   "%add_ln1192_3 = add i56 %mul_ln1192_2, %shl_ln728_2" [./layer.h:241]   --->   Operation 217 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_90 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_3, i32 16, i32 55)" [./layer.h:241]   --->   Operation 218 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_90, i16 0)" [./layer.h:241]   --->   Operation 219 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (3.31ns)   --->   "%add_ln1192_4 = add i56 %mul_ln1192_3, %shl_ln728_3" [./layer.h:241]   --->   Operation 220 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i40 %input_1_4_0_V_load to i56" [./layer.h:241]   --->   Operation 221 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i40 %input_2_4_V_load to i56" [./layer.h:241]   --->   Operation 222 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (8.51ns)   --->   "%mul_ln1192_4 = mul i56 %sext_ln1192_9, %sext_ln1192_8" [./layer.h:241]   --->   Operation 223 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_91 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_4, i32 16, i32 55)" [./layer.h:241]   --->   Operation 224 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i40 %input_1_5_0_V_load to i56" [./layer.h:241]   --->   Operation 225 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i40 %input_2_5_V_load to i56" [./layer.h:241]   --->   Operation 226 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (8.51ns)   --->   "%mul_ln1192_5 = mul i56 %sext_ln1192_11, %sext_ln1192_10" [./layer.h:241]   --->   Operation 227 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/2] (3.25ns)   --->   "%input_1_6_0_V_load = load i40* %input_1_6_0_V_addr, align 8" [./layer.h:241]   --->   Operation 228 'load' 'input_1_6_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 229 [1/2] (3.25ns)   --->   "%input_2_6_V_load = load i40* %input_2_6_V_addr, align 8" [./layer.h:241]   --->   Operation 229 'load' 'input_2_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 230 [1/2] (3.25ns)   --->   "%input_1_7_0_V_load = load i40* %input_1_7_0_V_addr, align 8" [./layer.h:241]   --->   Operation 230 'load' 'input_1_7_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 231 [1/2] (3.25ns)   --->   "%input_2_7_V_load = load i40* %input_2_7_V_addr, align 8" [./layer.h:241]   --->   Operation 231 'load' 'input_2_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 232 [2/2] (3.25ns)   --->   "%input_1_8_0_V_load = load i40* %input_1_8_0_V_addr, align 8" [./layer.h:241]   --->   Operation 232 'load' 'input_1_8_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 233 [2/2] (3.25ns)   --->   "%input_2_8_V_load = load i40* %input_2_8_V_addr, align 8" [./layer.h:241]   --->   Operation 233 'load' 'input_2_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 234 [2/2] (3.25ns)   --->   "%input_1_9_0_V_load = load i40* %input_1_9_0_V_addr, align 8" [./layer.h:241]   --->   Operation 234 'load' 'input_1_9_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 235 [2/2] (3.25ns)   --->   "%input_2_9_V_load = load i40* %input_2_9_V_addr, align 8" [./layer.h:241]   --->   Operation 235 'load' 'input_2_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%input_1_10_0_V_add = getelementptr [32 x i40]* %input_1_10_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 236 'getelementptr' 'input_1_10_0_V_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%input_1_11_0_V_add = getelementptr [32 x i40]* %input_1_11_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 237 'getelementptr' 'input_1_11_0_V_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%input_2_10_V_addr = getelementptr [192 x i40]* %input_2_10_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 238 'getelementptr' 'input_2_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%input_2_11_V_addr = getelementptr [192 x i40]* %input_2_11_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 239 'getelementptr' 'input_2_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_91, i16 0)" [./layer.h:241]   --->   Operation 240 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (3.31ns)   --->   "%add_ln1192_5 = add i56 %mul_ln1192_4, %shl_ln728_4" [./layer.h:241]   --->   Operation 241 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_92 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_5, i32 16, i32 55)" [./layer.h:241]   --->   Operation 242 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_92, i16 0)" [./layer.h:241]   --->   Operation 243 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (3.31ns)   --->   "%add_ln1192_6 = add i56 %mul_ln1192_5, %shl_ln728_5" [./layer.h:241]   --->   Operation 244 'add' 'add_ln1192_6' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i40 %input_1_6_0_V_load to i56" [./layer.h:241]   --->   Operation 245 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i40 %input_2_6_V_load to i56" [./layer.h:241]   --->   Operation 246 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (8.51ns)   --->   "%mul_ln1192_6 = mul i56 %sext_ln1192_13, %sext_ln1192_12" [./layer.h:241]   --->   Operation 247 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_93 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_6, i32 16, i32 55)" [./layer.h:241]   --->   Operation 248 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i40 %input_1_7_0_V_load to i56" [./layer.h:241]   --->   Operation 249 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i40 %input_2_7_V_load to i56" [./layer.h:241]   --->   Operation 250 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (8.51ns)   --->   "%mul_ln1192_7 = mul i56 %sext_ln1192_15, %sext_ln1192_14" [./layer.h:241]   --->   Operation 251 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/2] (3.25ns)   --->   "%input_1_8_0_V_load = load i40* %input_1_8_0_V_addr, align 8" [./layer.h:241]   --->   Operation 252 'load' 'input_1_8_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 253 [1/2] (3.25ns)   --->   "%input_2_8_V_load = load i40* %input_2_8_V_addr, align 8" [./layer.h:241]   --->   Operation 253 'load' 'input_2_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 254 [1/2] (3.25ns)   --->   "%input_1_9_0_V_load = load i40* %input_1_9_0_V_addr, align 8" [./layer.h:241]   --->   Operation 254 'load' 'input_1_9_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 255 [1/2] (3.25ns)   --->   "%input_2_9_V_load = load i40* %input_2_9_V_addr, align 8" [./layer.h:241]   --->   Operation 255 'load' 'input_2_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 256 [2/2] (3.25ns)   --->   "%input_1_10_0_V_loa = load i40* %input_1_10_0_V_add, align 8" [./layer.h:241]   --->   Operation 256 'load' 'input_1_10_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 257 [2/2] (3.25ns)   --->   "%input_2_10_V_load = load i40* %input_2_10_V_addr, align 8" [./layer.h:241]   --->   Operation 257 'load' 'input_2_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 258 [2/2] (3.25ns)   --->   "%input_1_11_0_V_loa = load i40* %input_1_11_0_V_add, align 8" [./layer.h:241]   --->   Operation 258 'load' 'input_1_11_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 259 [2/2] (3.25ns)   --->   "%input_2_11_V_load = load i40* %input_2_11_V_addr, align 8" [./layer.h:241]   --->   Operation 259 'load' 'input_2_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%input_1_12_0_V_add = getelementptr [32 x i40]* %input_1_12_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 260 'getelementptr' 'input_1_12_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%input_1_13_0_V_add = getelementptr [32 x i40]* %input_1_13_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 261 'getelementptr' 'input_1_13_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%input_2_12_V_addr = getelementptr [192 x i40]* %input_2_12_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 262 'getelementptr' 'input_2_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%input_2_13_V_addr = getelementptr [192 x i40]* %input_2_13_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 263 'getelementptr' 'input_2_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_93, i16 0)" [./layer.h:241]   --->   Operation 264 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (3.31ns)   --->   "%add_ln1192_7 = add i56 %mul_ln1192_6, %shl_ln728_6" [./layer.h:241]   --->   Operation 265 'add' 'add_ln1192_7' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_94 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_7, i32 16, i32 55)" [./layer.h:241]   --->   Operation 266 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_94, i16 0)" [./layer.h:241]   --->   Operation 267 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (3.31ns)   --->   "%add_ln1192_8 = add i56 %mul_ln1192_7, %shl_ln728_7" [./layer.h:241]   --->   Operation 268 'add' 'add_ln1192_8' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i40 %input_1_8_0_V_load to i56" [./layer.h:241]   --->   Operation 269 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i40 %input_2_8_V_load to i56" [./layer.h:241]   --->   Operation 270 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (8.51ns)   --->   "%mul_ln1192_8 = mul i56 %sext_ln1192_17, %sext_ln1192_16" [./layer.h:241]   --->   Operation 271 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_95 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_8, i32 16, i32 55)" [./layer.h:241]   --->   Operation 272 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i40 %input_1_9_0_V_load to i56" [./layer.h:241]   --->   Operation 273 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i40 %input_2_9_V_load to i56" [./layer.h:241]   --->   Operation 274 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (8.51ns)   --->   "%mul_ln1192_9 = mul i56 %sext_ln1192_19, %sext_ln1192_18" [./layer.h:241]   --->   Operation 275 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/2] (3.25ns)   --->   "%input_1_10_0_V_loa = load i40* %input_1_10_0_V_add, align 8" [./layer.h:241]   --->   Operation 276 'load' 'input_1_10_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 277 [1/2] (3.25ns)   --->   "%input_2_10_V_load = load i40* %input_2_10_V_addr, align 8" [./layer.h:241]   --->   Operation 277 'load' 'input_2_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 278 [1/2] (3.25ns)   --->   "%input_1_11_0_V_loa = load i40* %input_1_11_0_V_add, align 8" [./layer.h:241]   --->   Operation 278 'load' 'input_1_11_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 279 [1/2] (3.25ns)   --->   "%input_2_11_V_load = load i40* %input_2_11_V_addr, align 8" [./layer.h:241]   --->   Operation 279 'load' 'input_2_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 280 [2/2] (3.25ns)   --->   "%input_1_12_0_V_loa = load i40* %input_1_12_0_V_add, align 8" [./layer.h:241]   --->   Operation 280 'load' 'input_1_12_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 281 [2/2] (3.25ns)   --->   "%input_2_12_V_load = load i40* %input_2_12_V_addr, align 8" [./layer.h:241]   --->   Operation 281 'load' 'input_2_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 282 [2/2] (3.25ns)   --->   "%input_1_13_0_V_loa = load i40* %input_1_13_0_V_add, align 8" [./layer.h:241]   --->   Operation 282 'load' 'input_1_13_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 283 [2/2] (3.25ns)   --->   "%input_2_13_V_load = load i40* %input_2_13_V_addr, align 8" [./layer.h:241]   --->   Operation 283 'load' 'input_2_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%input_1_14_0_V_add = getelementptr [32 x i40]* %input_1_14_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 284 'getelementptr' 'input_1_14_0_V_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%input_1_15_0_V_add = getelementptr [32 x i40]* %input_1_15_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 285 'getelementptr' 'input_1_15_0_V_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%input_2_14_V_addr = getelementptr [192 x i40]* %input_2_14_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 286 'getelementptr' 'input_2_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%input_2_15_V_addr = getelementptr [192 x i40]* %input_2_15_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 287 'getelementptr' 'input_2_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_95, i16 0)" [./layer.h:241]   --->   Operation 288 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (3.31ns)   --->   "%add_ln1192_9 = add i56 %mul_ln1192_8, %shl_ln728_8" [./layer.h:241]   --->   Operation 289 'add' 'add_ln1192_9' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_96 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_9, i32 16, i32 55)" [./layer.h:241]   --->   Operation 290 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_96, i16 0)" [./layer.h:241]   --->   Operation 291 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (3.31ns)   --->   "%add_ln1192_10 = add i56 %mul_ln1192_9, %shl_ln728_9" [./layer.h:241]   --->   Operation 292 'add' 'add_ln1192_10' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i40 %input_1_10_0_V_loa to i56" [./layer.h:241]   --->   Operation 293 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i40 %input_2_10_V_load to i56" [./layer.h:241]   --->   Operation 294 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (8.51ns)   --->   "%mul_ln1192_10 = mul i56 %sext_ln1192_21, %sext_ln1192_20" [./layer.h:241]   --->   Operation 295 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_97 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_10, i32 16, i32 55)" [./layer.h:241]   --->   Operation 296 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i40 %input_1_11_0_V_loa to i56" [./layer.h:241]   --->   Operation 297 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i40 %input_2_11_V_load to i56" [./layer.h:241]   --->   Operation 298 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (8.51ns)   --->   "%mul_ln1192_11 = mul i56 %sext_ln1192_23, %sext_ln1192_22" [./layer.h:241]   --->   Operation 299 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/2] (3.25ns)   --->   "%input_1_12_0_V_loa = load i40* %input_1_12_0_V_add, align 8" [./layer.h:241]   --->   Operation 300 'load' 'input_1_12_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 301 [1/2] (3.25ns)   --->   "%input_2_12_V_load = load i40* %input_2_12_V_addr, align 8" [./layer.h:241]   --->   Operation 301 'load' 'input_2_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 302 [1/2] (3.25ns)   --->   "%input_1_13_0_V_loa = load i40* %input_1_13_0_V_add, align 8" [./layer.h:241]   --->   Operation 302 'load' 'input_1_13_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 303 [1/2] (3.25ns)   --->   "%input_2_13_V_load = load i40* %input_2_13_V_addr, align 8" [./layer.h:241]   --->   Operation 303 'load' 'input_2_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 304 [2/2] (3.25ns)   --->   "%input_1_14_0_V_loa = load i40* %input_1_14_0_V_add, align 8" [./layer.h:241]   --->   Operation 304 'load' 'input_1_14_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 305 [2/2] (3.25ns)   --->   "%input_2_14_V_load = load i40* %input_2_14_V_addr, align 8" [./layer.h:241]   --->   Operation 305 'load' 'input_2_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 306 [2/2] (3.25ns)   --->   "%input_1_15_0_V_loa = load i40* %input_1_15_0_V_add, align 8" [./layer.h:241]   --->   Operation 306 'load' 'input_1_15_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 307 [2/2] (3.25ns)   --->   "%input_2_15_V_load = load i40* %input_2_15_V_addr, align 8" [./layer.h:241]   --->   Operation 307 'load' 'input_2_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%input_1_16_0_V_add = getelementptr [32 x i40]* %input_1_16_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 308 'getelementptr' 'input_1_16_0_V_add' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%input_1_17_0_V_add = getelementptr [32 x i40]* %input_1_17_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 309 'getelementptr' 'input_1_17_0_V_add' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%input_2_16_V_addr = getelementptr [192 x i40]* %input_2_16_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 310 'getelementptr' 'input_2_16_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%input_2_17_V_addr = getelementptr [192 x i40]* %input_2_17_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 311 'getelementptr' 'input_2_17_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_97, i16 0)" [./layer.h:241]   --->   Operation 312 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (3.31ns)   --->   "%add_ln1192_11 = add i56 %mul_ln1192_10, %shl_ln728_s" [./layer.h:241]   --->   Operation 313 'add' 'add_ln1192_11' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_98 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_11, i32 16, i32 55)" [./layer.h:241]   --->   Operation 314 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_98, i16 0)" [./layer.h:241]   --->   Operation 315 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (3.31ns)   --->   "%add_ln1192_12 = add i56 %mul_ln1192_11, %shl_ln728_10" [./layer.h:241]   --->   Operation 316 'add' 'add_ln1192_12' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i40 %input_1_12_0_V_loa to i56" [./layer.h:241]   --->   Operation 317 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i40 %input_2_12_V_load to i56" [./layer.h:241]   --->   Operation 318 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (8.51ns)   --->   "%mul_ln1192_12 = mul i56 %sext_ln1192_25, %sext_ln1192_24" [./layer.h:241]   --->   Operation 319 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_99 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_12, i32 16, i32 55)" [./layer.h:241]   --->   Operation 320 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i40 %input_1_13_0_V_loa to i56" [./layer.h:241]   --->   Operation 321 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i40 %input_2_13_V_load to i56" [./layer.h:241]   --->   Operation 322 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (8.51ns)   --->   "%mul_ln1192_13 = mul i56 %sext_ln1192_27, %sext_ln1192_26" [./layer.h:241]   --->   Operation 323 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/2] (3.25ns)   --->   "%input_1_14_0_V_loa = load i40* %input_1_14_0_V_add, align 8" [./layer.h:241]   --->   Operation 324 'load' 'input_1_14_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_12 : Operation 325 [1/2] (3.25ns)   --->   "%input_2_14_V_load = load i40* %input_2_14_V_addr, align 8" [./layer.h:241]   --->   Operation 325 'load' 'input_2_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_12 : Operation 326 [1/2] (3.25ns)   --->   "%input_1_15_0_V_loa = load i40* %input_1_15_0_V_add, align 8" [./layer.h:241]   --->   Operation 326 'load' 'input_1_15_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_12 : Operation 327 [1/2] (3.25ns)   --->   "%input_2_15_V_load = load i40* %input_2_15_V_addr, align 8" [./layer.h:241]   --->   Operation 327 'load' 'input_2_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_12 : Operation 328 [2/2] (3.25ns)   --->   "%input_1_16_0_V_loa = load i40* %input_1_16_0_V_add, align 8" [./layer.h:241]   --->   Operation 328 'load' 'input_1_16_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_12 : Operation 329 [2/2] (3.25ns)   --->   "%input_2_16_V_load = load i40* %input_2_16_V_addr, align 8" [./layer.h:241]   --->   Operation 329 'load' 'input_2_16_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_12 : Operation 330 [2/2] (3.25ns)   --->   "%input_1_17_0_V_loa = load i40* %input_1_17_0_V_add, align 8" [./layer.h:241]   --->   Operation 330 'load' 'input_1_17_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_12 : Operation 331 [2/2] (3.25ns)   --->   "%input_2_17_V_load = load i40* %input_2_17_V_addr, align 8" [./layer.h:241]   --->   Operation 331 'load' 'input_2_17_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 13 <SV = 12> <Delay = 8.51>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%input_1_18_0_V_add = getelementptr [32 x i40]* %input_1_18_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 332 'getelementptr' 'input_1_18_0_V_add' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%input_1_19_0_V_add = getelementptr [32 x i40]* %input_1_19_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 333 'getelementptr' 'input_1_19_0_V_add' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%input_2_18_V_addr = getelementptr [192 x i40]* %input_2_18_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 334 'getelementptr' 'input_2_18_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%input_2_19_V_addr = getelementptr [192 x i40]* %input_2_19_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 335 'getelementptr' 'input_2_19_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_99, i16 0)" [./layer.h:241]   --->   Operation 336 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (3.31ns)   --->   "%add_ln1192_13 = add i56 %mul_ln1192_12, %shl_ln728_11" [./layer.h:241]   --->   Operation 337 'add' 'add_ln1192_13' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_100 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_13, i32 16, i32 55)" [./layer.h:241]   --->   Operation 338 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_100, i16 0)" [./layer.h:241]   --->   Operation 339 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (3.31ns)   --->   "%add_ln1192_14 = add i56 %mul_ln1192_13, %shl_ln728_12" [./layer.h:241]   --->   Operation 340 'add' 'add_ln1192_14' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i40 %input_1_14_0_V_loa to i56" [./layer.h:241]   --->   Operation 341 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i40 %input_2_14_V_load to i56" [./layer.h:241]   --->   Operation 342 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (8.51ns)   --->   "%mul_ln1192_14 = mul i56 %sext_ln1192_29, %sext_ln1192_28" [./layer.h:241]   --->   Operation 343 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_101 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_14, i32 16, i32 55)" [./layer.h:241]   --->   Operation 344 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i40 %input_1_15_0_V_loa to i56" [./layer.h:241]   --->   Operation 345 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i40 %input_2_15_V_load to i56" [./layer.h:241]   --->   Operation 346 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (8.51ns)   --->   "%mul_ln1192_15 = mul i56 %sext_ln1192_31, %sext_ln1192_30" [./layer.h:241]   --->   Operation 347 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/2] (3.25ns)   --->   "%input_1_16_0_V_loa = load i40* %input_1_16_0_V_add, align 8" [./layer.h:241]   --->   Operation 348 'load' 'input_1_16_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_13 : Operation 349 [1/2] (3.25ns)   --->   "%input_2_16_V_load = load i40* %input_2_16_V_addr, align 8" [./layer.h:241]   --->   Operation 349 'load' 'input_2_16_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_13 : Operation 350 [1/2] (3.25ns)   --->   "%input_1_17_0_V_loa = load i40* %input_1_17_0_V_add, align 8" [./layer.h:241]   --->   Operation 350 'load' 'input_1_17_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_13 : Operation 351 [1/2] (3.25ns)   --->   "%input_2_17_V_load = load i40* %input_2_17_V_addr, align 8" [./layer.h:241]   --->   Operation 351 'load' 'input_2_17_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_13 : Operation 352 [2/2] (3.25ns)   --->   "%input_1_18_0_V_loa = load i40* %input_1_18_0_V_add, align 8" [./layer.h:241]   --->   Operation 352 'load' 'input_1_18_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_13 : Operation 353 [2/2] (3.25ns)   --->   "%input_2_18_V_load = load i40* %input_2_18_V_addr, align 8" [./layer.h:241]   --->   Operation 353 'load' 'input_2_18_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_13 : Operation 354 [2/2] (3.25ns)   --->   "%input_1_19_0_V_loa = load i40* %input_1_19_0_V_add, align 8" [./layer.h:241]   --->   Operation 354 'load' 'input_1_19_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_13 : Operation 355 [2/2] (3.25ns)   --->   "%input_2_19_V_load = load i40* %input_2_19_V_addr, align 8" [./layer.h:241]   --->   Operation 355 'load' 'input_2_19_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 14 <SV = 13> <Delay = 8.51>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%input_1_20_0_V_add = getelementptr [32 x i40]* %input_1_20_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 356 'getelementptr' 'input_1_20_0_V_add' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%input_1_21_0_V_add = getelementptr [32 x i40]* %input_1_21_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 357 'getelementptr' 'input_1_21_0_V_add' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%input_2_20_V_addr = getelementptr [192 x i40]* %input_2_20_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 358 'getelementptr' 'input_2_20_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%input_2_21_V_addr = getelementptr [192 x i40]* %input_2_21_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 359 'getelementptr' 'input_2_21_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_101, i16 0)" [./layer.h:241]   --->   Operation 360 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (3.31ns)   --->   "%add_ln1192_15 = add i56 %mul_ln1192_14, %shl_ln728_13" [./layer.h:241]   --->   Operation 361 'add' 'add_ln1192_15' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_102 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_15, i32 16, i32 55)" [./layer.h:241]   --->   Operation 362 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_102, i16 0)" [./layer.h:241]   --->   Operation 363 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (3.31ns)   --->   "%add_ln1192_16 = add i56 %mul_ln1192_15, %shl_ln728_14" [./layer.h:241]   --->   Operation 364 'add' 'add_ln1192_16' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i40 %input_1_16_0_V_loa to i56" [./layer.h:241]   --->   Operation 365 'sext' 'sext_ln1192_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i40 %input_2_16_V_load to i56" [./layer.h:241]   --->   Operation 366 'sext' 'sext_ln1192_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (8.51ns)   --->   "%mul_ln1192_16 = mul i56 %sext_ln1192_33, %sext_ln1192_32" [./layer.h:241]   --->   Operation 367 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_103 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_16, i32 16, i32 55)" [./layer.h:241]   --->   Operation 368 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i40 %input_1_17_0_V_loa to i56" [./layer.h:241]   --->   Operation 369 'sext' 'sext_ln1192_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i40 %input_2_17_V_load to i56" [./layer.h:241]   --->   Operation 370 'sext' 'sext_ln1192_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (8.51ns)   --->   "%mul_ln1192_17 = mul i56 %sext_ln1192_35, %sext_ln1192_34" [./layer.h:241]   --->   Operation 371 'mul' 'mul_ln1192_17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/2] (3.25ns)   --->   "%input_1_18_0_V_loa = load i40* %input_1_18_0_V_add, align 8" [./layer.h:241]   --->   Operation 372 'load' 'input_1_18_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 373 [1/2] (3.25ns)   --->   "%input_2_18_V_load = load i40* %input_2_18_V_addr, align 8" [./layer.h:241]   --->   Operation 373 'load' 'input_2_18_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 374 [1/2] (3.25ns)   --->   "%input_1_19_0_V_loa = load i40* %input_1_19_0_V_add, align 8" [./layer.h:241]   --->   Operation 374 'load' 'input_1_19_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 375 [1/2] (3.25ns)   --->   "%input_2_19_V_load = load i40* %input_2_19_V_addr, align 8" [./layer.h:241]   --->   Operation 375 'load' 'input_2_19_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 376 [2/2] (3.25ns)   --->   "%input_1_20_0_V_loa = load i40* %input_1_20_0_V_add, align 8" [./layer.h:241]   --->   Operation 376 'load' 'input_1_20_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 377 [2/2] (3.25ns)   --->   "%input_2_20_V_load = load i40* %input_2_20_V_addr, align 8" [./layer.h:241]   --->   Operation 377 'load' 'input_2_20_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 378 [2/2] (3.25ns)   --->   "%input_1_21_0_V_loa = load i40* %input_1_21_0_V_add, align 8" [./layer.h:241]   --->   Operation 378 'load' 'input_1_21_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 379 [2/2] (3.25ns)   --->   "%input_2_21_V_load = load i40* %input_2_21_V_addr, align 8" [./layer.h:241]   --->   Operation 379 'load' 'input_2_21_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%input_1_22_0_V_add = getelementptr [32 x i40]* %input_1_22_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 380 'getelementptr' 'input_1_22_0_V_add' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%input_1_23_0_V_add = getelementptr [32 x i40]* %input_1_23_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 381 'getelementptr' 'input_1_23_0_V_add' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%input_2_22_V_addr = getelementptr [192 x i40]* %input_2_22_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 382 'getelementptr' 'input_2_22_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%input_2_23_V_addr = getelementptr [192 x i40]* %input_2_23_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 383 'getelementptr' 'input_2_23_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_103, i16 0)" [./layer.h:241]   --->   Operation 384 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (3.31ns)   --->   "%add_ln1192_17 = add i56 %mul_ln1192_16, %shl_ln728_15" [./layer.h:241]   --->   Operation 385 'add' 'add_ln1192_17' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_104 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_17, i32 16, i32 55)" [./layer.h:241]   --->   Operation 386 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_104, i16 0)" [./layer.h:241]   --->   Operation 387 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (3.31ns)   --->   "%add_ln1192_18 = add i56 %mul_ln1192_17, %shl_ln728_16" [./layer.h:241]   --->   Operation 388 'add' 'add_ln1192_18' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i40 %input_1_18_0_V_loa to i56" [./layer.h:241]   --->   Operation 389 'sext' 'sext_ln1192_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i40 %input_2_18_V_load to i56" [./layer.h:241]   --->   Operation 390 'sext' 'sext_ln1192_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (8.51ns)   --->   "%mul_ln1192_18 = mul i56 %sext_ln1192_37, %sext_ln1192_36" [./layer.h:241]   --->   Operation 391 'mul' 'mul_ln1192_18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_105 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_18, i32 16, i32 55)" [./layer.h:241]   --->   Operation 392 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i40 %input_1_19_0_V_loa to i56" [./layer.h:241]   --->   Operation 393 'sext' 'sext_ln1192_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i40 %input_2_19_V_load to i56" [./layer.h:241]   --->   Operation 394 'sext' 'sext_ln1192_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (8.51ns)   --->   "%mul_ln1192_19 = mul i56 %sext_ln1192_39, %sext_ln1192_38" [./layer.h:241]   --->   Operation 395 'mul' 'mul_ln1192_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/2] (3.25ns)   --->   "%input_1_20_0_V_loa = load i40* %input_1_20_0_V_add, align 8" [./layer.h:241]   --->   Operation 396 'load' 'input_1_20_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 397 [1/2] (3.25ns)   --->   "%input_2_20_V_load = load i40* %input_2_20_V_addr, align 8" [./layer.h:241]   --->   Operation 397 'load' 'input_2_20_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 398 [1/2] (3.25ns)   --->   "%input_1_21_0_V_loa = load i40* %input_1_21_0_V_add, align 8" [./layer.h:241]   --->   Operation 398 'load' 'input_1_21_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 399 [1/2] (3.25ns)   --->   "%input_2_21_V_load = load i40* %input_2_21_V_addr, align 8" [./layer.h:241]   --->   Operation 399 'load' 'input_2_21_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 400 [2/2] (3.25ns)   --->   "%input_1_22_0_V_loa = load i40* %input_1_22_0_V_add, align 8" [./layer.h:241]   --->   Operation 400 'load' 'input_1_22_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 401 [2/2] (3.25ns)   --->   "%input_2_22_V_load = load i40* %input_2_22_V_addr, align 8" [./layer.h:241]   --->   Operation 401 'load' 'input_2_22_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 402 [2/2] (3.25ns)   --->   "%input_1_23_0_V_loa = load i40* %input_1_23_0_V_add, align 8" [./layer.h:241]   --->   Operation 402 'load' 'input_1_23_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_15 : Operation 403 [2/2] (3.25ns)   --->   "%input_2_23_V_load = load i40* %input_2_23_V_addr, align 8" [./layer.h:241]   --->   Operation 403 'load' 'input_2_23_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 16 <SV = 15> <Delay = 8.51>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%input_1_24_0_V_add = getelementptr [32 x i40]* %input_1_24_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 404 'getelementptr' 'input_1_24_0_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%input_1_25_0_V_add = getelementptr [32 x i40]* %input_1_25_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 405 'getelementptr' 'input_1_25_0_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%input_2_24_V_addr = getelementptr [192 x i40]* %input_2_24_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 406 'getelementptr' 'input_2_24_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%input_2_25_V_addr = getelementptr [192 x i40]* %input_2_25_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 407 'getelementptr' 'input_2_25_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_105, i16 0)" [./layer.h:241]   --->   Operation 408 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (3.31ns)   --->   "%add_ln1192_19 = add i56 %mul_ln1192_18, %shl_ln728_17" [./layer.h:241]   --->   Operation 409 'add' 'add_ln1192_19' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_106 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_19, i32 16, i32 55)" [./layer.h:241]   --->   Operation 410 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_106, i16 0)" [./layer.h:241]   --->   Operation 411 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (3.31ns)   --->   "%add_ln1192_20 = add i56 %mul_ln1192_19, %shl_ln728_18" [./layer.h:241]   --->   Operation 412 'add' 'add_ln1192_20' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i40 %input_1_20_0_V_loa to i56" [./layer.h:241]   --->   Operation 413 'sext' 'sext_ln1192_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i40 %input_2_20_V_load to i56" [./layer.h:241]   --->   Operation 414 'sext' 'sext_ln1192_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (8.51ns)   --->   "%mul_ln1192_20 = mul i56 %sext_ln1192_41, %sext_ln1192_40" [./layer.h:241]   --->   Operation 415 'mul' 'mul_ln1192_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_107 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_20, i32 16, i32 55)" [./layer.h:241]   --->   Operation 416 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i40 %input_1_21_0_V_loa to i56" [./layer.h:241]   --->   Operation 417 'sext' 'sext_ln1192_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i40 %input_2_21_V_load to i56" [./layer.h:241]   --->   Operation 418 'sext' 'sext_ln1192_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (8.51ns)   --->   "%mul_ln1192_21 = mul i56 %sext_ln1192_43, %sext_ln1192_42" [./layer.h:241]   --->   Operation 419 'mul' 'mul_ln1192_21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/2] (3.25ns)   --->   "%input_1_22_0_V_loa = load i40* %input_1_22_0_V_add, align 8" [./layer.h:241]   --->   Operation 420 'load' 'input_1_22_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 421 [1/2] (3.25ns)   --->   "%input_2_22_V_load = load i40* %input_2_22_V_addr, align 8" [./layer.h:241]   --->   Operation 421 'load' 'input_2_22_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 422 [1/2] (3.25ns)   --->   "%input_1_23_0_V_loa = load i40* %input_1_23_0_V_add, align 8" [./layer.h:241]   --->   Operation 422 'load' 'input_1_23_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 423 [1/2] (3.25ns)   --->   "%input_2_23_V_load = load i40* %input_2_23_V_addr, align 8" [./layer.h:241]   --->   Operation 423 'load' 'input_2_23_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 424 [2/2] (3.25ns)   --->   "%input_1_24_0_V_loa = load i40* %input_1_24_0_V_add, align 8" [./layer.h:241]   --->   Operation 424 'load' 'input_1_24_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 425 [2/2] (3.25ns)   --->   "%input_2_24_V_load = load i40* %input_2_24_V_addr, align 8" [./layer.h:241]   --->   Operation 425 'load' 'input_2_24_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 426 [2/2] (3.25ns)   --->   "%input_1_25_0_V_loa = load i40* %input_1_25_0_V_add, align 8" [./layer.h:241]   --->   Operation 426 'load' 'input_1_25_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_16 : Operation 427 [2/2] (3.25ns)   --->   "%input_2_25_V_load = load i40* %input_2_25_V_addr, align 8" [./layer.h:241]   --->   Operation 427 'load' 'input_2_25_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 17 <SV = 16> <Delay = 8.51>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%input_1_26_0_V_add = getelementptr [32 x i40]* %input_1_26_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 428 'getelementptr' 'input_1_26_0_V_add' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%input_1_27_0_V_add = getelementptr [32 x i40]* %input_1_27_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 429 'getelementptr' 'input_1_27_0_V_add' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%input_2_26_V_addr = getelementptr [192 x i40]* %input_2_26_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 430 'getelementptr' 'input_2_26_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (0.00ns)   --->   "%input_2_27_V_addr = getelementptr [192 x i40]* %input_2_27_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 431 'getelementptr' 'input_2_27_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_107, i16 0)" [./layer.h:241]   --->   Operation 432 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 433 [1/1] (3.31ns)   --->   "%add_ln1192_21 = add i56 %mul_ln1192_20, %shl_ln728_19" [./layer.h:241]   --->   Operation 433 'add' 'add_ln1192_21' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_108 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_21, i32 16, i32 55)" [./layer.h:241]   --->   Operation 434 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_108, i16 0)" [./layer.h:241]   --->   Operation 435 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 436 [1/1] (3.31ns)   --->   "%add_ln1192_22 = add i56 %mul_ln1192_21, %shl_ln728_20" [./layer.h:241]   --->   Operation 436 'add' 'add_ln1192_22' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i40 %input_1_22_0_V_loa to i56" [./layer.h:241]   --->   Operation 437 'sext' 'sext_ln1192_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i40 %input_2_22_V_load to i56" [./layer.h:241]   --->   Operation 438 'sext' 'sext_ln1192_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 439 [1/1] (8.51ns)   --->   "%mul_ln1192_22 = mul i56 %sext_ln1192_45, %sext_ln1192_44" [./layer.h:241]   --->   Operation 439 'mul' 'mul_ln1192_22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_109 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_22, i32 16, i32 55)" [./layer.h:241]   --->   Operation 440 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i40 %input_1_23_0_V_loa to i56" [./layer.h:241]   --->   Operation 441 'sext' 'sext_ln1192_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i40 %input_2_23_V_load to i56" [./layer.h:241]   --->   Operation 442 'sext' 'sext_ln1192_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 443 [1/1] (8.51ns)   --->   "%mul_ln1192_23 = mul i56 %sext_ln1192_47, %sext_ln1192_46" [./layer.h:241]   --->   Operation 443 'mul' 'mul_ln1192_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 444 [1/2] (3.25ns)   --->   "%input_1_24_0_V_loa = load i40* %input_1_24_0_V_add, align 8" [./layer.h:241]   --->   Operation 444 'load' 'input_1_24_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 445 [1/2] (3.25ns)   --->   "%input_2_24_V_load = load i40* %input_2_24_V_addr, align 8" [./layer.h:241]   --->   Operation 445 'load' 'input_2_24_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 446 [1/2] (3.25ns)   --->   "%input_1_25_0_V_loa = load i40* %input_1_25_0_V_add, align 8" [./layer.h:241]   --->   Operation 446 'load' 'input_1_25_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 447 [1/2] (3.25ns)   --->   "%input_2_25_V_load = load i40* %input_2_25_V_addr, align 8" [./layer.h:241]   --->   Operation 447 'load' 'input_2_25_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 448 [2/2] (3.25ns)   --->   "%input_1_26_0_V_loa = load i40* %input_1_26_0_V_add, align 8" [./layer.h:241]   --->   Operation 448 'load' 'input_1_26_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 449 [2/2] (3.25ns)   --->   "%input_2_26_V_load = load i40* %input_2_26_V_addr, align 8" [./layer.h:241]   --->   Operation 449 'load' 'input_2_26_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 450 [2/2] (3.25ns)   --->   "%input_1_27_0_V_loa = load i40* %input_1_27_0_V_add, align 8" [./layer.h:241]   --->   Operation 450 'load' 'input_1_27_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_17 : Operation 451 [2/2] (3.25ns)   --->   "%input_2_27_V_load = load i40* %input_2_27_V_addr, align 8" [./layer.h:241]   --->   Operation 451 'load' 'input_2_27_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 18 <SV = 17> <Delay = 8.51>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%input_1_28_0_V_add = getelementptr [32 x i40]* %input_1_28_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 452 'getelementptr' 'input_1_28_0_V_add' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%input_1_29_0_V_add = getelementptr [32 x i40]* %input_1_29_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 453 'getelementptr' 'input_1_29_0_V_add' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%input_1_30_0_V_add = getelementptr [32 x i40]* %input_1_30_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 454 'getelementptr' 'input_1_30_0_V_add' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%input_1_31_0_V_add = getelementptr [32 x i40]* %input_1_31_0_V, i64 0, i64 %zext_ln1116" [./layer.h:241]   --->   Operation 455 'getelementptr' 'input_1_31_0_V_add' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%input_2_28_V_addr = getelementptr [192 x i40]* %input_2_28_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 456 'getelementptr' 'input_2_28_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 457 [1/1] (0.00ns)   --->   "%input_2_29_V_addr = getelementptr [192 x i40]* %input_2_29_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 457 'getelementptr' 'input_2_29_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 458 [1/1] (0.00ns)   --->   "%input_2_30_V_addr = getelementptr [192 x i40]* %input_2_30_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 458 'getelementptr' 'input_2_30_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 459 [1/1] (0.00ns)   --->   "%input_2_31_V_addr = getelementptr [192 x i40]* %input_2_31_V, i64 0, i64 %sext_ln1117_1" [./layer.h:241]   --->   Operation 459 'getelementptr' 'input_2_31_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_109, i16 0)" [./layer.h:241]   --->   Operation 460 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 461 [1/1] (3.31ns)   --->   "%add_ln1192_23 = add i56 %mul_ln1192_22, %shl_ln728_21" [./layer.h:241]   --->   Operation 461 'add' 'add_ln1192_23' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_110 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_23, i32 16, i32 55)" [./layer.h:241]   --->   Operation 462 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_110, i16 0)" [./layer.h:241]   --->   Operation 463 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 464 [1/1] (3.31ns)   --->   "%add_ln1192_24 = add i56 %mul_ln1192_23, %shl_ln728_22" [./layer.h:241]   --->   Operation 464 'add' 'add_ln1192_24' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i40 %input_1_24_0_V_loa to i56" [./layer.h:241]   --->   Operation 465 'sext' 'sext_ln1192_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i40 %input_2_24_V_load to i56" [./layer.h:241]   --->   Operation 466 'sext' 'sext_ln1192_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (8.51ns)   --->   "%mul_ln1192_24 = mul i56 %sext_ln1192_49, %sext_ln1192_48" [./layer.h:241]   --->   Operation 467 'mul' 'mul_ln1192_24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_111 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_24, i32 16, i32 55)" [./layer.h:241]   --->   Operation 468 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i40 %input_1_25_0_V_loa to i56" [./layer.h:241]   --->   Operation 469 'sext' 'sext_ln1192_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i40 %input_2_25_V_load to i56" [./layer.h:241]   --->   Operation 470 'sext' 'sext_ln1192_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (8.51ns)   --->   "%mul_ln1192_25 = mul i56 %sext_ln1192_51, %sext_ln1192_50" [./layer.h:241]   --->   Operation 471 'mul' 'mul_ln1192_25' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 472 [1/2] (3.25ns)   --->   "%input_1_26_0_V_loa = load i40* %input_1_26_0_V_add, align 8" [./layer.h:241]   --->   Operation 472 'load' 'input_1_26_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 473 [1/2] (3.25ns)   --->   "%input_2_26_V_load = load i40* %input_2_26_V_addr, align 8" [./layer.h:241]   --->   Operation 473 'load' 'input_2_26_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 474 [1/2] (3.25ns)   --->   "%input_1_27_0_V_loa = load i40* %input_1_27_0_V_add, align 8" [./layer.h:241]   --->   Operation 474 'load' 'input_1_27_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 475 [1/2] (3.25ns)   --->   "%input_2_27_V_load = load i40* %input_2_27_V_addr, align 8" [./layer.h:241]   --->   Operation 475 'load' 'input_2_27_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 476 [2/2] (3.25ns)   --->   "%input_1_28_0_V_loa = load i40* %input_1_28_0_V_add, align 8" [./layer.h:241]   --->   Operation 476 'load' 'input_1_28_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 477 [2/2] (3.25ns)   --->   "%input_2_28_V_load = load i40* %input_2_28_V_addr, align 8" [./layer.h:241]   --->   Operation 477 'load' 'input_2_28_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 478 [2/2] (3.25ns)   --->   "%input_1_29_0_V_loa = load i40* %input_1_29_0_V_add, align 8" [./layer.h:241]   --->   Operation 478 'load' 'input_1_29_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 479 [2/2] (3.25ns)   --->   "%input_2_29_V_load = load i40* %input_2_29_V_addr, align 8" [./layer.h:241]   --->   Operation 479 'load' 'input_2_29_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 480 [2/2] (3.25ns)   --->   "%input_1_30_0_V_loa = load i40* %input_1_30_0_V_add, align 8" [./layer.h:241]   --->   Operation 480 'load' 'input_1_30_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 481 [2/2] (3.25ns)   --->   "%input_2_30_V_load = load i40* %input_2_30_V_addr, align 8" [./layer.h:241]   --->   Operation 481 'load' 'input_2_30_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 482 [2/2] (3.25ns)   --->   "%input_1_31_0_V_loa = load i40* %input_1_31_0_V_add, align 8" [./layer.h:241]   --->   Operation 482 'load' 'input_1_31_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_18 : Operation 483 [2/2] (3.25ns)   --->   "%input_2_31_V_load = load i40* %input_2_31_V_addr, align 8" [./layer.h:241]   --->   Operation 483 'load' 'input_2_31_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 19 <SV = 18> <Delay = 8.51>
ST_19 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_111, i16 0)" [./layer.h:241]   --->   Operation 484 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 485 [1/1] (3.31ns)   --->   "%add_ln1192_25 = add i56 %mul_ln1192_24, %shl_ln728_23" [./layer.h:241]   --->   Operation 485 'add' 'add_ln1192_25' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_112 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_25, i32 16, i32 55)" [./layer.h:241]   --->   Operation 486 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_112, i16 0)" [./layer.h:241]   --->   Operation 487 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 488 [1/1] (3.31ns)   --->   "%add_ln1192_26 = add i56 %mul_ln1192_25, %shl_ln728_24" [./layer.h:241]   --->   Operation 488 'add' 'add_ln1192_26' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i40 %input_1_26_0_V_loa to i56" [./layer.h:241]   --->   Operation 489 'sext' 'sext_ln1192_52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i40 %input_2_26_V_load to i56" [./layer.h:241]   --->   Operation 490 'sext' 'sext_ln1192_53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 491 [1/1] (8.51ns)   --->   "%mul_ln1192_26 = mul i56 %sext_ln1192_53, %sext_ln1192_52" [./layer.h:241]   --->   Operation 491 'mul' 'mul_ln1192_26' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_113 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_26, i32 16, i32 55)" [./layer.h:241]   --->   Operation 492 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i40 %input_1_27_0_V_loa to i56" [./layer.h:241]   --->   Operation 493 'sext' 'sext_ln1192_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i40 %input_2_27_V_load to i56" [./layer.h:241]   --->   Operation 494 'sext' 'sext_ln1192_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 495 [1/1] (8.51ns)   --->   "%mul_ln1192_27 = mul i56 %sext_ln1192_55, %sext_ln1192_54" [./layer.h:241]   --->   Operation 495 'mul' 'mul_ln1192_27' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 496 [1/2] (3.25ns)   --->   "%input_1_28_0_V_loa = load i40* %input_1_28_0_V_add, align 8" [./layer.h:241]   --->   Operation 496 'load' 'input_1_28_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_19 : Operation 497 [1/2] (3.25ns)   --->   "%input_2_28_V_load = load i40* %input_2_28_V_addr, align 8" [./layer.h:241]   --->   Operation 497 'load' 'input_2_28_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_19 : Operation 498 [1/2] (3.25ns)   --->   "%input_1_29_0_V_loa = load i40* %input_1_29_0_V_add, align 8" [./layer.h:241]   --->   Operation 498 'load' 'input_1_29_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_19 : Operation 499 [1/2] (3.25ns)   --->   "%input_2_29_V_load = load i40* %input_2_29_V_addr, align 8" [./layer.h:241]   --->   Operation 499 'load' 'input_2_29_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_19 : Operation 500 [1/2] (3.25ns)   --->   "%input_1_30_0_V_loa = load i40* %input_1_30_0_V_add, align 8" [./layer.h:241]   --->   Operation 500 'load' 'input_1_30_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_19 : Operation 501 [1/2] (3.25ns)   --->   "%input_2_30_V_load = load i40* %input_2_30_V_addr, align 8" [./layer.h:241]   --->   Operation 501 'load' 'input_2_30_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_19 : Operation 502 [1/2] (3.25ns)   --->   "%input_1_31_0_V_loa = load i40* %input_1_31_0_V_add, align 8" [./layer.h:241]   --->   Operation 502 'load' 'input_1_31_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_19 : Operation 503 [1/2] (3.25ns)   --->   "%input_2_31_V_load = load i40* %input_2_31_V_addr, align 8" [./layer.h:241]   --->   Operation 503 'load' 'input_2_31_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 20 <SV = 19> <Delay = 8.51>
ST_20 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_113, i16 0)" [./layer.h:241]   --->   Operation 504 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 505 [1/1] (3.31ns)   --->   "%add_ln1192_27 = add i56 %mul_ln1192_26, %shl_ln728_25" [./layer.h:241]   --->   Operation 505 'add' 'add_ln1192_27' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_114 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_27, i32 16, i32 55)" [./layer.h:241]   --->   Operation 506 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_114, i16 0)" [./layer.h:241]   --->   Operation 507 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 508 [1/1] (3.31ns)   --->   "%add_ln1192_28 = add i56 %mul_ln1192_27, %shl_ln728_26" [./layer.h:241]   --->   Operation 508 'add' 'add_ln1192_28' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i40 %input_1_28_0_V_loa to i56" [./layer.h:241]   --->   Operation 509 'sext' 'sext_ln1192_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i40 %input_2_28_V_load to i56" [./layer.h:241]   --->   Operation 510 'sext' 'sext_ln1192_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (8.51ns)   --->   "%mul_ln1192_28 = mul i56 %sext_ln1192_57, %sext_ln1192_56" [./layer.h:241]   --->   Operation 511 'mul' 'mul_ln1192_28' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_115 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_28, i32 16, i32 55)" [./layer.h:241]   --->   Operation 512 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i40 %input_1_29_0_V_loa to i56" [./layer.h:241]   --->   Operation 513 'sext' 'sext_ln1192_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i40 %input_2_29_V_load to i56" [./layer.h:241]   --->   Operation 514 'sext' 'sext_ln1192_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (8.51ns)   --->   "%mul_ln1192_29 = mul i56 %sext_ln1192_59, %sext_ln1192_58" [./layer.h:241]   --->   Operation 515 'mul' 'mul_ln1192_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i40 %input_1_30_0_V_loa to i56" [./layer.h:241]   --->   Operation 516 'sext' 'sext_ln1192_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i40 %input_2_30_V_load to i56" [./layer.h:241]   --->   Operation 517 'sext' 'sext_ln1192_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 518 [1/1] (8.51ns)   --->   "%mul_ln1192_30 = mul i56 %sext_ln1192_61, %sext_ln1192_60" [./layer.h:241]   --->   Operation 518 'mul' 'mul_ln1192_30' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i40 %input_1_31_0_V_loa to i56" [./layer.h:241]   --->   Operation 519 'sext' 'sext_ln1192_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i40 %input_2_31_V_load to i56" [./layer.h:241]   --->   Operation 520 'sext' 'sext_ln1192_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 521 [1/1] (8.51ns)   --->   "%mul_ln1192_31 = mul i56 %sext_ln1192_63, %sext_ln1192_62" [./layer.h:241]   --->   Operation 521 'mul' 'mul_ln1192_31' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.62>
ST_21 : Operation 522 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_115, i16 0)" [./layer.h:241]   --->   Operation 522 'bitconcatenate' 'shl_ln728_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 523 [1/1] (3.31ns)   --->   "%add_ln1192_29 = add i56 %mul_ln1192_28, %shl_ln728_27" [./layer.h:241]   --->   Operation 523 'add' 'add_ln1192_29' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_116 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_29, i32 16, i32 55)" [./layer.h:241]   --->   Operation 524 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_116, i16 0)" [./layer.h:241]   --->   Operation 525 'bitconcatenate' 'shl_ln728_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 526 [1/1] (3.31ns)   --->   "%add_ln1192_30 = add i56 %mul_ln1192_29, %shl_ln728_28" [./layer.h:241]   --->   Operation 526 'add' 'add_ln1192_30' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_117 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_30, i32 16, i32 55)" [./layer.h:241]   --->   Operation 527 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.62>
ST_22 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_117, i16 0)" [./layer.h:241]   --->   Operation 528 'bitconcatenate' 'shl_ln728_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 529 [1/1] (3.31ns)   --->   "%add_ln1192_31 = add i56 %mul_ln1192_30, %shl_ln728_29" [./layer.h:241]   --->   Operation 529 'add' 'add_ln1192_31' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_118 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_31, i32 16, i32 55)" [./layer.h:241]   --->   Operation 530 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_118, i16 0)" [./layer.h:241]   --->   Operation 531 'bitconcatenate' 'shl_ln728_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 532 [1/1] (3.31ns)   --->   "%add_ln1192_32 = add i56 %mul_ln1192_31, %shl_ln728_30" [./layer.h:241]   --->   Operation 532 'add' 'add_ln1192_32' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_32, i32 16, i32 55)" [./layer.h:241]   --->   Operation 533 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str31) nounwind" [./layer.h:241]   --->   Operation 534 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_s, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_23 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%or_ln240 = or i7 %l_0_0_0, 32" [./layer.h:240]   --->   Operation 536 'or' 'or_ln240' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (1.48ns) (out node of the LUT)   --->   "%icmp_ln240 = icmp eq i7 %or_ln240, -32" [./layer.h:240]   --->   Operation 537 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 538 'speclooptripcount' 'empty_513' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32" [./layer.h:240]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 540 [2/2] (2.32ns)   --->   "%input_1_32_0_0_V_1 = load i40* %input_1_32_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 540 'load' 'input_1_32_0_0_V_1' <Predicate = (!icmp_ln240)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_23 : Operation 541 [2/2] (3.25ns)   --->   "%input_2_32_0_V_loa = load i40* %input_2_32_0_V_add, align 8" [./layer.h:241]   --->   Operation 541 'load' 'input_2_32_0_V_loa' <Predicate = (!icmp_ln240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_23 : Operation 542 [2/2] (2.32ns)   --->   "%input_1_33_0_0_V_1 = load i40* %input_1_33_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 542 'load' 'input_1_33_0_0_V_1' <Predicate = (!icmp_ln240)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_23 : Operation 543 [2/2] (3.25ns)   --->   "%input_2_33_0_V_loa = load i40* %input_2_33_0_V_add, align 8" [./layer.h:241]   --->   Operation 543 'load' 'input_2_33_0_V_loa' <Predicate = (!icmp_ln240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_23 : Operation 544 [1/1] (0.99ns)   --->   "%xor_ln240 = xor i7 %l_0_0_0, -64" [./layer.h:240]   --->   Operation 544 'xor' 'xor_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%empty_514 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [./layer.h:242]   --->   Operation 545 'specregionend' 'empty_514' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_23 : Operation 546 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 546 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 547 [1/2] (2.32ns)   --->   "%input_1_32_0_0_V_1 = load i40* %input_1_32_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 547 'load' 'input_1_32_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 548 [1/2] (3.25ns)   --->   "%input_2_32_0_V_loa = load i40* %input_2_32_0_V_add, align 8" [./layer.h:241]   --->   Operation 548 'load' 'input_2_32_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 549 [1/2] (2.32ns)   --->   "%input_1_33_0_0_V_1 = load i40* %input_1_33_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 549 'load' 'input_1_33_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 550 [1/2] (3.25ns)   --->   "%input_2_33_0_V_loa = load i40* %input_2_33_0_V_add, align 8" [./layer.h:241]   --->   Operation 550 'load' 'input_2_33_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 551 [2/2] (2.32ns)   --->   "%input_1_34_0_0_V_1 = load i40* %input_1_34_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 551 'load' 'input_1_34_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 552 [2/2] (3.25ns)   --->   "%input_2_34_0_V_loa = load i40* %input_2_34_0_V_add, align 8" [./layer.h:241]   --->   Operation 552 'load' 'input_2_34_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 553 [2/2] (2.32ns)   --->   "%input_1_35_0_0_V_1 = load i40* %input_1_35_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 553 'load' 'input_1_35_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 554 [2/2] (3.25ns)   --->   "%input_2_35_0_V_loa = load i40* %input_2_35_0_V_add, align 8" [./layer.h:241]   --->   Operation 554 'load' 'input_2_35_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 25 <SV = 24> <Delay = 8.51>
ST_25 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i40 %input_1_32_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 555 'sext' 'sext_ln1192_64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i40 %input_2_32_0_V_loa to i56" [./layer.h:241]   --->   Operation 556 'sext' 'sext_ln1192_65' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 557 [1/1] (8.51ns)   --->   "%mul_ln1192_32 = mul i56 %sext_ln1192_64, %sext_ln1192_65" [./layer.h:241]   --->   Operation 557 'mul' 'mul_ln1192_32' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i40 %input_1_33_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 558 'sext' 'sext_ln1192_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i40 %input_2_33_0_V_loa to i56" [./layer.h:241]   --->   Operation 559 'sext' 'sext_ln1192_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 560 [1/1] (8.51ns)   --->   "%mul_ln1192_33 = mul i56 %sext_ln1192_66, %sext_ln1192_67" [./layer.h:241]   --->   Operation 560 'mul' 'mul_ln1192_33' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 561 [1/2] (2.32ns)   --->   "%input_1_34_0_0_V_1 = load i40* %input_1_34_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 561 'load' 'input_1_34_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_25 : Operation 562 [1/2] (3.25ns)   --->   "%input_2_34_0_V_loa = load i40* %input_2_34_0_V_add, align 8" [./layer.h:241]   --->   Operation 562 'load' 'input_2_34_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_25 : Operation 563 [1/2] (2.32ns)   --->   "%input_1_35_0_0_V_1 = load i40* %input_1_35_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 563 'load' 'input_1_35_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_25 : Operation 564 [1/2] (3.25ns)   --->   "%input_2_35_0_V_loa = load i40* %input_2_35_0_V_add, align 8" [./layer.h:241]   --->   Operation 564 'load' 'input_2_35_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_25 : Operation 565 [2/2] (2.32ns)   --->   "%input_1_36_0_0_V_1 = load i40* %input_1_36_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 565 'load' 'input_1_36_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_25 : Operation 566 [2/2] (3.25ns)   --->   "%input_2_36_0_V_loa = load i40* %input_2_36_0_V_add, align 8" [./layer.h:241]   --->   Operation 566 'load' 'input_2_36_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_25 : Operation 567 [2/2] (2.32ns)   --->   "%input_1_37_0_0_V_1 = load i40* %input_1_37_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 567 'load' 'input_1_37_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_25 : Operation 568 [2/2] (3.25ns)   --->   "%input_2_37_0_V_loa = load i40* %input_2_37_0_V_add, align 8" [./layer.h:241]   --->   Operation 568 'load' 'input_2_37_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 26 <SV = 25> <Delay = 8.51>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %trunc_ln708_s, i16 0)" [./layer.h:241]   --->   Operation 569 'bitconcatenate' 'shl_ln728_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 570 [1/1] (3.31ns)   --->   "%add_ln1192_33 = add i56 %shl_ln728_31, %mul_ln1192_32" [./layer.h:241]   --->   Operation 570 'add' 'add_ln1192_33' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_119 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_33, i32 16, i32 55)" [./layer.h:241]   --->   Operation 571 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_119, i16 0)" [./layer.h:241]   --->   Operation 572 'bitconcatenate' 'shl_ln728_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 573 [1/1] (3.31ns)   --->   "%add_ln1192_34 = add i56 %shl_ln728_32, %mul_ln1192_33" [./layer.h:241]   --->   Operation 573 'add' 'add_ln1192_34' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i40 %input_1_34_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 574 'sext' 'sext_ln1192_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i40 %input_2_34_0_V_loa to i56" [./layer.h:241]   --->   Operation 575 'sext' 'sext_ln1192_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 576 [1/1] (8.51ns)   --->   "%mul_ln1192_34 = mul i56 %sext_ln1192_68, %sext_ln1192_69" [./layer.h:241]   --->   Operation 576 'mul' 'mul_ln1192_34' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_120 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_34, i32 16, i32 55)" [./layer.h:241]   --->   Operation 577 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i40 %input_1_35_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 578 'sext' 'sext_ln1192_70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i40 %input_2_35_0_V_loa to i56" [./layer.h:241]   --->   Operation 579 'sext' 'sext_ln1192_71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 580 [1/1] (8.51ns)   --->   "%mul_ln1192_35 = mul i56 %sext_ln1192_70, %sext_ln1192_71" [./layer.h:241]   --->   Operation 580 'mul' 'mul_ln1192_35' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 581 [1/2] (2.32ns)   --->   "%input_1_36_0_0_V_1 = load i40* %input_1_36_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 581 'load' 'input_1_36_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_26 : Operation 582 [1/2] (3.25ns)   --->   "%input_2_36_0_V_loa = load i40* %input_2_36_0_V_add, align 8" [./layer.h:241]   --->   Operation 582 'load' 'input_2_36_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_26 : Operation 583 [1/2] (2.32ns)   --->   "%input_1_37_0_0_V_1 = load i40* %input_1_37_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 583 'load' 'input_1_37_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_26 : Operation 584 [1/2] (3.25ns)   --->   "%input_2_37_0_V_loa = load i40* %input_2_37_0_V_add, align 8" [./layer.h:241]   --->   Operation 584 'load' 'input_2_37_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_26 : Operation 585 [2/2] (2.32ns)   --->   "%input_1_38_0_0_V_1 = load i40* %input_1_38_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 585 'load' 'input_1_38_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_26 : Operation 586 [2/2] (3.25ns)   --->   "%input_2_38_0_V_loa = load i40* %input_2_38_0_V_add, align 8" [./layer.h:241]   --->   Operation 586 'load' 'input_2_38_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_26 : Operation 587 [2/2] (2.32ns)   --->   "%input_1_39_0_0_V_1 = load i40* %input_1_39_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 587 'load' 'input_1_39_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_26 : Operation 588 [2/2] (3.25ns)   --->   "%input_2_39_0_V_loa = load i40* %input_2_39_0_V_add, align 8" [./layer.h:241]   --->   Operation 588 'load' 'input_2_39_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 27 <SV = 26> <Delay = 8.51>
ST_27 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_120, i16 0)" [./layer.h:241]   --->   Operation 589 'bitconcatenate' 'shl_ln728_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 590 [1/1] (3.31ns)   --->   "%add_ln1192_35 = add i56 %shl_ln728_33, %mul_ln1192_34" [./layer.h:241]   --->   Operation 590 'add' 'add_ln1192_35' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_121 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_35, i32 16, i32 55)" [./layer.h:241]   --->   Operation 591 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_121, i16 0)" [./layer.h:241]   --->   Operation 592 'bitconcatenate' 'shl_ln728_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 593 [1/1] (3.31ns)   --->   "%add_ln1192_36 = add i56 %shl_ln728_34, %mul_ln1192_35" [./layer.h:241]   --->   Operation 593 'add' 'add_ln1192_36' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i40 %input_1_36_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 594 'sext' 'sext_ln1192_72' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i40 %input_2_36_0_V_loa to i56" [./layer.h:241]   --->   Operation 595 'sext' 'sext_ln1192_73' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 596 [1/1] (8.51ns)   --->   "%mul_ln1192_36 = mul i56 %sext_ln1192_72, %sext_ln1192_73" [./layer.h:241]   --->   Operation 596 'mul' 'mul_ln1192_36' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_122 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_36, i32 16, i32 55)" [./layer.h:241]   --->   Operation 597 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i40 %input_1_37_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 598 'sext' 'sext_ln1192_74' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i40 %input_2_37_0_V_loa to i56" [./layer.h:241]   --->   Operation 599 'sext' 'sext_ln1192_75' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 600 [1/1] (8.51ns)   --->   "%mul_ln1192_37 = mul i56 %sext_ln1192_74, %sext_ln1192_75" [./layer.h:241]   --->   Operation 600 'mul' 'mul_ln1192_37' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 601 [1/2] (2.32ns)   --->   "%input_1_38_0_0_V_1 = load i40* %input_1_38_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 601 'load' 'input_1_38_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_27 : Operation 602 [1/2] (3.25ns)   --->   "%input_2_38_0_V_loa = load i40* %input_2_38_0_V_add, align 8" [./layer.h:241]   --->   Operation 602 'load' 'input_2_38_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_27 : Operation 603 [1/2] (2.32ns)   --->   "%input_1_39_0_0_V_1 = load i40* %input_1_39_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 603 'load' 'input_1_39_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_27 : Operation 604 [1/2] (3.25ns)   --->   "%input_2_39_0_V_loa = load i40* %input_2_39_0_V_add, align 8" [./layer.h:241]   --->   Operation 604 'load' 'input_2_39_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_27 : Operation 605 [2/2] (2.32ns)   --->   "%input_1_40_0_0_V_1 = load i40* %input_1_40_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 605 'load' 'input_1_40_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_27 : Operation 606 [2/2] (3.25ns)   --->   "%input_2_40_0_V_loa = load i40* %input_2_40_0_V_add, align 8" [./layer.h:241]   --->   Operation 606 'load' 'input_2_40_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_27 : Operation 607 [2/2] (2.32ns)   --->   "%input_1_41_0_0_V_1 = load i40* %input_1_41_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 607 'load' 'input_1_41_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_27 : Operation 608 [2/2] (3.25ns)   --->   "%input_2_41_0_V_loa = load i40* %input_2_41_0_V_add, align 8" [./layer.h:241]   --->   Operation 608 'load' 'input_2_41_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 28 <SV = 27> <Delay = 8.51>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_122, i16 0)" [./layer.h:241]   --->   Operation 609 'bitconcatenate' 'shl_ln728_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 610 [1/1] (3.31ns)   --->   "%add_ln1192_37 = add i56 %shl_ln728_35, %mul_ln1192_36" [./layer.h:241]   --->   Operation 610 'add' 'add_ln1192_37' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_123 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_37, i32 16, i32 55)" [./layer.h:241]   --->   Operation 611 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_123, i16 0)" [./layer.h:241]   --->   Operation 612 'bitconcatenate' 'shl_ln728_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 613 [1/1] (3.31ns)   --->   "%add_ln1192_38 = add i56 %shl_ln728_36, %mul_ln1192_37" [./layer.h:241]   --->   Operation 613 'add' 'add_ln1192_38' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i40 %input_1_38_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 614 'sext' 'sext_ln1192_76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i40 %input_2_38_0_V_loa to i56" [./layer.h:241]   --->   Operation 615 'sext' 'sext_ln1192_77' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 616 [1/1] (8.51ns)   --->   "%mul_ln1192_38 = mul i56 %sext_ln1192_76, %sext_ln1192_77" [./layer.h:241]   --->   Operation 616 'mul' 'mul_ln1192_38' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_124 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_38, i32 16, i32 55)" [./layer.h:241]   --->   Operation 617 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i40 %input_1_39_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 618 'sext' 'sext_ln1192_78' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i40 %input_2_39_0_V_loa to i56" [./layer.h:241]   --->   Operation 619 'sext' 'sext_ln1192_79' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 620 [1/1] (8.51ns)   --->   "%mul_ln1192_39 = mul i56 %sext_ln1192_78, %sext_ln1192_79" [./layer.h:241]   --->   Operation 620 'mul' 'mul_ln1192_39' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 621 [1/2] (2.32ns)   --->   "%input_1_40_0_0_V_1 = load i40* %input_1_40_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 621 'load' 'input_1_40_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_28 : Operation 622 [1/2] (3.25ns)   --->   "%input_2_40_0_V_loa = load i40* %input_2_40_0_V_add, align 8" [./layer.h:241]   --->   Operation 622 'load' 'input_2_40_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_28 : Operation 623 [1/2] (2.32ns)   --->   "%input_1_41_0_0_V_1 = load i40* %input_1_41_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 623 'load' 'input_1_41_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_28 : Operation 624 [1/2] (3.25ns)   --->   "%input_2_41_0_V_loa = load i40* %input_2_41_0_V_add, align 8" [./layer.h:241]   --->   Operation 624 'load' 'input_2_41_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_28 : Operation 625 [2/2] (2.32ns)   --->   "%input_1_42_0_0_V_1 = load i40* %input_1_42_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 625 'load' 'input_1_42_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_28 : Operation 626 [2/2] (3.25ns)   --->   "%input_2_42_0_V_loa = load i40* %input_2_42_0_V_add, align 8" [./layer.h:241]   --->   Operation 626 'load' 'input_2_42_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_28 : Operation 627 [2/2] (2.32ns)   --->   "%input_1_43_0_0_V_1 = load i40* %input_1_43_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 627 'load' 'input_1_43_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_28 : Operation 628 [2/2] (3.25ns)   --->   "%input_2_43_0_V_loa = load i40* %input_2_43_0_V_add, align 8" [./layer.h:241]   --->   Operation 628 'load' 'input_2_43_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 29 <SV = 28> <Delay = 8.51>
ST_29 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_124, i16 0)" [./layer.h:241]   --->   Operation 629 'bitconcatenate' 'shl_ln728_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 630 [1/1] (3.31ns)   --->   "%add_ln1192_39 = add i56 %shl_ln728_37, %mul_ln1192_38" [./layer.h:241]   --->   Operation 630 'add' 'add_ln1192_39' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_125 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_39, i32 16, i32 55)" [./layer.h:241]   --->   Operation 631 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_125, i16 0)" [./layer.h:241]   --->   Operation 632 'bitconcatenate' 'shl_ln728_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 633 [1/1] (3.31ns)   --->   "%add_ln1192_40 = add i56 %shl_ln728_38, %mul_ln1192_39" [./layer.h:241]   --->   Operation 633 'add' 'add_ln1192_40' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i40 %input_1_40_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 634 'sext' 'sext_ln1192_80' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i40 %input_2_40_0_V_loa to i56" [./layer.h:241]   --->   Operation 635 'sext' 'sext_ln1192_81' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 636 [1/1] (8.51ns)   --->   "%mul_ln1192_40 = mul i56 %sext_ln1192_80, %sext_ln1192_81" [./layer.h:241]   --->   Operation 636 'mul' 'mul_ln1192_40' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_126 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_40, i32 16, i32 55)" [./layer.h:241]   --->   Operation 637 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i40 %input_1_41_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 638 'sext' 'sext_ln1192_82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i40 %input_2_41_0_V_loa to i56" [./layer.h:241]   --->   Operation 639 'sext' 'sext_ln1192_83' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 640 [1/1] (8.51ns)   --->   "%mul_ln1192_41 = mul i56 %sext_ln1192_82, %sext_ln1192_83" [./layer.h:241]   --->   Operation 640 'mul' 'mul_ln1192_41' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 641 [1/2] (2.32ns)   --->   "%input_1_42_0_0_V_1 = load i40* %input_1_42_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 641 'load' 'input_1_42_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_29 : Operation 642 [1/2] (3.25ns)   --->   "%input_2_42_0_V_loa = load i40* %input_2_42_0_V_add, align 8" [./layer.h:241]   --->   Operation 642 'load' 'input_2_42_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_29 : Operation 643 [1/2] (2.32ns)   --->   "%input_1_43_0_0_V_1 = load i40* %input_1_43_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 643 'load' 'input_1_43_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_29 : Operation 644 [1/2] (3.25ns)   --->   "%input_2_43_0_V_loa = load i40* %input_2_43_0_V_add, align 8" [./layer.h:241]   --->   Operation 644 'load' 'input_2_43_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_29 : Operation 645 [2/2] (2.32ns)   --->   "%input_1_44_0_0_V_1 = load i40* %input_1_44_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 645 'load' 'input_1_44_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_29 : Operation 646 [2/2] (3.25ns)   --->   "%input_2_44_0_V_loa = load i40* %input_2_44_0_V_add, align 8" [./layer.h:241]   --->   Operation 646 'load' 'input_2_44_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_29 : Operation 647 [2/2] (2.32ns)   --->   "%input_1_45_0_0_V_1 = load i40* %input_1_45_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 647 'load' 'input_1_45_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_29 : Operation 648 [2/2] (3.25ns)   --->   "%input_2_45_0_V_loa = load i40* %input_2_45_0_V_add, align 8" [./layer.h:241]   --->   Operation 648 'load' 'input_2_45_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 30 <SV = 29> <Delay = 8.51>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_126, i16 0)" [./layer.h:241]   --->   Operation 649 'bitconcatenate' 'shl_ln728_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (3.31ns)   --->   "%add_ln1192_41 = add i56 %shl_ln728_39, %mul_ln1192_40" [./layer.h:241]   --->   Operation 650 'add' 'add_ln1192_41' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_127 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_41, i32 16, i32 55)" [./layer.h:241]   --->   Operation 651 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 652 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_127, i16 0)" [./layer.h:241]   --->   Operation 652 'bitconcatenate' 'shl_ln728_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 653 [1/1] (3.31ns)   --->   "%add_ln1192_42 = add i56 %shl_ln728_40, %mul_ln1192_41" [./layer.h:241]   --->   Operation 653 'add' 'add_ln1192_42' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i40 %input_1_42_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 654 'sext' 'sext_ln1192_84' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i40 %input_2_42_0_V_loa to i56" [./layer.h:241]   --->   Operation 655 'sext' 'sext_ln1192_85' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 656 [1/1] (8.51ns)   --->   "%mul_ln1192_42 = mul i56 %sext_ln1192_84, %sext_ln1192_85" [./layer.h:241]   --->   Operation 656 'mul' 'mul_ln1192_42' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_128 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_42, i32 16, i32 55)" [./layer.h:241]   --->   Operation 657 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i40 %input_1_43_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 658 'sext' 'sext_ln1192_86' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i40 %input_2_43_0_V_loa to i56" [./layer.h:241]   --->   Operation 659 'sext' 'sext_ln1192_87' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 660 [1/1] (8.51ns)   --->   "%mul_ln1192_43 = mul i56 %sext_ln1192_86, %sext_ln1192_87" [./layer.h:241]   --->   Operation 660 'mul' 'mul_ln1192_43' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 661 [1/2] (2.32ns)   --->   "%input_1_44_0_0_V_1 = load i40* %input_1_44_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 661 'load' 'input_1_44_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_30 : Operation 662 [1/2] (3.25ns)   --->   "%input_2_44_0_V_loa = load i40* %input_2_44_0_V_add, align 8" [./layer.h:241]   --->   Operation 662 'load' 'input_2_44_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_30 : Operation 663 [1/2] (2.32ns)   --->   "%input_1_45_0_0_V_1 = load i40* %input_1_45_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 663 'load' 'input_1_45_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_30 : Operation 664 [1/2] (3.25ns)   --->   "%input_2_45_0_V_loa = load i40* %input_2_45_0_V_add, align 8" [./layer.h:241]   --->   Operation 664 'load' 'input_2_45_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_30 : Operation 665 [2/2] (2.32ns)   --->   "%input_1_46_0_0_V_1 = load i40* %input_1_46_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 665 'load' 'input_1_46_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_30 : Operation 666 [2/2] (3.25ns)   --->   "%input_2_46_0_V_loa = load i40* %input_2_46_0_V_add, align 8" [./layer.h:241]   --->   Operation 666 'load' 'input_2_46_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_30 : Operation 667 [2/2] (2.32ns)   --->   "%input_1_47_0_0_V_1 = load i40* %input_1_47_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 667 'load' 'input_1_47_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_30 : Operation 668 [2/2] (3.25ns)   --->   "%input_2_47_0_V_loa = load i40* %input_2_47_0_V_add, align 8" [./layer.h:241]   --->   Operation 668 'load' 'input_2_47_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 31 <SV = 30> <Delay = 8.51>
ST_31 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_128, i16 0)" [./layer.h:241]   --->   Operation 669 'bitconcatenate' 'shl_ln728_41' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 670 [1/1] (3.31ns)   --->   "%add_ln1192_43 = add i56 %shl_ln728_41, %mul_ln1192_42" [./layer.h:241]   --->   Operation 670 'add' 'add_ln1192_43' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_129 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_43, i32 16, i32 55)" [./layer.h:241]   --->   Operation 671 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_129, i16 0)" [./layer.h:241]   --->   Operation 672 'bitconcatenate' 'shl_ln728_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 673 [1/1] (3.31ns)   --->   "%add_ln1192_44 = add i56 %shl_ln728_42, %mul_ln1192_43" [./layer.h:241]   --->   Operation 673 'add' 'add_ln1192_44' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i40 %input_1_44_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 674 'sext' 'sext_ln1192_88' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i40 %input_2_44_0_V_loa to i56" [./layer.h:241]   --->   Operation 675 'sext' 'sext_ln1192_89' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 676 [1/1] (8.51ns)   --->   "%mul_ln1192_44 = mul i56 %sext_ln1192_88, %sext_ln1192_89" [./layer.h:241]   --->   Operation 676 'mul' 'mul_ln1192_44' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_130 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_44, i32 16, i32 55)" [./layer.h:241]   --->   Operation 677 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i40 %input_1_45_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 678 'sext' 'sext_ln1192_90' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i40 %input_2_45_0_V_loa to i56" [./layer.h:241]   --->   Operation 679 'sext' 'sext_ln1192_91' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 680 [1/1] (8.51ns)   --->   "%mul_ln1192_45 = mul i56 %sext_ln1192_90, %sext_ln1192_91" [./layer.h:241]   --->   Operation 680 'mul' 'mul_ln1192_45' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 681 [1/2] (2.32ns)   --->   "%input_1_46_0_0_V_1 = load i40* %input_1_46_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 681 'load' 'input_1_46_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_31 : Operation 682 [1/2] (3.25ns)   --->   "%input_2_46_0_V_loa = load i40* %input_2_46_0_V_add, align 8" [./layer.h:241]   --->   Operation 682 'load' 'input_2_46_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_31 : Operation 683 [1/2] (2.32ns)   --->   "%input_1_47_0_0_V_1 = load i40* %input_1_47_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 683 'load' 'input_1_47_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_31 : Operation 684 [1/2] (3.25ns)   --->   "%input_2_47_0_V_loa = load i40* %input_2_47_0_V_add, align 8" [./layer.h:241]   --->   Operation 684 'load' 'input_2_47_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_31 : Operation 685 [2/2] (2.32ns)   --->   "%input_1_48_0_0_V_1 = load i40* %input_1_48_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 685 'load' 'input_1_48_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_31 : Operation 686 [2/2] (3.25ns)   --->   "%input_2_48_0_V_loa = load i40* %input_2_48_0_V_add, align 8" [./layer.h:241]   --->   Operation 686 'load' 'input_2_48_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_31 : Operation 687 [2/2] (2.32ns)   --->   "%input_1_49_0_0_V_1 = load i40* %input_1_49_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 687 'load' 'input_1_49_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_31 : Operation 688 [2/2] (3.25ns)   --->   "%input_2_49_0_V_loa = load i40* %input_2_49_0_V_add, align 8" [./layer.h:241]   --->   Operation 688 'load' 'input_2_49_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 32 <SV = 31> <Delay = 8.51>
ST_32 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_130, i16 0)" [./layer.h:241]   --->   Operation 689 'bitconcatenate' 'shl_ln728_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 690 [1/1] (3.31ns)   --->   "%add_ln1192_45 = add i56 %shl_ln728_43, %mul_ln1192_44" [./layer.h:241]   --->   Operation 690 'add' 'add_ln1192_45' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_131 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_45, i32 16, i32 55)" [./layer.h:241]   --->   Operation 691 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_131, i16 0)" [./layer.h:241]   --->   Operation 692 'bitconcatenate' 'shl_ln728_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 693 [1/1] (3.31ns)   --->   "%add_ln1192_46 = add i56 %shl_ln728_44, %mul_ln1192_45" [./layer.h:241]   --->   Operation 693 'add' 'add_ln1192_46' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i40 %input_1_46_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 694 'sext' 'sext_ln1192_92' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i40 %input_2_46_0_V_loa to i56" [./layer.h:241]   --->   Operation 695 'sext' 'sext_ln1192_93' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 696 [1/1] (8.51ns)   --->   "%mul_ln1192_46 = mul i56 %sext_ln1192_92, %sext_ln1192_93" [./layer.h:241]   --->   Operation 696 'mul' 'mul_ln1192_46' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_132 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_46, i32 16, i32 55)" [./layer.h:241]   --->   Operation 697 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i40 %input_1_47_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 698 'sext' 'sext_ln1192_94' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i40 %input_2_47_0_V_loa to i56" [./layer.h:241]   --->   Operation 699 'sext' 'sext_ln1192_95' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 700 [1/1] (8.51ns)   --->   "%mul_ln1192_47 = mul i56 %sext_ln1192_94, %sext_ln1192_95" [./layer.h:241]   --->   Operation 700 'mul' 'mul_ln1192_47' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 701 [1/2] (2.32ns)   --->   "%input_1_48_0_0_V_1 = load i40* %input_1_48_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 701 'load' 'input_1_48_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_32 : Operation 702 [1/2] (3.25ns)   --->   "%input_2_48_0_V_loa = load i40* %input_2_48_0_V_add, align 8" [./layer.h:241]   --->   Operation 702 'load' 'input_2_48_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_32 : Operation 703 [1/2] (2.32ns)   --->   "%input_1_49_0_0_V_1 = load i40* %input_1_49_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 703 'load' 'input_1_49_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_32 : Operation 704 [1/2] (3.25ns)   --->   "%input_2_49_0_V_loa = load i40* %input_2_49_0_V_add, align 8" [./layer.h:241]   --->   Operation 704 'load' 'input_2_49_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_32 : Operation 705 [2/2] (2.32ns)   --->   "%input_1_50_0_0_V_1 = load i40* %input_1_50_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 705 'load' 'input_1_50_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_32 : Operation 706 [2/2] (3.25ns)   --->   "%input_2_50_0_V_loa = load i40* %input_2_50_0_V_add, align 8" [./layer.h:241]   --->   Operation 706 'load' 'input_2_50_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_32 : Operation 707 [2/2] (2.32ns)   --->   "%input_1_51_0_0_V_1 = load i40* %input_1_51_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 707 'load' 'input_1_51_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_32 : Operation 708 [2/2] (3.25ns)   --->   "%input_2_51_0_V_loa = load i40* %input_2_51_0_V_add, align 8" [./layer.h:241]   --->   Operation 708 'load' 'input_2_51_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 33 <SV = 32> <Delay = 8.51>
ST_33 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_132, i16 0)" [./layer.h:241]   --->   Operation 709 'bitconcatenate' 'shl_ln728_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 710 [1/1] (3.31ns)   --->   "%add_ln1192_47 = add i56 %shl_ln728_45, %mul_ln1192_46" [./layer.h:241]   --->   Operation 710 'add' 'add_ln1192_47' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_133 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_47, i32 16, i32 55)" [./layer.h:241]   --->   Operation 711 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 712 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_133, i16 0)" [./layer.h:241]   --->   Operation 712 'bitconcatenate' 'shl_ln728_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 713 [1/1] (3.31ns)   --->   "%add_ln1192_48 = add i56 %shl_ln728_46, %mul_ln1192_47" [./layer.h:241]   --->   Operation 713 'add' 'add_ln1192_48' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i40 %input_1_48_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 714 'sext' 'sext_ln1192_96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i40 %input_2_48_0_V_loa to i56" [./layer.h:241]   --->   Operation 715 'sext' 'sext_ln1192_97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 716 [1/1] (8.51ns)   --->   "%mul_ln1192_48 = mul i56 %sext_ln1192_96, %sext_ln1192_97" [./layer.h:241]   --->   Operation 716 'mul' 'mul_ln1192_48' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_134 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_48, i32 16, i32 55)" [./layer.h:241]   --->   Operation 717 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i40 %input_1_49_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 718 'sext' 'sext_ln1192_98' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i40 %input_2_49_0_V_loa to i56" [./layer.h:241]   --->   Operation 719 'sext' 'sext_ln1192_99' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 720 [1/1] (8.51ns)   --->   "%mul_ln1192_49 = mul i56 %sext_ln1192_98, %sext_ln1192_99" [./layer.h:241]   --->   Operation 720 'mul' 'mul_ln1192_49' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 721 [1/2] (2.32ns)   --->   "%input_1_50_0_0_V_1 = load i40* %input_1_50_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 721 'load' 'input_1_50_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_33 : Operation 722 [1/2] (3.25ns)   --->   "%input_2_50_0_V_loa = load i40* %input_2_50_0_V_add, align 8" [./layer.h:241]   --->   Operation 722 'load' 'input_2_50_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_33 : Operation 723 [1/2] (2.32ns)   --->   "%input_1_51_0_0_V_1 = load i40* %input_1_51_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 723 'load' 'input_1_51_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_33 : Operation 724 [1/2] (3.25ns)   --->   "%input_2_51_0_V_loa = load i40* %input_2_51_0_V_add, align 8" [./layer.h:241]   --->   Operation 724 'load' 'input_2_51_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_33 : Operation 725 [2/2] (2.32ns)   --->   "%input_1_52_0_0_V_1 = load i40* %input_1_52_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 725 'load' 'input_1_52_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_33 : Operation 726 [2/2] (3.25ns)   --->   "%input_2_52_0_V_loa = load i40* %input_2_52_0_V_add, align 8" [./layer.h:241]   --->   Operation 726 'load' 'input_2_52_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_33 : Operation 727 [2/2] (2.32ns)   --->   "%input_1_53_0_0_V_1 = load i40* %input_1_53_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 727 'load' 'input_1_53_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_33 : Operation 728 [2/2] (3.25ns)   --->   "%input_2_53_0_V_loa = load i40* %input_2_53_0_V_add, align 8" [./layer.h:241]   --->   Operation 728 'load' 'input_2_53_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 34 <SV = 33> <Delay = 8.51>
ST_34 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_134, i16 0)" [./layer.h:241]   --->   Operation 729 'bitconcatenate' 'shl_ln728_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 730 [1/1] (3.31ns)   --->   "%add_ln1192_49 = add i56 %shl_ln728_47, %mul_ln1192_48" [./layer.h:241]   --->   Operation 730 'add' 'add_ln1192_49' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_135 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_49, i32 16, i32 55)" [./layer.h:241]   --->   Operation 731 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_135, i16 0)" [./layer.h:241]   --->   Operation 732 'bitconcatenate' 'shl_ln728_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 733 [1/1] (3.31ns)   --->   "%add_ln1192_50 = add i56 %shl_ln728_48, %mul_ln1192_49" [./layer.h:241]   --->   Operation 733 'add' 'add_ln1192_50' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i40 %input_1_50_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 734 'sext' 'sext_ln1192_100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i40 %input_2_50_0_V_loa to i56" [./layer.h:241]   --->   Operation 735 'sext' 'sext_ln1192_101' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 736 [1/1] (8.51ns)   --->   "%mul_ln1192_50 = mul i56 %sext_ln1192_100, %sext_ln1192_101" [./layer.h:241]   --->   Operation 736 'mul' 'mul_ln1192_50' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_136 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_50, i32 16, i32 55)" [./layer.h:241]   --->   Operation 737 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i40 %input_1_51_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 738 'sext' 'sext_ln1192_102' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i40 %input_2_51_0_V_loa to i56" [./layer.h:241]   --->   Operation 739 'sext' 'sext_ln1192_103' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 740 [1/1] (8.51ns)   --->   "%mul_ln1192_51 = mul i56 %sext_ln1192_102, %sext_ln1192_103" [./layer.h:241]   --->   Operation 740 'mul' 'mul_ln1192_51' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 741 [1/2] (2.32ns)   --->   "%input_1_52_0_0_V_1 = load i40* %input_1_52_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 741 'load' 'input_1_52_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_34 : Operation 742 [1/2] (3.25ns)   --->   "%input_2_52_0_V_loa = load i40* %input_2_52_0_V_add, align 8" [./layer.h:241]   --->   Operation 742 'load' 'input_2_52_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_34 : Operation 743 [1/2] (2.32ns)   --->   "%input_1_53_0_0_V_1 = load i40* %input_1_53_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 743 'load' 'input_1_53_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_34 : Operation 744 [1/2] (3.25ns)   --->   "%input_2_53_0_V_loa = load i40* %input_2_53_0_V_add, align 8" [./layer.h:241]   --->   Operation 744 'load' 'input_2_53_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_34 : Operation 745 [2/2] (2.32ns)   --->   "%input_1_54_0_0_V_1 = load i40* %input_1_54_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 745 'load' 'input_1_54_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_34 : Operation 746 [2/2] (3.25ns)   --->   "%input_2_54_0_V_loa = load i40* %input_2_54_0_V_add, align 8" [./layer.h:241]   --->   Operation 746 'load' 'input_2_54_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_34 : Operation 747 [2/2] (2.32ns)   --->   "%input_1_55_0_0_V_1 = load i40* %input_1_55_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 747 'load' 'input_1_55_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_34 : Operation 748 [2/2] (3.25ns)   --->   "%input_2_55_0_V_loa = load i40* %input_2_55_0_V_add, align 8" [./layer.h:241]   --->   Operation 748 'load' 'input_2_55_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 35 <SV = 34> <Delay = 8.51>
ST_35 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_136, i16 0)" [./layer.h:241]   --->   Operation 749 'bitconcatenate' 'shl_ln728_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 750 [1/1] (3.31ns)   --->   "%add_ln1192_51 = add i56 %shl_ln728_49, %mul_ln1192_50" [./layer.h:241]   --->   Operation 750 'add' 'add_ln1192_51' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_137 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_51, i32 16, i32 55)" [./layer.h:241]   --->   Operation 751 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_137, i16 0)" [./layer.h:241]   --->   Operation 752 'bitconcatenate' 'shl_ln728_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 753 [1/1] (3.31ns)   --->   "%add_ln1192_52 = add i56 %shl_ln728_50, %mul_ln1192_51" [./layer.h:241]   --->   Operation 753 'add' 'add_ln1192_52' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i40 %input_1_52_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 754 'sext' 'sext_ln1192_104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i40 %input_2_52_0_V_loa to i56" [./layer.h:241]   --->   Operation 755 'sext' 'sext_ln1192_105' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 756 [1/1] (8.51ns)   --->   "%mul_ln1192_52 = mul i56 %sext_ln1192_104, %sext_ln1192_105" [./layer.h:241]   --->   Operation 756 'mul' 'mul_ln1192_52' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_138 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_52, i32 16, i32 55)" [./layer.h:241]   --->   Operation 757 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i40 %input_1_53_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 758 'sext' 'sext_ln1192_106' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i40 %input_2_53_0_V_loa to i56" [./layer.h:241]   --->   Operation 759 'sext' 'sext_ln1192_107' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 760 [1/1] (8.51ns)   --->   "%mul_ln1192_53 = mul i56 %sext_ln1192_106, %sext_ln1192_107" [./layer.h:241]   --->   Operation 760 'mul' 'mul_ln1192_53' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 761 [1/2] (2.32ns)   --->   "%input_1_54_0_0_V_1 = load i40* %input_1_54_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 761 'load' 'input_1_54_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_35 : Operation 762 [1/2] (3.25ns)   --->   "%input_2_54_0_V_loa = load i40* %input_2_54_0_V_add, align 8" [./layer.h:241]   --->   Operation 762 'load' 'input_2_54_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_35 : Operation 763 [1/2] (2.32ns)   --->   "%input_1_55_0_0_V_1 = load i40* %input_1_55_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 763 'load' 'input_1_55_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_35 : Operation 764 [1/2] (3.25ns)   --->   "%input_2_55_0_V_loa = load i40* %input_2_55_0_V_add, align 8" [./layer.h:241]   --->   Operation 764 'load' 'input_2_55_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_35 : Operation 765 [2/2] (2.32ns)   --->   "%input_1_56_0_0_V_1 = load i40* %input_1_56_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 765 'load' 'input_1_56_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_35 : Operation 766 [2/2] (3.25ns)   --->   "%input_2_56_0_V_loa = load i40* %input_2_56_0_V_add, align 8" [./layer.h:241]   --->   Operation 766 'load' 'input_2_56_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_35 : Operation 767 [2/2] (2.32ns)   --->   "%input_1_57_0_0_V_1 = load i40* %input_1_57_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 767 'load' 'input_1_57_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_35 : Operation 768 [2/2] (3.25ns)   --->   "%input_2_57_0_V_loa = load i40* %input_2_57_0_V_add, align 8" [./layer.h:241]   --->   Operation 768 'load' 'input_2_57_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 36 <SV = 35> <Delay = 8.51>
ST_36 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_138, i16 0)" [./layer.h:241]   --->   Operation 769 'bitconcatenate' 'shl_ln728_51' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 770 [1/1] (3.31ns)   --->   "%add_ln1192_53 = add i56 %shl_ln728_51, %mul_ln1192_52" [./layer.h:241]   --->   Operation 770 'add' 'add_ln1192_53' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_139 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_53, i32 16, i32 55)" [./layer.h:241]   --->   Operation 771 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 772 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_139, i16 0)" [./layer.h:241]   --->   Operation 772 'bitconcatenate' 'shl_ln728_52' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 773 [1/1] (3.31ns)   --->   "%add_ln1192_54 = add i56 %shl_ln728_52, %mul_ln1192_53" [./layer.h:241]   --->   Operation 773 'add' 'add_ln1192_54' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i40 %input_1_54_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 774 'sext' 'sext_ln1192_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i40 %input_2_54_0_V_loa to i56" [./layer.h:241]   --->   Operation 775 'sext' 'sext_ln1192_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 776 [1/1] (8.51ns)   --->   "%mul_ln1192_54 = mul i56 %sext_ln1192_108, %sext_ln1192_109" [./layer.h:241]   --->   Operation 776 'mul' 'mul_ln1192_54' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_140 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_54, i32 16, i32 55)" [./layer.h:241]   --->   Operation 777 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i40 %input_1_55_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 778 'sext' 'sext_ln1192_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i40 %input_2_55_0_V_loa to i56" [./layer.h:241]   --->   Operation 779 'sext' 'sext_ln1192_111' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 780 [1/1] (8.51ns)   --->   "%mul_ln1192_55 = mul i56 %sext_ln1192_110, %sext_ln1192_111" [./layer.h:241]   --->   Operation 780 'mul' 'mul_ln1192_55' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 781 [1/2] (2.32ns)   --->   "%input_1_56_0_0_V_1 = load i40* %input_1_56_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 781 'load' 'input_1_56_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_36 : Operation 782 [1/2] (3.25ns)   --->   "%input_2_56_0_V_loa = load i40* %input_2_56_0_V_add, align 8" [./layer.h:241]   --->   Operation 782 'load' 'input_2_56_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_36 : Operation 783 [1/2] (2.32ns)   --->   "%input_1_57_0_0_V_1 = load i40* %input_1_57_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 783 'load' 'input_1_57_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_36 : Operation 784 [1/2] (3.25ns)   --->   "%input_2_57_0_V_loa = load i40* %input_2_57_0_V_add, align 8" [./layer.h:241]   --->   Operation 784 'load' 'input_2_57_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_36 : Operation 785 [2/2] (2.32ns)   --->   "%input_1_58_0_0_V_1 = load i40* %input_1_58_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 785 'load' 'input_1_58_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_36 : Operation 786 [2/2] (3.25ns)   --->   "%input_2_58_0_V_loa = load i40* %input_2_58_0_V_add, align 8" [./layer.h:241]   --->   Operation 786 'load' 'input_2_58_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_36 : Operation 787 [2/2] (2.32ns)   --->   "%input_1_59_0_0_V_1 = load i40* %input_1_59_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 787 'load' 'input_1_59_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_36 : Operation 788 [2/2] (3.25ns)   --->   "%input_2_59_0_V_loa = load i40* %input_2_59_0_V_add, align 8" [./layer.h:241]   --->   Operation 788 'load' 'input_2_59_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 37 <SV = 36> <Delay = 8.51>
ST_37 : Operation 789 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_140, i16 0)" [./layer.h:241]   --->   Operation 789 'bitconcatenate' 'shl_ln728_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 790 [1/1] (3.31ns)   --->   "%add_ln1192_55 = add i56 %shl_ln728_53, %mul_ln1192_54" [./layer.h:241]   --->   Operation 790 'add' 'add_ln1192_55' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_141 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_55, i32 16, i32 55)" [./layer.h:241]   --->   Operation 791 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 792 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_141, i16 0)" [./layer.h:241]   --->   Operation 792 'bitconcatenate' 'shl_ln728_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 793 [1/1] (3.31ns)   --->   "%add_ln1192_56 = add i56 %shl_ln728_54, %mul_ln1192_55" [./layer.h:241]   --->   Operation 793 'add' 'add_ln1192_56' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i40 %input_1_56_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 794 'sext' 'sext_ln1192_112' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i40 %input_2_56_0_V_loa to i56" [./layer.h:241]   --->   Operation 795 'sext' 'sext_ln1192_113' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 796 [1/1] (8.51ns)   --->   "%mul_ln1192_56 = mul i56 %sext_ln1192_112, %sext_ln1192_113" [./layer.h:241]   --->   Operation 796 'mul' 'mul_ln1192_56' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_142 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_56, i32 16, i32 55)" [./layer.h:241]   --->   Operation 797 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i40 %input_1_57_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 798 'sext' 'sext_ln1192_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i40 %input_2_57_0_V_loa to i56" [./layer.h:241]   --->   Operation 799 'sext' 'sext_ln1192_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 800 [1/1] (8.51ns)   --->   "%mul_ln1192_57 = mul i56 %sext_ln1192_114, %sext_ln1192_115" [./layer.h:241]   --->   Operation 800 'mul' 'mul_ln1192_57' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 801 [1/2] (2.32ns)   --->   "%input_1_58_0_0_V_1 = load i40* %input_1_58_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 801 'load' 'input_1_58_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_37 : Operation 802 [1/2] (3.25ns)   --->   "%input_2_58_0_V_loa = load i40* %input_2_58_0_V_add, align 8" [./layer.h:241]   --->   Operation 802 'load' 'input_2_58_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_37 : Operation 803 [1/2] (2.32ns)   --->   "%input_1_59_0_0_V_1 = load i40* %input_1_59_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 803 'load' 'input_1_59_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_37 : Operation 804 [1/2] (3.25ns)   --->   "%input_2_59_0_V_loa = load i40* %input_2_59_0_V_add, align 8" [./layer.h:241]   --->   Operation 804 'load' 'input_2_59_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_37 : Operation 805 [2/2] (2.32ns)   --->   "%input_1_60_0_0_V_1 = load i40* %input_1_60_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 805 'load' 'input_1_60_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_37 : Operation 806 [2/2] (3.25ns)   --->   "%input_2_60_0_V_loa = load i40* %input_2_60_0_V_add, align 8" [./layer.h:241]   --->   Operation 806 'load' 'input_2_60_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_37 : Operation 807 [2/2] (2.32ns)   --->   "%input_1_61_0_0_V_1 = load i40* %input_1_61_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 807 'load' 'input_1_61_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_37 : Operation 808 [2/2] (3.25ns)   --->   "%input_2_61_0_V_loa = load i40* %input_2_61_0_V_add, align 8" [./layer.h:241]   --->   Operation 808 'load' 'input_2_61_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 38 <SV = 37> <Delay = 8.51>
ST_38 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_142, i16 0)" [./layer.h:241]   --->   Operation 809 'bitconcatenate' 'shl_ln728_55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 810 [1/1] (3.31ns)   --->   "%add_ln1192_57 = add i56 %shl_ln728_55, %mul_ln1192_56" [./layer.h:241]   --->   Operation 810 'add' 'add_ln1192_57' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_143 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_57, i32 16, i32 55)" [./layer.h:241]   --->   Operation 811 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_143, i16 0)" [./layer.h:241]   --->   Operation 812 'bitconcatenate' 'shl_ln728_56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 813 [1/1] (3.31ns)   --->   "%add_ln1192_58 = add i56 %shl_ln728_56, %mul_ln1192_57" [./layer.h:241]   --->   Operation 813 'add' 'add_ln1192_58' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i40 %input_1_58_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 814 'sext' 'sext_ln1192_116' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i40 %input_2_58_0_V_loa to i56" [./layer.h:241]   --->   Operation 815 'sext' 'sext_ln1192_117' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 816 [1/1] (8.51ns)   --->   "%mul_ln1192_58 = mul i56 %sext_ln1192_116, %sext_ln1192_117" [./layer.h:241]   --->   Operation 816 'mul' 'mul_ln1192_58' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_144 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_58, i32 16, i32 55)" [./layer.h:241]   --->   Operation 817 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i40 %input_1_59_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 818 'sext' 'sext_ln1192_118' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i40 %input_2_59_0_V_loa to i56" [./layer.h:241]   --->   Operation 819 'sext' 'sext_ln1192_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 820 [1/1] (8.51ns)   --->   "%mul_ln1192_59 = mul i56 %sext_ln1192_118, %sext_ln1192_119" [./layer.h:241]   --->   Operation 820 'mul' 'mul_ln1192_59' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 821 [1/2] (2.32ns)   --->   "%input_1_60_0_0_V_1 = load i40* %input_1_60_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 821 'load' 'input_1_60_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_38 : Operation 822 [1/2] (3.25ns)   --->   "%input_2_60_0_V_loa = load i40* %input_2_60_0_V_add, align 8" [./layer.h:241]   --->   Operation 822 'load' 'input_2_60_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_38 : Operation 823 [1/2] (2.32ns)   --->   "%input_1_61_0_0_V_1 = load i40* %input_1_61_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 823 'load' 'input_1_61_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_38 : Operation 824 [1/2] (3.25ns)   --->   "%input_2_61_0_V_loa = load i40* %input_2_61_0_V_add, align 8" [./layer.h:241]   --->   Operation 824 'load' 'input_2_61_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_38 : Operation 825 [2/2] (2.32ns)   --->   "%input_1_62_0_0_V_1 = load i40* %input_1_62_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 825 'load' 'input_1_62_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_38 : Operation 826 [2/2] (3.25ns)   --->   "%input_2_62_0_V_loa = load i40* %input_2_62_0_V_add, align 8" [./layer.h:241]   --->   Operation 826 'load' 'input_2_62_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_38 : Operation 827 [2/2] (2.32ns)   --->   "%input_1_63_0_0_V_1 = load i40* %input_1_63_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 827 'load' 'input_1_63_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_38 : Operation 828 [2/2] (3.25ns)   --->   "%input_2_63_0_V_loa = load i40* %input_2_63_0_V_add, align 8" [./layer.h:241]   --->   Operation 828 'load' 'input_2_63_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 39 <SV = 38> <Delay = 8.51>
ST_39 : Operation 829 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_144, i16 0)" [./layer.h:241]   --->   Operation 829 'bitconcatenate' 'shl_ln728_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 830 [1/1] (3.31ns)   --->   "%add_ln1192_59 = add i56 %shl_ln728_57, %mul_ln1192_58" [./layer.h:241]   --->   Operation 830 'add' 'add_ln1192_59' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_145 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_59, i32 16, i32 55)" [./layer.h:241]   --->   Operation 831 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_145, i16 0)" [./layer.h:241]   --->   Operation 832 'bitconcatenate' 'shl_ln728_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 833 [1/1] (3.31ns)   --->   "%add_ln1192_60 = add i56 %shl_ln728_58, %mul_ln1192_59" [./layer.h:241]   --->   Operation 833 'add' 'add_ln1192_60' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i40 %input_1_60_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 834 'sext' 'sext_ln1192_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i40 %input_2_60_0_V_loa to i56" [./layer.h:241]   --->   Operation 835 'sext' 'sext_ln1192_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 836 [1/1] (8.51ns)   --->   "%mul_ln1192_60 = mul i56 %sext_ln1192_120, %sext_ln1192_121" [./layer.h:241]   --->   Operation 836 'mul' 'mul_ln1192_60' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_146 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_60, i32 16, i32 55)" [./layer.h:241]   --->   Operation 837 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i40 %input_1_61_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 838 'sext' 'sext_ln1192_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i40 %input_2_61_0_V_loa to i56" [./layer.h:241]   --->   Operation 839 'sext' 'sext_ln1192_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 840 [1/1] (8.51ns)   --->   "%mul_ln1192_61 = mul i56 %sext_ln1192_122, %sext_ln1192_123" [./layer.h:241]   --->   Operation 840 'mul' 'mul_ln1192_61' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 841 [1/2] (2.32ns)   --->   "%input_1_62_0_0_V_1 = load i40* %input_1_62_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 841 'load' 'input_1_62_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_39 : Operation 842 [1/2] (3.25ns)   --->   "%input_2_62_0_V_loa = load i40* %input_2_62_0_V_add, align 8" [./layer.h:241]   --->   Operation 842 'load' 'input_2_62_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_39 : Operation 843 [1/2] (2.32ns)   --->   "%input_1_63_0_0_V_1 = load i40* %input_1_63_0_0_V_s, align 8" [./layer.h:241]   --->   Operation 843 'load' 'input_1_63_0_0_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_39 : Operation 844 [1/2] (3.25ns)   --->   "%input_2_63_0_V_loa = load i40* %input_2_63_0_V_add, align 8" [./layer.h:241]   --->   Operation 844 'load' 'input_2_63_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 40 <SV = 39> <Delay = 8.51>
ST_40 : Operation 845 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_146, i16 0)" [./layer.h:241]   --->   Operation 845 'bitconcatenate' 'shl_ln728_59' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 846 [1/1] (3.31ns)   --->   "%add_ln1192_61 = add i56 %shl_ln728_59, %mul_ln1192_60" [./layer.h:241]   --->   Operation 846 'add' 'add_ln1192_61' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_147 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_61, i32 16, i32 55)" [./layer.h:241]   --->   Operation 847 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_147, i16 0)" [./layer.h:241]   --->   Operation 848 'bitconcatenate' 'shl_ln728_60' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 849 [1/1] (3.31ns)   --->   "%add_ln1192_62 = add i56 %shl_ln728_60, %mul_ln1192_61" [./layer.h:241]   --->   Operation 849 'add' 'add_ln1192_62' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i40 %input_1_62_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 850 'sext' 'sext_ln1192_124' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i40 %input_2_62_0_V_loa to i56" [./layer.h:241]   --->   Operation 851 'sext' 'sext_ln1192_125' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 852 [1/1] (8.51ns)   --->   "%mul_ln1192_62 = mul i56 %sext_ln1192_124, %sext_ln1192_125" [./layer.h:241]   --->   Operation 852 'mul' 'mul_ln1192_62' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_148 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_62, i32 16, i32 55)" [./layer.h:241]   --->   Operation 853 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln1192_126 = sext i40 %input_1_63_0_0_V_1 to i56" [./layer.h:241]   --->   Operation 854 'sext' 'sext_ln1192_126' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1192_127 = sext i40 %input_2_63_0_V_loa to i56" [./layer.h:241]   --->   Operation 855 'sext' 'sext_ln1192_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 856 [1/1] (8.51ns)   --->   "%mul_ln1192_63 = mul i56 %sext_ln1192_126, %sext_ln1192_127" [./layer.h:241]   --->   Operation 856 'mul' 'mul_ln1192_63' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.62>
ST_41 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_148, i16 0)" [./layer.h:241]   --->   Operation 857 'bitconcatenate' 'shl_ln728_61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 858 [1/1] (3.31ns)   --->   "%add_ln1192_63 = add i56 %shl_ln728_61, %mul_ln1192_62" [./layer.h:241]   --->   Operation 858 'add' 'add_ln1192_63' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_149 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_63, i32 16, i32 55)" [./layer.h:241]   --->   Operation 859 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_149, i16 0)" [./layer.h:241]   --->   Operation 860 'bitconcatenate' 'shl_ln728_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 861 [1/1] (3.31ns)   --->   "%add_ln1192_64 = add i56 %shl_ln728_62, %mul_ln1192_63" [./layer.h:241]   --->   Operation 861 'add' 'add_ln1192_64' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_64, i32 16, i32 55)" [./layer.h:241]   --->   Operation 862 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 863 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_29, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 863 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_42 : Operation 864 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0" [./layer.h:240]   --->   Operation 864 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [132]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [132]  (0 ns)
	'sub' operation ('sub_ln1117', ./layer.h:241) [143]  (1.92 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:238) with incoming values : ('add_ln238', ./layer.h:238) [179]  (0 ns)
	'add' operation ('add_ln1117', ./layer.h:241) [189]  (1.92 ns)
	'getelementptr' operation ('output_0_V_addr', ./layer.h:239) [223]  (0 ns)
	'store' operation ('store_ln239', ./layer.h:239) of constant 0 on array 'output_0_V' [224]  (3.25 ns)

 <State 4>: 6.95ns
The critical path consists of the following:
	'phi' operation ('l_0_0_0', ./layer.h:240) with incoming values : ('xor_ln240', ./layer.h:240) [227]  (0 ns)
	'sub' operation ('sub_ln1117_5', ./layer.h:241) [267]  (0 ns)
	'add' operation ('add_ln1117_7', ./layer.h:241) [268]  (3.7 ns)
	'getelementptr' operation ('input_2_0_V_addr', ./layer.h:241) [270]  (0 ns)
	'load' operation ('input_2_0_V_load', ./layer.h:241) on array 'input_2_0_V' [304]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_1_2_0_V_addr', ./layer.h:241) [234]  (0 ns)
	'load' operation ('input_1_2_0_V_load', ./layer.h:241) on array 'input_1_2_0_V' [318]  (3.25 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', ./layer.h:241) [306]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_2', ./layer.h:241) [322]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_4', ./layer.h:241) [338]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_6', ./layer.h:241) [354]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_8', ./layer.h:241) [370]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_10', ./layer.h:241) [386]  (8.51 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_12', ./layer.h:241) [402]  (8.51 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_14', ./layer.h:241) [418]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_16', ./layer.h:241) [434]  (8.51 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_18', ./layer.h:241) [450]  (8.51 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_20', ./layer.h:241) [466]  (8.51 ns)

 <State 17>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_22', ./layer.h:241) [482]  (8.51 ns)

 <State 18>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_24', ./layer.h:241) [498]  (8.51 ns)

 <State 19>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_26', ./layer.h:241) [514]  (8.51 ns)

 <State 20>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_28', ./layer.h:241) [530]  (8.51 ns)

 <State 21>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln1192_29', ./layer.h:241) [533]  (3.31 ns)
	'add' operation ('add_ln1192_30', ./layer.h:241) [541]  (3.31 ns)

 <State 22>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln1192_31', ./layer.h:241) [549]  (3.31 ns)
	'add' operation ('add_ln1192_32', ./layer.h:241) [557]  (3.31 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln241', ./layer.h:241) of variable 'trunc_ln708_s', ./layer.h:241 on array 'output_0_V' [559]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_2_32_0_V_loa', ./layer.h:241) on array 'input_2_32_0_V' [567]  (3.25 ns)

 <State 25>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_32', ./layer.h:241) [569]  (8.51 ns)

 <State 26>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_34', ./layer.h:241) [584]  (8.51 ns)

 <State 27>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_36', ./layer.h:241) [600]  (8.51 ns)

 <State 28>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_38', ./layer.h:241) [616]  (8.51 ns)

 <State 29>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_40', ./layer.h:241) [632]  (8.51 ns)

 <State 30>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_42', ./layer.h:241) [648]  (8.51 ns)

 <State 31>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_44', ./layer.h:241) [664]  (8.51 ns)

 <State 32>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_46', ./layer.h:241) [680]  (8.51 ns)

 <State 33>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_48', ./layer.h:241) [696]  (8.51 ns)

 <State 34>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_50', ./layer.h:241) [712]  (8.51 ns)

 <State 35>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_52', ./layer.h:241) [728]  (8.51 ns)

 <State 36>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_54', ./layer.h:241) [744]  (8.51 ns)

 <State 37>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_56', ./layer.h:241) [760]  (8.51 ns)

 <State 38>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_58', ./layer.h:241) [776]  (8.51 ns)

 <State 39>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_60', ./layer.h:241) [792]  (8.51 ns)

 <State 40>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_62', ./layer.h:241) [808]  (8.51 ns)

 <State 41>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln1192_63', ./layer.h:241) [811]  (3.31 ns)
	'add' operation ('add_ln1192_64', ./layer.h:241) [819]  (3.31 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln241', ./layer.h:241) of variable 'trunc_ln708_29', ./layer.h:241 on array 'output_0_V' [821]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
