#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28f8060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28c2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28c96b0 .functor NOT 1, L_0x2926710, C4<0>, C4<0>, C4<0>;
L_0x29264f0 .functor XOR 2, L_0x29263b0, L_0x2926450, C4<00>, C4<00>;
L_0x2926600 .functor XOR 2, L_0x29264f0, L_0x2926560, C4<00>, C4<00>;
v0x2921af0_0 .net *"_ivl_10", 1 0, L_0x2926560;  1 drivers
v0x2921bf0_0 .net *"_ivl_12", 1 0, L_0x2926600;  1 drivers
v0x2921cd0_0 .net *"_ivl_2", 1 0, L_0x2926310;  1 drivers
v0x2921d90_0 .net *"_ivl_4", 1 0, L_0x29263b0;  1 drivers
v0x2921e70_0 .net *"_ivl_6", 1 0, L_0x2926450;  1 drivers
v0x2921fa0_0 .net *"_ivl_8", 1 0, L_0x29264f0;  1 drivers
v0x2922080_0 .net "a", 0 0, v0x291e8c0_0;  1 drivers
v0x2922120_0 .net "b", 0 0, v0x291e960_0;  1 drivers
v0x29221c0_0 .net "c", 0 0, v0x291ea00_0;  1 drivers
v0x2922260_0 .var "clk", 0 0;
v0x2922300_0 .net "d", 0 0, v0x291eb40_0;  1 drivers
v0x29223a0_0 .net "out_pos_dut", 0 0, L_0x2926130;  1 drivers
v0x2922440_0 .net "out_pos_ref", 0 0, L_0x2923970;  1 drivers
v0x29224e0_0 .net "out_sop_dut", 0 0, L_0x2924f40;  1 drivers
v0x2922580_0 .net "out_sop_ref", 0 0, L_0x28f9570;  1 drivers
v0x2922620_0 .var/2u "stats1", 223 0;
v0x29226c0_0 .var/2u "strobe", 0 0;
v0x2922760_0 .net "tb_match", 0 0, L_0x2926710;  1 drivers
v0x2922830_0 .net "tb_mismatch", 0 0, L_0x28c96b0;  1 drivers
v0x29228d0_0 .net "wavedrom_enable", 0 0, v0x291ee10_0;  1 drivers
v0x29229a0_0 .net "wavedrom_title", 511 0, v0x291eeb0_0;  1 drivers
L_0x2926310 .concat [ 1 1 0 0], L_0x2923970, L_0x28f9570;
L_0x29263b0 .concat [ 1 1 0 0], L_0x2923970, L_0x28f9570;
L_0x2926450 .concat [ 1 1 0 0], L_0x2926130, L_0x2924f40;
L_0x2926560 .concat [ 1 1 0 0], L_0x2923970, L_0x28f9570;
L_0x2926710 .cmp/eeq 2, L_0x2926310, L_0x2926600;
S_0x28c63e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28c2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28c9a90 .functor AND 1, v0x291ea00_0, v0x291eb40_0, C4<1>, C4<1>;
L_0x28c9e70 .functor NOT 1, v0x291e8c0_0, C4<0>, C4<0>, C4<0>;
L_0x28ca250 .functor NOT 1, v0x291e960_0, C4<0>, C4<0>, C4<0>;
L_0x28ca4d0 .functor AND 1, L_0x28c9e70, L_0x28ca250, C4<1>, C4<1>;
L_0x28e1cd0 .functor AND 1, L_0x28ca4d0, v0x291ea00_0, C4<1>, C4<1>;
L_0x28f9570 .functor OR 1, L_0x28c9a90, L_0x28e1cd0, C4<0>, C4<0>;
L_0x2922df0 .functor NOT 1, v0x291e960_0, C4<0>, C4<0>, C4<0>;
L_0x2922e60 .functor OR 1, L_0x2922df0, v0x291eb40_0, C4<0>, C4<0>;
L_0x2922f70 .functor AND 1, v0x291ea00_0, L_0x2922e60, C4<1>, C4<1>;
L_0x2923030 .functor NOT 1, v0x291e8c0_0, C4<0>, C4<0>, C4<0>;
L_0x2923100 .functor OR 1, L_0x2923030, v0x291e960_0, C4<0>, C4<0>;
L_0x2923170 .functor AND 1, L_0x2922f70, L_0x2923100, C4<1>, C4<1>;
L_0x29232f0 .functor NOT 1, v0x291e960_0, C4<0>, C4<0>, C4<0>;
L_0x2923360 .functor OR 1, L_0x29232f0, v0x291eb40_0, C4<0>, C4<0>;
L_0x2923280 .functor AND 1, v0x291ea00_0, L_0x2923360, C4<1>, C4<1>;
L_0x29234f0 .functor NOT 1, v0x291e8c0_0, C4<0>, C4<0>, C4<0>;
L_0x29235f0 .functor OR 1, L_0x29234f0, v0x291eb40_0, C4<0>, C4<0>;
L_0x29236b0 .functor AND 1, L_0x2923280, L_0x29235f0, C4<1>, C4<1>;
L_0x2923860 .functor XNOR 1, L_0x2923170, L_0x29236b0, C4<0>, C4<0>;
v0x28c8fe0_0 .net *"_ivl_0", 0 0, L_0x28c9a90;  1 drivers
v0x28c93e0_0 .net *"_ivl_12", 0 0, L_0x2922df0;  1 drivers
v0x28c97c0_0 .net *"_ivl_14", 0 0, L_0x2922e60;  1 drivers
v0x28c9ba0_0 .net *"_ivl_16", 0 0, L_0x2922f70;  1 drivers
v0x28c9f80_0 .net *"_ivl_18", 0 0, L_0x2923030;  1 drivers
v0x28ca360_0 .net *"_ivl_2", 0 0, L_0x28c9e70;  1 drivers
v0x28ca5e0_0 .net *"_ivl_20", 0 0, L_0x2923100;  1 drivers
v0x291ce30_0 .net *"_ivl_24", 0 0, L_0x29232f0;  1 drivers
v0x291cf10_0 .net *"_ivl_26", 0 0, L_0x2923360;  1 drivers
v0x291cff0_0 .net *"_ivl_28", 0 0, L_0x2923280;  1 drivers
v0x291d0d0_0 .net *"_ivl_30", 0 0, L_0x29234f0;  1 drivers
v0x291d1b0_0 .net *"_ivl_32", 0 0, L_0x29235f0;  1 drivers
v0x291d290_0 .net *"_ivl_36", 0 0, L_0x2923860;  1 drivers
L_0x7f1238c58018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x291d350_0 .net *"_ivl_38", 0 0, L_0x7f1238c58018;  1 drivers
v0x291d430_0 .net *"_ivl_4", 0 0, L_0x28ca250;  1 drivers
v0x291d510_0 .net *"_ivl_6", 0 0, L_0x28ca4d0;  1 drivers
v0x291d5f0_0 .net *"_ivl_8", 0 0, L_0x28e1cd0;  1 drivers
v0x291d6d0_0 .net "a", 0 0, v0x291e8c0_0;  alias, 1 drivers
v0x291d790_0 .net "b", 0 0, v0x291e960_0;  alias, 1 drivers
v0x291d850_0 .net "c", 0 0, v0x291ea00_0;  alias, 1 drivers
v0x291d910_0 .net "d", 0 0, v0x291eb40_0;  alias, 1 drivers
v0x291d9d0_0 .net "out_pos", 0 0, L_0x2923970;  alias, 1 drivers
v0x291da90_0 .net "out_sop", 0 0, L_0x28f9570;  alias, 1 drivers
v0x291db50_0 .net "pos0", 0 0, L_0x2923170;  1 drivers
v0x291dc10_0 .net "pos1", 0 0, L_0x29236b0;  1 drivers
L_0x2923970 .functor MUXZ 1, L_0x7f1238c58018, L_0x2923170, L_0x2923860, C4<>;
S_0x291dd90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28c2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x291e8c0_0 .var "a", 0 0;
v0x291e960_0 .var "b", 0 0;
v0x291ea00_0 .var "c", 0 0;
v0x291eaa0_0 .net "clk", 0 0, v0x2922260_0;  1 drivers
v0x291eb40_0 .var "d", 0 0;
v0x291ec30_0 .var/2u "fail", 0 0;
v0x291ecd0_0 .var/2u "fail1", 0 0;
v0x291ed70_0 .net "tb_match", 0 0, L_0x2926710;  alias, 1 drivers
v0x291ee10_0 .var "wavedrom_enable", 0 0;
v0x291eeb0_0 .var "wavedrom_title", 511 0;
E_0x28d5760/0 .event negedge, v0x291eaa0_0;
E_0x28d5760/1 .event posedge, v0x291eaa0_0;
E_0x28d5760 .event/or E_0x28d5760/0, E_0x28d5760/1;
S_0x291e0c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x291dd90;
 .timescale -12 -12;
v0x291e300_0 .var/2s "i", 31 0;
E_0x28d5600 .event posedge, v0x291eaa0_0;
S_0x291e400 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x291dd90;
 .timescale -12 -12;
v0x291e600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x291e6e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x291dd90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x291f090 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28c2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2923cd0 .functor AND 1, v0x291e8c0_0, L_0x2923b20, C4<1>, C4<1>;
L_0x2923f60 .functor AND 1, L_0x2923cd0, L_0x2923db0, C4<1>, C4<1>;
L_0x2924220 .functor AND 1, L_0x2923f60, L_0x2924070, C4<1>, C4<1>;
L_0x2924510 .functor AND 1, L_0x2924330, v0x291e960_0, C4<1>, C4<1>;
L_0x2924600 .functor AND 1, L_0x2924510, v0x291ea00_0, C4<1>, C4<1>;
L_0x29246c0 .functor AND 1, L_0x2924600, v0x291eb40_0, C4<1>, C4<1>;
L_0x29247c0 .functor OR 1, L_0x2924220, L_0x29246c0, C4<0>, C4<0>;
L_0x2924a50 .functor AND 1, L_0x29248d0, L_0x2924970, C4<1>, C4<1>;
L_0x2924c50 .functor AND 1, L_0x2924a50, L_0x2924bb0, C4<1>, C4<1>;
L_0x2924d60 .functor AND 1, L_0x2924c50, v0x291eb40_0, C4<1>, C4<1>;
L_0x2924e80 .functor OR 1, L_0x29247c0, L_0x2924d60, C4<0>, C4<0>;
L_0x2924f40 .functor BUFZ 1, L_0x2924e80, C4<0>, C4<0>, C4<0>;
L_0x29250c0 .functor OR 1, v0x291e8c0_0, v0x291e960_0, C4<0>, C4<0>;
L_0x2925220 .functor OR 1, L_0x29250c0, L_0x2925130, C4<0>, C4<0>;
L_0x2925050 .functor OR 1, L_0x2925220, L_0x29253b0, C4<0>, C4<0>;
L_0x2925690 .functor OR 1, L_0x29254f0, L_0x29255f0, C4<0>, C4<0>;
L_0x29257e0 .functor OR 1, L_0x2925690, v0x291ea00_0, C4<0>, C4<0>;
L_0x29258a0 .functor OR 1, L_0x29257e0, v0x291eb40_0, C4<0>, C4<0>;
L_0x2925a00 .functor AND 1, L_0x2925050, L_0x29258a0, C4<1>, C4<1>;
L_0x2925c20 .functor OR 1, L_0x2925b10, v0x291e960_0, C4<0>, C4<0>;
L_0x2925d90 .functor OR 1, L_0x2925c20, L_0x2925960, C4<0>, C4<0>;
L_0x2925ea0 .functor OR 1, L_0x2925d90, v0x291eb40_0, C4<0>, C4<0>;
L_0x2926020 .functor AND 1, L_0x2925a00, L_0x2925ea0, C4<1>, C4<1>;
L_0x2926130 .functor BUFZ 1, L_0x2926020, C4<0>, C4<0>, C4<0>;
v0x291f250_0 .net *"_ivl_1", 0 0, L_0x2923b20;  1 drivers
v0x291f310_0 .net *"_ivl_10", 0 0, L_0x2924220;  1 drivers
v0x291f3f0_0 .net *"_ivl_13", 0 0, L_0x2924330;  1 drivers
v0x291f4c0_0 .net *"_ivl_14", 0 0, L_0x2924510;  1 drivers
v0x291f5a0_0 .net *"_ivl_16", 0 0, L_0x2924600;  1 drivers
v0x291f6d0_0 .net *"_ivl_18", 0 0, L_0x29246c0;  1 drivers
v0x291f7b0_0 .net *"_ivl_2", 0 0, L_0x2923cd0;  1 drivers
v0x291f890_0 .net *"_ivl_20", 0 0, L_0x29247c0;  1 drivers
v0x291f970_0 .net *"_ivl_23", 0 0, L_0x29248d0;  1 drivers
v0x291fac0_0 .net *"_ivl_25", 0 0, L_0x2924970;  1 drivers
v0x291fb80_0 .net *"_ivl_26", 0 0, L_0x2924a50;  1 drivers
v0x291fc60_0 .net *"_ivl_29", 0 0, L_0x2924bb0;  1 drivers
v0x291fd20_0 .net *"_ivl_30", 0 0, L_0x2924c50;  1 drivers
v0x291fe00_0 .net *"_ivl_32", 0 0, L_0x2924d60;  1 drivers
v0x291fee0_0 .net *"_ivl_38", 0 0, L_0x29250c0;  1 drivers
v0x291ffc0_0 .net *"_ivl_41", 0 0, L_0x2925130;  1 drivers
v0x2920080_0 .net *"_ivl_42", 0 0, L_0x2925220;  1 drivers
v0x2920270_0 .net *"_ivl_45", 0 0, L_0x29253b0;  1 drivers
v0x2920330_0 .net *"_ivl_46", 0 0, L_0x2925050;  1 drivers
v0x2920410_0 .net *"_ivl_49", 0 0, L_0x29254f0;  1 drivers
v0x29204d0_0 .net *"_ivl_5", 0 0, L_0x2923db0;  1 drivers
v0x2920590_0 .net *"_ivl_51", 0 0, L_0x29255f0;  1 drivers
v0x2920650_0 .net *"_ivl_52", 0 0, L_0x2925690;  1 drivers
v0x2920730_0 .net *"_ivl_54", 0 0, L_0x29257e0;  1 drivers
v0x2920810_0 .net *"_ivl_56", 0 0, L_0x29258a0;  1 drivers
v0x29208f0_0 .net *"_ivl_58", 0 0, L_0x2925a00;  1 drivers
v0x29209d0_0 .net *"_ivl_6", 0 0, L_0x2923f60;  1 drivers
v0x2920ab0_0 .net *"_ivl_61", 0 0, L_0x2925b10;  1 drivers
v0x2920b70_0 .net *"_ivl_62", 0 0, L_0x2925c20;  1 drivers
v0x2920c50_0 .net *"_ivl_65", 0 0, L_0x2925960;  1 drivers
v0x2920d10_0 .net *"_ivl_66", 0 0, L_0x2925d90;  1 drivers
v0x2920df0_0 .net *"_ivl_68", 0 0, L_0x2925ea0;  1 drivers
v0x2920ed0_0 .net *"_ivl_9", 0 0, L_0x2924070;  1 drivers
v0x29211a0_0 .net "a", 0 0, v0x291e8c0_0;  alias, 1 drivers
v0x2921240_0 .net "b", 0 0, v0x291e960_0;  alias, 1 drivers
v0x2921330_0 .net "c", 0 0, v0x291ea00_0;  alias, 1 drivers
v0x2921420_0 .net "d", 0 0, v0x291eb40_0;  alias, 1 drivers
v0x2921510_0 .net "intermediate_pos", 0 0, L_0x2926020;  1 drivers
v0x29215d0_0 .net "intermediate_sop", 0 0, L_0x2924e80;  1 drivers
v0x2921690_0 .net "out_pos", 0 0, L_0x2926130;  alias, 1 drivers
v0x2921750_0 .net "out_sop", 0 0, L_0x2924f40;  alias, 1 drivers
L_0x2923b20 .reduce/nor v0x291e960_0;
L_0x2923db0 .reduce/nor v0x291ea00_0;
L_0x2924070 .reduce/nor v0x291eb40_0;
L_0x2924330 .reduce/nor v0x291e8c0_0;
L_0x29248d0 .reduce/nor v0x291e8c0_0;
L_0x2924970 .reduce/nor v0x291e960_0;
L_0x2924bb0 .reduce/nor v0x291ea00_0;
L_0x2925130 .reduce/nor v0x291ea00_0;
L_0x29253b0 .reduce/nor v0x291eb40_0;
L_0x29254f0 .reduce/nor v0x291e8c0_0;
L_0x29255f0 .reduce/nor v0x291e960_0;
L_0x2925b10 .reduce/nor v0x291e8c0_0;
L_0x2925960 .reduce/nor v0x291ea00_0;
S_0x29218d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28c2320;
 .timescale -12 -12;
E_0x28be9f0 .event anyedge, v0x29226c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x29226c0_0;
    %nor/r;
    %assign/vec4 v0x29226c0_0, 0;
    %wait E_0x28be9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x291dd90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291ec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291ecd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x291dd90;
T_4 ;
    %wait E_0x28d5760;
    %load/vec4 v0x291ed70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x291ec30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x291dd90;
T_5 ;
    %wait E_0x28d5600;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %wait E_0x28d5600;
    %load/vec4 v0x291ec30_0;
    %store/vec4 v0x291ecd0_0, 0, 1;
    %fork t_1, S_0x291e0c0;
    %jmp t_0;
    .scope S_0x291e0c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x291e300_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x291e300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28d5600;
    %load/vec4 v0x291e300_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x291e300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x291e300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x291dd90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28d5760;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x291eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291ea00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x291e960_0, 0;
    %assign/vec4 v0x291e8c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x291ec30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x291ecd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28c2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2922260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29226c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28c2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2922260_0;
    %inv;
    %store/vec4 v0x2922260_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28c2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x291eaa0_0, v0x2922830_0, v0x2922080_0, v0x2922120_0, v0x29221c0_0, v0x2922300_0, v0x2922580_0, v0x29224e0_0, v0x2922440_0, v0x29223a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28c2320;
T_9 ;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2922620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28c2320;
T_10 ;
    %wait E_0x28d5760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2922620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2922620_0, 4, 32;
    %load/vec4 v0x2922760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2922620_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2922620_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2922620_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2922580_0;
    %load/vec4 v0x2922580_0;
    %load/vec4 v0x29224e0_0;
    %xor;
    %load/vec4 v0x2922580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2922620_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2922620_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2922440_0;
    %load/vec4 v0x2922440_0;
    %load/vec4 v0x29223a0_0;
    %xor;
    %load/vec4 v0x2922440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2922620_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2922620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2922620_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter0/response0/top_module.sv";
