module SR_Latch_tb();
reg r, s;
wire q, qbar;
SR_Latch DUT(.S(s), .R(r), .Q(q), .Qbar(qbar));
	initial 
		begin
		#r = 0; s=0;
		#5 s=1;
		#5 s=0;
		#5 r=1;
		#5 r=0; s=1;
		#5 s=0; r=1;
		#5 r=0;
		#5 r=1; s=1;
		end

	initial begin 
		$dumpfile("dump.vcd"); //record waveform
		$dumpvars(1);		//display signals in testbench
		end
endmodule
