/**
 *  @file    reg_dthe.h
 *
 *  @brief
 *    This file gives register definitions of MSS_DTHE module.
 *
 *  This file is auto-generated on 11/2/2017.
 *
 */

 /*
 *   (C) Copyright 2016, Texas Instruments Incorporated. - TI web address www.ti.com
 *---------------------------------------------------------------------------------------
 *
 *  Redistribution and use in source and binary forms, with or without modification,
 *  are permitted provided that the following conditions are met:
 *
 *    Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 *  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 *  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  OWNER OR CONTRIBUTORS
 *  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 *  CONTRACT,  STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 *  POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef REG_DTHE_H
#define REG_DTHE_H

/****************************************************************************************
 * INCLUDE FILES
 ****************************************************************************************/
#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

/* Definition for field CONFIG in Register S_EIP_CONFIG */
#define S_EIP_CONFIG_CONFIG_BIT_START                       0U
#define S_EIP_CONFIG_CONFIG_BIT_END                         31U

/* Definition for field CIN in Register S_EIP57T_IMST */
#define S_EIP57T_IMST_CIN_BIT_START                         0U
#define S_EIP57T_IMST_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP57T_IMST */
#define S_EIP57T_IMST_COUT_BIT_START                        1U
#define S_EIP57T_IMST_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP57T_IMST */
#define S_EIP57T_IMST_DIN_BIT_START                         2U
#define S_EIP57T_IMST_DIN_BIT_END                           2U

/* Definition for field RES in Register S_EIP57T_IMST */
#define S_EIP57T_IMST_RES_BIT_START                         3U
#define S_EIP57T_IMST_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP57T_IRIS */
#define S_EIP57T_IRIS_CIN_BIT_START                         0U
#define S_EIP57T_IRIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP57T_IRIS */
#define S_EIP57T_IRIS_COUT_BIT_START                        1U
#define S_EIP57T_IRIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP57T_IRIS */
#define S_EIP57T_IRIS_DIN_BIT_START                         2U
#define S_EIP57T_IRIS_DIN_BIT_END                           2U

/* Definition for field RES in Register S_EIP57T_IRIS */
#define S_EIP57T_IRIS_RES_BIT_START                         3U
#define S_EIP57T_IRIS_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP57T_IMIS */
#define S_EIP57T_IMIS_CIN_BIT_START                         0U
#define S_EIP57T_IMIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP57T_IMIS */
#define S_EIP57T_IMIS_COUT_BIT_START                        1U
#define S_EIP57T_IMIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP57T_IMIS */
#define S_EIP57T_IMIS_DIN_BIT_START                         2U
#define S_EIP57T_IMIS_DIN_BIT_END                           2U

/* Definition for field RES in Register S_EIP57T_IMIS */
#define S_EIP57T_IMIS_RES_BIT_START                         3U
#define S_EIP57T_IMIS_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP57T_ICIS */
#define S_EIP57T_ICIS_CIN_BIT_START                         0U
#define S_EIP57T_ICIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP57T_ICIS */
#define S_EIP57T_ICIS_COUT_BIT_START                        1U
#define S_EIP57T_ICIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP57T_ICIS */
#define S_EIP57T_ICIS_DIN_BIT_START                         2U
#define S_EIP57T_ICIS_DIN_BIT_END                           2U

/* Definition for field RES in Register S_EIP57T_ICIS */
#define S_EIP57T_ICIS_RES_BIT_START                         3U
#define S_EIP57T_ICIS_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP36T_IMST */
#define S_EIP36T_IMST_CIN_BIT_START                         0U
#define S_EIP36T_IMST_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP36T_IMST */
#define S_EIP36T_IMST_COUT_BIT_START                        1U
#define S_EIP36T_IMST_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP36T_IMST */
#define S_EIP36T_IMST_DIN_BIT_START                         2U
#define S_EIP36T_IMST_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP36T_IMST */
#define S_EIP36T_IMST_DOUT_BIT_START                        3U
#define S_EIP36T_IMST_DOUT_BIT_END                          3U

/* Definition for field RES in Register S_EIP36T_IMST */
#define S_EIP36T_IMST_RES_BIT_START                         4U
#define S_EIP36T_IMST_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP36T_IRIS */
#define S_EIP36T_IRIS_CIN_BIT_START                         0U
#define S_EIP36T_IRIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP36T_IRIS */
#define S_EIP36T_IRIS_COUT_BIT_START                        1U
#define S_EIP36T_IRIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP36T_IRIS */
#define S_EIP36T_IRIS_DIN_BIT_START                         2U
#define S_EIP36T_IRIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP36T_IRIS */
#define S_EIP36T_IRIS_DOUT_BIT_START                        3U
#define S_EIP36T_IRIS_DOUT_BIT_END                          3U

/* Definition for field RES in Register S_EIP36T_IRIS */
#define S_EIP36T_IRIS_RES_BIT_START                         4U
#define S_EIP36T_IRIS_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP36T_IMIS */
#define S_EIP36T_IMIS_CIN_BIT_START                         0U
#define S_EIP36T_IMIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP36T_IMIS */
#define S_EIP36T_IMIS_COUT_BIT_START                        1U
#define S_EIP36T_IMIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP36T_IMIS */
#define S_EIP36T_IMIS_DIN_BIT_START                         2U
#define S_EIP36T_IMIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP36T_IMIS */
#define S_EIP36T_IMIS_DOUT_BIT_START                        3U
#define S_EIP36T_IMIS_DOUT_BIT_END                          3U

/* Definition for field RES in Register S_EIP36T_IMIS */
#define S_EIP36T_IMIS_RES_BIT_START                         4U
#define S_EIP36T_IMIS_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP36T_ICIS */
#define S_EIP36T_ICIS_CIN_BIT_START                         0U
#define S_EIP36T_ICIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register S_EIP36T_ICIS */
#define S_EIP36T_ICIS_COUT_BIT_START                        1U
#define S_EIP36T_ICIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register S_EIP36T_ICIS */
#define S_EIP36T_ICIS_DIN_BIT_START                         2U
#define S_EIP36T_ICIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP36T_ICIS */
#define S_EIP36T_ICIS_DOUT_BIT_START                        3U
#define S_EIP36T_ICIS_DOUT_BIT_END                          3U

/* Definition for field RES in Register S_EIP36T_ICIS */
#define S_EIP36T_ICIS_RES_BIT_START                         4U
#define S_EIP36T_ICIS_RES_BIT_END                           31U

/* Definition for field CIN in Register S_EIP16T_IMST */
#define S_EIP16T_IMST_CIN_BIT_START                         0U
#define S_EIP16T_IMST_CIN_BIT_END                           0U

/* Definition for field RES1 in Register S_EIP16T_IMST */
#define S_EIP16T_IMST_RES1_BIT_START                        1U
#define S_EIP16T_IMST_RES1_BIT_END                          1U

/* Definition for field DIN in Register S_EIP16T_IMST */
#define S_EIP16T_IMST_DIN_BIT_START                         2U
#define S_EIP16T_IMST_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP16T_IMST */
#define S_EIP16T_IMST_DOUT_BIT_START                        3U
#define S_EIP16T_IMST_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register S_EIP16T_IMST */
#define S_EIP16T_IMST_RES2_BIT_START                        4U
#define S_EIP16T_IMST_RES2_BIT_END                          31U

/* Definition for field CIN in Register S_EIP16T_IRIS */
#define S_EIP16T_IRIS_CIN_BIT_START                         0U
#define S_EIP16T_IRIS_CIN_BIT_END                           0U

/* Definition for field RES1 in Register S_EIP16T_IRIS */
#define S_EIP16T_IRIS_RES1_BIT_START                        1U
#define S_EIP16T_IRIS_RES1_BIT_END                          1U

/* Definition for field DIN in Register S_EIP16T_IRIS */
#define S_EIP16T_IRIS_DIN_BIT_START                         2U
#define S_EIP16T_IRIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP16T_IRIS */
#define S_EIP16T_IRIS_DOUT_BIT_START                        3U
#define S_EIP16T_IRIS_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register S_EIP16T_IRIS */
#define S_EIP16T_IRIS_RES2_BIT_START                        4U
#define S_EIP16T_IRIS_RES2_BIT_END                          31U

/* Definition for field CIN in Register S_EIP16T_IMIS */
#define S_EIP16T_IMIS_CIN_BIT_START                         0U
#define S_EIP16T_IMIS_CIN_BIT_END                           0U

/* Definition for field RES1 in Register S_EIP16T_IMIS */
#define S_EIP16T_IMIS_RES1_BIT_START                        1U
#define S_EIP16T_IMIS_RES1_BIT_END                          1U

/* Definition for field DIN in Register S_EIP16T_IMIS */
#define S_EIP16T_IMIS_DIN_BIT_START                         2U
#define S_EIP16T_IMIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP16T_IMIS */
#define S_EIP16T_IMIS_DOUT_BIT_START                        3U
#define S_EIP16T_IMIS_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register S_EIP16T_IMIS */
#define S_EIP16T_IMIS_RES2_BIT_START                        4U
#define S_EIP16T_IMIS_RES2_BIT_END                          31U

/* Definition for field CIN in Register S_EIP16T_ICIS */
#define S_EIP16T_ICIS_CIN_BIT_START                         0U
#define S_EIP16T_ICIS_CIN_BIT_END                           0U

/* Definition for field RES1 in Register S_EIP16T_ICIS */
#define S_EIP16T_ICIS_RES1_BIT_START                        1U
#define S_EIP16T_ICIS_RES1_BIT_END                          1U

/* Definition for field DIN in Register S_EIP16T_ICIS */
#define S_EIP16T_ICIS_DIN_BIT_START                         2U
#define S_EIP16T_ICIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register S_EIP16T_ICIS */
#define S_EIP16T_ICIS_DOUT_BIT_START                        3U
#define S_EIP16T_ICIS_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register S_EIP16T_ICIS */
#define S_EIP16T_ICIS_RES2_BIT_START                        4U
#define S_EIP16T_ICIS_RES2_BIT_END                          31U

/* Definition for field EIP57_CFG in Register S_EIP_CGCFG */
#define S_EIP_CGCFG_EIP57_CFG_BIT_START                     0U
#define S_EIP_CGCFG_EIP57_CFG_BIT_END                       0U

/* Definition for field EIP36_CFG in Register S_EIP_CGCFG */
#define S_EIP_CGCFG_EIP36_CFG_BIT_START                     1U
#define S_EIP_CGCFG_EIP36_CFG_BIT_END                       1U

/* Definition for field EIP16_CFG in Register S_EIP_CGCFG */
#define S_EIP_CGCFG_EIP16_CFG_BIT_START                     2U
#define S_EIP_CGCFG_EIP16_CFG_BIT_END                       2U

/* Definition for field EIP75_CFG in Register S_EIP_CGCFG */
#define S_EIP_CGCFG_EIP75_CFG_BIT_START                     3U
#define S_EIP_CGCFG_EIP75_CFG_BIT_END                       3U

/* Definition for field EIP29_CFG in Register S_EIP_CGCFG */
#define S_EIP_CGCFG_EIP29_CFG_BIT_START                     4U
#define S_EIP_CGCFG_EIP29_CFG_BIT_END                       4U

/* Definition for field RES in Register S_EIP_CGCFG */
#define S_EIP_CGCFG_RES_BIT_START                           5U
#define S_EIP_CGCFG_RES_BIT_END                             31U

/* Definition for field EIP57_REQ in Register S_EIP_CGREQ */
#define S_EIP_CGREQ_EIP57_REQ_BIT_START                     0U
#define S_EIP_CGREQ_EIP57_REQ_BIT_END                       0U

/* Definition for field EIP36_REQ in Register S_EIP_CGREQ */
#define S_EIP_CGREQ_EIP36_REQ_BIT_START                     1U
#define S_EIP_CGREQ_EIP36_REQ_BIT_END                       1U

/* Definition for field EIP16_REQ in Register S_EIP_CGREQ */
#define S_EIP_CGREQ_EIP16_REQ_BIT_START                     2U
#define S_EIP_CGREQ_EIP16_REQ_BIT_END                       2U

/* Definition for field EIP75_REQ in Register S_EIP_CGREQ */
#define S_EIP_CGREQ_EIP75_REQ_BIT_START                     3U
#define S_EIP_CGREQ_EIP75_REQ_BIT_END                       3U

/* Definition for field EIP29_REQ in Register S_EIP_CGREQ */
#define S_EIP_CGREQ_EIP29_REQ_BIT_START                     4U
#define S_EIP_CGREQ_EIP29_REQ_BIT_END                       4U

/* Definition for field RES in Register S_EIP_CGREQ */
#define S_EIP_CGREQ_RES_BIT_START                           5U
#define S_EIP_CGREQ_RES_BIT_END                             27U

/* Definition for field KEY in Register S_EIP_CGREQ */
#define S_EIP_CGREQ_KEY_BIT_START                           28U
#define S_EIP_CGREQ_KEY_BIT_END                             31U

/* Definition for field TYPE in Register S_CRC_CTRL */
#define S_CRC_CTRL_TYPE_BIT_START                           0U
#define S_CRC_CTRL_TYPE_BIT_END                             3U

/* Definition for field ENDIAN in Register S_CRC_CTRL */
#define S_CRC_CTRL_ENDIAN_BIT_START                         4U
#define S_CRC_CTRL_ENDIAN_BIT_END                           5U

/* Definition for field RES1 in Register S_CRC_CTRL */
#define S_CRC_CTRL_RES1_BIT_START                           6U
#define S_CRC_CTRL_RES1_BIT_END                             6U

/* Definition for field IBR in Register S_CRC_CTRL */
#define S_CRC_CTRL_IBR_BIT_START                            7U
#define S_CRC_CTRL_IBR_BIT_END                              7U

/* Definition for field OBR in Register S_CRC_CTRL */
#define S_CRC_CTRL_OBR_BIT_START                            8U
#define S_CRC_CTRL_OBR_BIT_END                              8U

/* Definition for field OINV in Register S_CRC_CTRL */
#define S_CRC_CTRL_OINV_BIT_START                           9U
#define S_CRC_CTRL_OINV_BIT_END                             9U

/* Definition for field RES2 in Register S_CRC_CTRL */
#define S_CRC_CTRL_RES2_BIT_START                           10U
#define S_CRC_CTRL_RES2_BIT_END                             11U

/* Definition for field BYTE in Register S_CRC_CTRL */
#define S_CRC_CTRL_BYTE_BIT_START                           12U
#define S_CRC_CTRL_BYTE_BIT_END                             12U

/* Definition for field INIT in Register S_CRC_CTRL */
#define S_CRC_CTRL_INIT_BIT_START                           13U
#define S_CRC_CTRL_INIT_BIT_END                             14U

/* Definition for field FLASH_ACC2CRC in Register S_CRC_CTRL */
#define S_CRC_CTRL_FLASH_ACC2CRC_BIT_START                  15U
#define S_CRC_CTRL_FLASH_ACC2CRC_BIT_END                    15U

/* Definition for field RES3 in Register S_CRC_CTRL */
#define S_CRC_CTRL_RES3_BIT_START                           16U
#define S_CRC_CTRL_RES3_BIT_END                             31U

/* Definition for field SEED in Register S_CRC_SEED */
#define S_CRC_SEED_SEED_BIT_START                           0U
#define S_CRC_SEED_SEED_BIT_END                             31U

/* Definition for field DATA_IN in Register S_CRC_DIN */
#define S_CRC_DIN_DATA_IN_BIT_START                         0U
#define S_CRC_DIN_DATA_IN_BIT_END                           31U

/* Definition for field RSLT_PP in Register S_CRC_RSLT_PP */
#define S_CRC_RSLT_PP_RSLT_PP_BIT_START                     0U
#define S_CRC_RSLT_PP_RSLT_PP_BIT_END                       31U

/* Definition for field CIN in Register P_EIP57T_IMST */
#define P_EIP57T_IMST_CIN_BIT_START                         0U
#define P_EIP57T_IMST_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP57T_IMST */
#define P_EIP57T_IMST_COUT_BIT_START                        1U
#define P_EIP57T_IMST_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP57T_IMST */
#define P_EIP57T_IMST_DIN_BIT_START                         2U
#define P_EIP57T_IMST_DIN_BIT_END                           2U

/* Definition for field RES in Register P_EIP57T_IMST */
#define P_EIP57T_IMST_RES_BIT_START                         3U
#define P_EIP57T_IMST_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP57T_IRIS */
#define P_EIP57T_IRIS_CIN_BIT_START                         0U
#define P_EIP57T_IRIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP57T_IRIS */
#define P_EIP57T_IRIS_COUT_BIT_START                        1U
#define P_EIP57T_IRIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP57T_IRIS */
#define P_EIP57T_IRIS_DIN_BIT_START                         2U
#define P_EIP57T_IRIS_DIN_BIT_END                           2U

/* Definition for field RES in Register P_EIP57T_IRIS */
#define P_EIP57T_IRIS_RES_BIT_START                         3U
#define P_EIP57T_IRIS_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP57T_IMIS */
#define P_EIP57T_IMIS_CIN_BIT_START                         0U
#define P_EIP57T_IMIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP57T_IMIS */
#define P_EIP57T_IMIS_COUT_BIT_START                        1U
#define P_EIP57T_IMIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP57T_IMIS */
#define P_EIP57T_IMIS_DIN_BIT_START                         2U
#define P_EIP57T_IMIS_DIN_BIT_END                           2U

/* Definition for field RES in Register P_EIP57T_IMIS */
#define P_EIP57T_IMIS_RES_BIT_START                         3U
#define P_EIP57T_IMIS_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP57T_ICIS */
#define P_EIP57T_ICIS_CIN_BIT_START                         0U
#define P_EIP57T_ICIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP57T_ICIS */
#define P_EIP57T_ICIS_COUT_BIT_START                        1U
#define P_EIP57T_ICIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP57T_ICIS */
#define P_EIP57T_ICIS_DIN_BIT_START                         2U
#define P_EIP57T_ICIS_DIN_BIT_END                           2U

/* Definition for field RES in Register P_EIP57T_ICIS */
#define P_EIP57T_ICIS_RES_BIT_START                         3U
#define P_EIP57T_ICIS_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP36T_IMST */
#define P_EIP36T_IMST_CIN_BIT_START                         0U
#define P_EIP36T_IMST_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP36T_IMST */
#define P_EIP36T_IMST_COUT_BIT_START                        1U
#define P_EIP36T_IMST_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP36T_IMST */
#define P_EIP36T_IMST_DIN_BIT_START                         2U
#define P_EIP36T_IMST_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP36T_IMST */
#define P_EIP36T_IMST_DOUT_BIT_START                        3U
#define P_EIP36T_IMST_DOUT_BIT_END                          3U

/* Definition for field RES in Register P_EIP36T_IMST */
#define P_EIP36T_IMST_RES_BIT_START                         4U
#define P_EIP36T_IMST_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP36T_IRIS */
#define P_EIP36T_IRIS_CIN_BIT_START                         0U
#define P_EIP36T_IRIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP36T_IRIS */
#define P_EIP36T_IRIS_COUT_BIT_START                        1U
#define P_EIP36T_IRIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP36T_IRIS */
#define P_EIP36T_IRIS_DIN_BIT_START                         2U
#define P_EIP36T_IRIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP36T_IRIS */
#define P_EIP36T_IRIS_DOUT_BIT_START                        3U
#define P_EIP36T_IRIS_DOUT_BIT_END                          3U

/* Definition for field RES in Register P_EIP36T_IRIS */
#define P_EIP36T_IRIS_RES_BIT_START                         4U
#define P_EIP36T_IRIS_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP36T_IMIS */
#define P_EIP36T_IMIS_CIN_BIT_START                         0U
#define P_EIP36T_IMIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP36T_IMIS */
#define P_EIP36T_IMIS_COUT_BIT_START                        1U
#define P_EIP36T_IMIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP36T_IMIS */
#define P_EIP36T_IMIS_DIN_BIT_START                         2U
#define P_EIP36T_IMIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP36T_IMIS */
#define P_EIP36T_IMIS_DOUT_BIT_START                        3U
#define P_EIP36T_IMIS_DOUT_BIT_END                          3U

/* Definition for field RES in Register P_EIP36T_IMIS */
#define P_EIP36T_IMIS_RES_BIT_START                         4U
#define P_EIP36T_IMIS_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP36T_ICIS */
#define P_EIP36T_ICIS_CIN_BIT_START                         0U
#define P_EIP36T_ICIS_CIN_BIT_END                           0U

/* Definition for field COUT in Register P_EIP36T_ICIS */
#define P_EIP36T_ICIS_COUT_BIT_START                        1U
#define P_EIP36T_ICIS_COUT_BIT_END                          1U

/* Definition for field DIN in Register P_EIP36T_ICIS */
#define P_EIP36T_ICIS_DIN_BIT_START                         2U
#define P_EIP36T_ICIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP36T_ICIS */
#define P_EIP36T_ICIS_DOUT_BIT_START                        3U
#define P_EIP36T_ICIS_DOUT_BIT_END                          3U

/* Definition for field RES in Register P_EIP36T_ICIS */
#define P_EIP36T_ICIS_RES_BIT_START                         4U
#define P_EIP36T_ICIS_RES_BIT_END                           31U

/* Definition for field CIN in Register P_EIP16T_IMST */
#define P_EIP16T_IMST_CIN_BIT_START                         0U
#define P_EIP16T_IMST_CIN_BIT_END                           0U

/* Definition for field RES1 in Register P_EIP16T_IMST */
#define P_EIP16T_IMST_RES1_BIT_START                        1U
#define P_EIP16T_IMST_RES1_BIT_END                          1U

/* Definition for field DIN in Register P_EIP16T_IMST */
#define P_EIP16T_IMST_DIN_BIT_START                         2U
#define P_EIP16T_IMST_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP16T_IMST */
#define P_EIP16T_IMST_DOUT_BIT_START                        3U
#define P_EIP16T_IMST_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register P_EIP16T_IMST */
#define P_EIP16T_IMST_RES2_BIT_START                        4U
#define P_EIP16T_IMST_RES2_BIT_END                          31U

/* Definition for field CIN in Register P_EIP16T_IRIS */
#define P_EIP16T_IRIS_CIN_BIT_START                         0U
#define P_EIP16T_IRIS_CIN_BIT_END                           0U

/* Definition for field RES1 in Register P_EIP16T_IRIS */
#define P_EIP16T_IRIS_RES1_BIT_START                        1U
#define P_EIP16T_IRIS_RES1_BIT_END                          1U

/* Definition for field DIN in Register P_EIP16T_IRIS */
#define P_EIP16T_IRIS_DIN_BIT_START                         2U
#define P_EIP16T_IRIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP16T_IRIS */
#define P_EIP16T_IRIS_DOUT_BIT_START                        3U
#define P_EIP16T_IRIS_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register P_EIP16T_IRIS */
#define P_EIP16T_IRIS_RES2_BIT_START                        4U
#define P_EIP16T_IRIS_RES2_BIT_END                          31U

/* Definition for field CIN in Register P_EIP16T_IMIS */
#define P_EIP16T_IMIS_CIN_BIT_START                         0U
#define P_EIP16T_IMIS_CIN_BIT_END                           0U

/* Definition for field RES1 in Register P_EIP16T_IMIS */
#define P_EIP16T_IMIS_RES1_BIT_START                        1U
#define P_EIP16T_IMIS_RES1_BIT_END                          1U

/* Definition for field DIN in Register P_EIP16T_IMIS */
#define P_EIP16T_IMIS_DIN_BIT_START                         2U
#define P_EIP16T_IMIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP16T_IMIS */
#define P_EIP16T_IMIS_DOUT_BIT_START                        3U
#define P_EIP16T_IMIS_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register P_EIP16T_IMIS */
#define P_EIP16T_IMIS_RES2_BIT_START                        4U
#define P_EIP16T_IMIS_RES2_BIT_END                          31U

/* Definition for field CIN in Register P_EIP16T_ICIS */
#define P_EIP16T_ICIS_CIN_BIT_START                         0U
#define P_EIP16T_ICIS_CIN_BIT_END                           0U

/* Definition for field RES1 in Register P_EIP16T_ICIS */
#define P_EIP16T_ICIS_RES1_BIT_START                        1U
#define P_EIP16T_ICIS_RES1_BIT_END                          1U

/* Definition for field DIN in Register P_EIP16T_ICIS */
#define P_EIP16T_ICIS_DIN_BIT_START                         2U
#define P_EIP16T_ICIS_DIN_BIT_END                           2U

/* Definition for field DOUT in Register P_EIP16T_ICIS */
#define P_EIP16T_ICIS_DOUT_BIT_START                        3U
#define P_EIP16T_ICIS_DOUT_BIT_END                          3U

/* Definition for field RES2 in Register P_EIP16T_ICIS */
#define P_EIP16T_ICIS_RES2_BIT_START                        4U
#define P_EIP16T_ICIS_RES2_BIT_END                          31U

/* Definition for field EIP57_CFG in Register P_EIP_CGCFG */
#define P_EIP_CGCFG_EIP57_CFG_BIT_START                     0U
#define P_EIP_CGCFG_EIP57_CFG_BIT_END                       0U

/* Definition for field EIP36_CFG in Register P_EIP_CGCFG */
#define P_EIP_CGCFG_EIP36_CFG_BIT_START                     1U
#define P_EIP_CGCFG_EIP36_CFG_BIT_END                       1U

/* Definition for field EIP16_CFG in Register P_EIP_CGCFG */
#define P_EIP_CGCFG_EIP16_CFG_BIT_START                     2U
#define P_EIP_CGCFG_EIP16_CFG_BIT_END                       2U

/* Definition for field EIP75_CFG in Register P_EIP_CGCFG */
#define P_EIP_CGCFG_EIP75_CFG_BIT_START                     3U
#define P_EIP_CGCFG_EIP75_CFG_BIT_END                       3U

/* Definition for field EIP29_CFG in Register P_EIP_CGCFG */
#define P_EIP_CGCFG_EIP29_CFG_BIT_START                     4U
#define P_EIP_CGCFG_EIP29_CFG_BIT_END                       4U

/* Definition for field RES in Register P_EIP_CGCFG */
#define P_EIP_CGCFG_RES_BIT_START                           5U
#define P_EIP_CGCFG_RES_BIT_END                             31U

/* Definition for field EIP57_REQ in Register P_EIP_CGREQ */
#define P_EIP_CGREQ_EIP57_REQ_BIT_START                     0U
#define P_EIP_CGREQ_EIP57_REQ_BIT_END                       0U

/* Definition for field EIP36_REQ in Register P_EIP_CGREQ */
#define P_EIP_CGREQ_EIP36_REQ_BIT_START                     1U
#define P_EIP_CGREQ_EIP36_REQ_BIT_END                       1U

/* Definition for field EIP16_REQ in Register P_EIP_CGREQ */
#define P_EIP_CGREQ_EIP16_REQ_BIT_START                     2U
#define P_EIP_CGREQ_EIP16_REQ_BIT_END                       2U

/* Definition for field EIP75_REQ in Register P_EIP_CGREQ */
#define P_EIP_CGREQ_EIP75_REQ_BIT_START                     3U
#define P_EIP_CGREQ_EIP75_REQ_BIT_END                       3U

/* Definition for field EIP29_REQ in Register P_EIP_CGREQ */
#define P_EIP_CGREQ_EIP29_REQ_BIT_START                     4U
#define P_EIP_CGREQ_EIP29_REQ_BIT_END                       4U

/* Definition for field RES in Register P_EIP_CGREQ */
#define P_EIP_CGREQ_RES_BIT_START                           5U
#define P_EIP_CGREQ_RES_BIT_END                             27U

/* Definition for field KEY in Register P_EIP_CGREQ */
#define P_EIP_CGREQ_KEY_BIT_START                           28U
#define P_EIP_CGREQ_KEY_BIT_END                             31U

/* Definition for field TYPE in Register P_CRC_CTRL */
#define P_CRC_CTRL_TYPE_BIT_START                           0U
#define P_CRC_CTRL_TYPE_BIT_END                             3U

/* Definition for field ENDIAN in Register P_CRC_CTRL */
#define P_CRC_CTRL_ENDIAN_BIT_START                         4U
#define P_CRC_CTRL_ENDIAN_BIT_END                           5U

/* Definition for field RES1 in Register P_CRC_CTRL */
#define P_CRC_CTRL_RES1_BIT_START                           6U
#define P_CRC_CTRL_RES1_BIT_END                             6U

/* Definition for field IBR in Register P_CRC_CTRL */
#define P_CRC_CTRL_IBR_BIT_START                            7U
#define P_CRC_CTRL_IBR_BIT_END                              7U

/* Definition for field OBR in Register P_CRC_CTRL */
#define P_CRC_CTRL_OBR_BIT_START                            8U
#define P_CRC_CTRL_OBR_BIT_END                              8U

/* Definition for field OINV in Register P_CRC_CTRL */
#define P_CRC_CTRL_OINV_BIT_START                           9U
#define P_CRC_CTRL_OINV_BIT_END                             9U

/* Definition for field RES2 in Register P_CRC_CTRL */
#define P_CRC_CTRL_RES2_BIT_START                           10U
#define P_CRC_CTRL_RES2_BIT_END                             11U

/* Definition for field BYTE in Register P_CRC_CTRL */
#define P_CRC_CTRL_BYTE_BIT_START                           12U
#define P_CRC_CTRL_BYTE_BIT_END                             12U

/* Definition for field INIT in Register P_CRC_CTRL */
#define P_CRC_CTRL_INIT_BIT_START                           13U
#define P_CRC_CTRL_INIT_BIT_END                             14U

/* Definition for field FLASH_ACC2CRC in Register P_CRC_CTRL */
#define P_CRC_CTRL_FLASH_ACC2CRC_BIT_START                  15U
#define P_CRC_CTRL_FLASH_ACC2CRC_BIT_END                    15U

/* Definition for field RES3 in Register P_CRC_CTRL */
#define P_CRC_CTRL_RES3_BIT_START                           16U
#define P_CRC_CTRL_RES3_BIT_END                             31U

/* Definition for field SEED in Register P_CRC_SEED */
#define P_CRC_SEED_SEED_BIT_START                           0U
#define P_CRC_SEED_SEED_BIT_END                             31U

/* Definition for field DATA_IN in Register P_CRC_DIN */
#define P_CRC_DIN_DATA_IN_BIT_START                         0U
#define P_CRC_DIN_DATA_IN_BIT_END                           31U

/* Definition for field RSLT_PP in Register P_CRC_RSLT_PP */
#define P_CRC_RSLT_PP_RSLT_PP_BIT_START                     0U
#define P_CRC_RSLT_PP_RSLT_PP_BIT_END                       31U

/* Definition for field KEY31_0 in Register P_RAND_KEY0 */
#define P_RAND_KEY0_KEY31_0_BIT_START                       0U
#define P_RAND_KEY0_KEY31_0_BIT_END                         31U

/* Definition for field KEY63_32 in Register P_RAND_KEY1 */
#define P_RAND_KEY1_KEY63_32_BIT_START                      0U
#define P_RAND_KEY1_KEY63_32_BIT_END                        31U

/* Definition for field KEY95_64 in Register P_RAND_KEY2 */
#define P_RAND_KEY2_KEY95_64_BIT_START                      0U
#define P_RAND_KEY2_KEY95_64_BIT_END                        31U

/* Definition for field KEY127_96 in Register P_RAND_KEY3 */
#define P_RAND_KEY3_KEY127_96_BIT_START                     0U
#define P_RAND_KEY3_KEY127_96_BIT_END                       31U



/**
 * @struct DTHERegs_t
 * @brief
 *   Module MSS_DTHE Register Definition
 * @details
 *   This structure is used to access the MSS_DTHE module registers.
 */
/**
 * @typedef DTHERegs
 * @brief
 *   Module MSS_DTHE Register Frame type Definition
 * @details
 *   This type is used to access the MSS_DTHE module registers.
 */
typedef volatile struct DTHERegs_t
{
    uint32_t    S_EIP_CONFIG                       ;        /* Offset = 0x000 */
    uint32_t    RESTRICTED1[3]                     ;        /* Offset = 0x004 */
    uint32_t    S_EIP57T_IMST                      ;        /* Offset = 0x010 */
    uint32_t    S_EIP57T_IRIS                      ;        /* Offset = 0x014 */
    uint32_t    S_EIP57T_IMIS                      ;        /* Offset = 0x018 */
    uint32_t    S_EIP57T_ICIS                      ;        /* Offset = 0x01C */
    uint32_t    S_EIP36T_IMST                      ;        /* Offset = 0x020 */
    uint32_t    S_EIP36T_IRIS                      ;        /* Offset = 0x024 */
    uint32_t    S_EIP36T_IMIS                      ;        /* Offset = 0x028 */
    uint32_t    S_EIP36T_ICIS                      ;        /* Offset = 0x02C */
    uint32_t    S_EIP16T_IMST                      ;        /* Offset = 0x030 */
    uint32_t    S_EIP16T_IRIS                      ;        /* Offset = 0x034 */
    uint32_t    S_EIP16T_IMIS                      ;        /* Offset = 0x038 */
    uint32_t    S_EIP16T_ICIS                      ;        /* Offset = 0x03C */
    uint32_t    RESTRICTED2[112]                   ;        /* Offset = 0x040 */
    uint32_t    S_EIP_CGCFG                        ;        /* Offset = 0x200 */
    uint32_t    S_EIP_CGREQ                        ;        /* Offset = 0x204 */
    uint32_t    RESTRICTED3[126]                   ;        /* Offset = 0x208 */
    uint32_t    S_CRC_CTRL                         ;        /* Offset = 0x400 */
    uint32_t    RESTRICTED4[3]                     ;        /* Offset = 0x404 */
    uint32_t    S_CRC_SEED                         ;        /* Offset = 0x410 */
    uint32_t    S_CRC_DIN                          ;        /* Offset = 0x414 */
    uint32_t    S_CRC_RSLT_PP                      ;        /* Offset = 0x418 */
    uint32_t    RESTRICTED5[253]                   ;        /* Offset = 0x41C */
    uint32_t    P_EIP57T_IMST                      ;        /* Offset = 0x810 */
    uint32_t    P_EIP57T_IRIS                      ;        /* Offset = 0x814 */
    uint32_t    P_EIP57T_IMIS                      ;        /* Offset = 0x818 */
    uint32_t    P_EIP57T_ICIS                      ;        /* Offset = 0x81C */
    uint32_t    P_EIP36T_IMST                      ;        /* Offset = 0x820 */
    uint32_t    P_EIP36T_IRIS                      ;        /* Offset = 0x824 */
    uint32_t    P_EIP36T_IMIS                      ;        /* Offset = 0x828 */
    uint32_t    P_EIP36T_ICIS                      ;        /* Offset = 0x82C */
    uint32_t    P_EIP16T_IMST                      ;        /* Offset = 0x830 */
    uint32_t    P_EIP16T_IRIS                      ;        /* Offset = 0x834 */
    uint32_t    P_EIP16T_IMIS                      ;        /* Offset = 0x838 */
    uint32_t    P_EIP16T_ICIS                      ;        /* Offset = 0x83C */
    uint32_t    RESTRICTED6[112]                   ;        /* Offset = 0x840 */
    uint32_t    P_EIP_CGCFG                        ;        /* Offset = 0xA00 */
    uint32_t    P_EIP_CGREQ                        ;        /* Offset = 0xA04 */
    uint32_t    RESTRICTED7[126]                   ;        /* Offset = 0xA08 */
    uint32_t    P_CRC_CTRL                         ;        /* Offset = 0xC00 */
    uint32_t    RESTRICTED8[3]                     ;        /* Offset = 0xC04 */
    uint32_t    P_CRC_SEED                         ;        /* Offset = 0xC10 */
    uint32_t    P_CRC_DIN                          ;        /* Offset = 0xC14 */
    uint32_t    P_CRC_RSLT_PP                      ;        /* Offset = 0xC18 */
    uint32_t    RESTRICTED9[185]                   ;        /* Offset = 0xC1C */
    uint32_t    P_RAND_KEY0                        ;        /* Offset = 0xF00 */
    uint32_t    P_RAND_KEY1                        ;        /* Offset = 0xF04 */
    uint32_t    P_RAND_KEY2                        ;        /* Offset = 0xF08 */
    uint32_t    P_RAND_KEY3                        ;        /* Offset = 0xF0C */
} DTHERegs;

#ifdef __cplusplus
}
#endif

#endif /* REG_DTHE_H */
/* END OF REG_DTHE_H */

