#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec 23 21:51:08 2017
# Process ID: 1792
# Current directory: C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.runs/synth_1
# Command line: vivado.exe -log Traffic_lights_ce.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Traffic_lights_ce.tcl
# Log file: C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.runs/synth_1/Traffic_lights_ce.vds
# Journal file: C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Traffic_lights_ce.tcl -notrace
Command: synth_design -top Traffic_lights_ce -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 346.898 ; gain = 77.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Traffic_lights_ce' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/Traffic_lights_ce.v:23]
	Parameter DVSR bound to: 99999999 - type: integer 
INFO: [Synth 8-638] synthesizing module 'countdown_double' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/countdown_double.v:23]
	Parameter DVSR bound to: 99999999 - type: integer 
	Parameter dh_min bound to: 0 - type: integer 
	Parameter dl_min bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element delay_reg_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/countdown_double.v:88]
INFO: [Synth 8-256] done synthesizing module 'countdown_double' (1#1) [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/countdown_double.v:23]
INFO: [Synth 8-638] synthesizing module 'fsm_lights' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/fsm_lights.v:23]
	Parameter red bound to: 3'b100 
	Parameter yellow bound to: 3'b010 
	Parameter green bound to: 3'b001 
	Parameter time_red_2 bound to: 8'b00110101 
	Parameter time_yellow_2 bound to: 8'b00000101 
	Parameter time_green_2 bound to: 8'b01000101 
	Parameter time_red_1 bound to: 8'b01010000 
	Parameter time_yellow_1 bound to: 8'b00000101 
	Parameter time_green_1 bound to: 8'b00110000 
	Parameter time_emergency bound to: 8'b10001000 
INFO: [Synth 8-256] done synthesizing module 'fsm_lights' (2#1) [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/fsm_lights.v:23]
INFO: [Synth 8-638] synthesizing module 'scan_led_hex_disp' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/scan_led_hex_display.v:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/scan_led_hex_display.v:72]
INFO: [Synth 8-256] done synthesizing module 'scan_led_hex_disp' (3#1) [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/scan_led_hex_display.v:23]
INFO: [Synth 8-638] synthesizing module 'edge_trigger' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/edge_trigger.v:23]
INFO: [Synth 8-256] done synthesizing module 'edge_trigger' (4#1) [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/edge_trigger.v:23]
INFO: [Synth 8-638] synthesizing module 'blink' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/blink.v:23]
	Parameter DVSR bound to: 99999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blink' (5#1) [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/blink.v:23]
INFO: [Synth 8-638] synthesizing module 'emergency' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/emergency.v:23]
	Parameter time_emergency bound to: 4'b1000 
	Parameter lights_emergency bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'emergency' (6#1) [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/emergency.v:23]
INFO: [Synth 8-256] done synthesizing module 'Traffic_lights_ce' (7#1) [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/Traffic_lights_ce.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 386.223 ; gain = 117.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 386.223 ; gain = 117.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/constrs_1/new/Traffic_lights_ce.xdc]
Finished Parsing XDC File [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/constrs_1/new/Traffic_lights_ce.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/constrs_1/new/Traffic_lights_ce.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Traffic_lights_ce_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Traffic_lights_ce_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 679.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ms_reg_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/countdown_double.v:45]
WARNING: [Synth 8-6014] Unused sequential element regN_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/scan_led_hex_display.v:36]
INFO: [Synth 8-5545] ROM "blink_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ms_reg_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/blink.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'blink_next_reg' [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/blink.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module countdown_double 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fsm_lights 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module scan_led_hex_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module edge_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module blink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module emergency 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U_blink_1/blink_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_blink_2/blink_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element U_countdown_double_2/ms_reg_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/countdown_double.v:45]
WARNING: [Synth 8-6014] Unused sequential element U_countdown_double_1/ms_reg_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/countdown_double.v:45]
WARNING: [Synth 8-6014] Unused sequential element U_scan_led_hex_disp/regN_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/scan_led_hex_display.v:36]
WARNING: [Synth 8-6014] Unused sequential element U_blink_1/ms_reg_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/blink.v:37]
WARNING: [Synth 8-6014] Unused sequential element U_blink_2/ms_reg_reg was removed.  [C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/blink.v:37]
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_1_reg[0]' (FDRE) to 'U_fsm_lights/time_reg_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_2_reg[0]' (FDSE) to 'U_fsm_lights/time_reg_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_2_reg[4]' (FDRE) to 'U_fsm_lights/time_reg_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_1_reg[1]' (FDRE) to 'U_fsm_lights/time_reg_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_2_reg[1]' (FDRE) to 'U_fsm_lights/time_reg_2_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_fsm_lights/time_reg_2_reg[2] )
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_1_reg[3]' (FDRE) to 'U_fsm_lights/time_reg_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_1_reg[7]' (FDRE) to 'U_fsm_lights/time_reg_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_2_reg[3]' (FDRE) to 'U_fsm_lights/time_reg_2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_fsm_lights/time_reg_2_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U_fsm_lights/time_reg_2_reg[2]) is unused and will be removed from module Traffic_lights_ce.
WARNING: [Synth 8-3332] Sequential element (U_fsm_lights/time_reg_2_reg[7]) is unused and will be removed from module Traffic_lights_ce.
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_2_reg[5]' (FDRE) to 'U_fsm_lights/lights_reg_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_2_reg[6]' (FDSE) to 'U_fsm_lights/lights_reg_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/lights_reg_1_reg[1]' (FDRE) to 'U_fsm_lights/time_reg_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_1_reg[5]' (FDRE) to 'U_fsm_lights/lights_reg_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_fsm_lights/time_reg_1_reg[6]' (FDSE) to 'U_fsm_lights/lights_reg_1_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U_countdown_double_2/dh_reg_reg[3]) is unused and will be removed from module Traffic_lights_ce.
WARNING: [Synth 8-3332] Sequential element (U_countdown_double_1/dh_reg_reg[3]) is unused and will be removed from module Traffic_lights_ce.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |   140|
|4     |LUT2   |    13|
|5     |LUT3   |    11|
|6     |LUT4   |    26|
|7     |LUT5   |    37|
|8     |LUT6   |    27|
|9     |FDCE   |    20|
|10    |FDRE   |   140|
|11    |FDSE   |     3|
|12    |LDC    |     2|
|13    |IBUF   |     4|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------+------+
|      |Instance                          |Module             |Cells |
+------+----------------------------------+-------------------+------+
|1     |top                               |                   |   479|
|2     |  U_blink_1                       |blink              |    80|
|3     |  U_blink_2                       |blink_0            |    80|
|4     |  U_countdown_double_1            |countdown_double   |   112|
|5     |  U_countdown_double_2            |countdown_double_1 |   104|
|6     |  U_edge_trigger_counter1_change1 |edge_trigger       |     1|
|7     |  U_edge_trigger_counter1_change2 |edge_trigger_2     |     1|
|8     |  U_fsm_lights                    |fsm_lights         |    23|
|9     |  U_scan_led_hex_disp             |scan_led_hex_disp  |    55|
+------+----------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 679.914 ; gain = 117.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 679.914 ; gain = 410.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

44 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 679.914 ; gain = 418.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.runs/synth_1/Traffic_lights_ce.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 679.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 21:51:43 2017...
