
---------- Begin Simulation Statistics ----------
final_tick                               134141980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682904                       # Number of bytes of host memory used
host_op_rate                                   290824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   376.28                       # Real time elapsed on the host
host_tick_rate                              356492816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.134142                       # Number of seconds simulated
sim_ticks                                134141980000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.311371                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8692052                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9842506                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            143202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16344977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134754                       # Number of indirect misses.
system.cpu.branchPred.lookups                20407565                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050559                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1084                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.341420                       # CPI: cycles per instruction
system.cpu.discardedOps                        692797                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49600623                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17143026                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9896236                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16071200                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.745479                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        134141980                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       118070780                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1197446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          690                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2395739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            704                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8016                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37766                       # Transaction distribution
system.membus.trans_dist::CleanEvict              537                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8016                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5414016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5414016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46828                       # Request fanout histogram
system.membus.respLayer1.occupancy          253872000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           236195000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1150711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       154899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       981654                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        981997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       168715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2945647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       648388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3594035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    125673600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     21339712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              147013312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38883                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2417024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1237180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002247                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047588                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1234414     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2752      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1237180                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4593313000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         648909990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2945988999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               981446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               170017                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1151463                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              981446                       # number of overall hits
system.l2.overall_hits::.cpu.data              170017                       # number of overall hits
system.l2.overall_hits::total                 1151463                       # number of overall hits
system.l2.demand_misses::.cpu.inst                551                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46283                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46834                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               551                       # number of overall misses
system.l2.overall_misses::.cpu.data             46283                       # number of overall misses
system.l2.overall_misses::total                 46834                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     54415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4877569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4931984000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     54415000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4877569000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4931984000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           981997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           216300                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1198297                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          981997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          216300                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1198297                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.213976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039084                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.213976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039084                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98756.805808                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105385.757189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105307.767861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98756.805808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105385.757189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105307.767861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37766                       # number of writebacks
system.l2.writebacks::total                     37766                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3951601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3994936000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3951601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3994936000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.213953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039079                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.213953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039079                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78790.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85388.327067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85310.839669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78790.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85388.327067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85310.839669                       # average overall mshr miss latency
system.l2.replacements                          38883                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       117133                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           117133                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       117133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       117133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       981645                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           981645                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       981645                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       981645                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           124                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8773                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4056993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4056993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.815635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104529.346594                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104529.346594                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3280753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3280753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.815635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84529.346594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84529.346594                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         981446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             981446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     54415000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54415000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       981997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         981997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98756.805808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98756.805808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          550                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          550                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43335000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43335000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78790.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78790.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        161244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    820576000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    820576000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       168715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        168715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.044282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109834.828002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109834.828002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    670848000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    670848000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89853.736941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89853.736941                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7969.855435                       # Cycle average of tags in use
system.l2.tags.total_refs                     2393551                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47075                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     50.845481                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.132548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.417668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7889.305219                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972883                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5777                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4834437                       # Number of tag accesses
system.l2.tags.data_accesses                  4834437                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2961792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2996992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2417024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2417024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37766                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37766                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            262409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22079531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22341939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       262409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           262409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18018401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18018401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18018401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           262409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22079531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             40360341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003317564500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2119                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2119                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              165244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35690                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37766                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2339                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    709348500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  234060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1587073500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15153.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33903.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27860                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.120945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.542679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   162.728918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25316     62.27%     62.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11062     27.21%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2049      5.04%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          477      1.17%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          338      0.83%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          309      0.76%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          302      0.74%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          337      0.83%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          465      1.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40655                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.091553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.194785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.118708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2114     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.815479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.798317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              282     13.31%     13.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.24%     13.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1654     78.06%     91.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      8.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2119                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2995968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2416064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2996992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2417024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  134140557000                       # Total gap between requests
system.mem_ctrls.avgGap                    1585698.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2960768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2416064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 262408.531617022527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22071897.253939446062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18011244.503771305084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        46278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15097000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1571976500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3104250682250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27449.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33968.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  82196967.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            143399760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76218780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           166233480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           98250840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10589017920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28200044910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27763114080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67036279770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.741243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  71882774750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4479280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57779925250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            146876940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             78066945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           168004200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           98809380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10589017920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28150269660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27805030080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        67036075125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.739717                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  71993280750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4479280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57669419250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27205227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27205227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27205227                       # number of overall hits
system.cpu.icache.overall_hits::total        27205227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       981997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         981997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       981997                       # number of overall misses
system.cpu.icache.overall_misses::total        981997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25576720000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25576720000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25576720000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25576720000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28187224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28187224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28187224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28187224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034838                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034838                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034838                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034838                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26045.619284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26045.619284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26045.619284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26045.619284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       981654                       # number of writebacks
system.cpu.icache.writebacks::total            981654                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       981997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       981997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       981997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       981997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23612728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23612728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23612728000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23612728000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034838                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034838                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24045.621321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24045.621321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24045.621321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24045.621321                       # average overall mshr miss latency
system.cpu.icache.replacements                 981654                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27205227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27205227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       981997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        981997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25576720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25576720000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28187224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28187224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26045.619284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26045.619284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       981997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       981997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23612728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23612728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24045.621321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24045.621321                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.771851                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28187223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            981996                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.704010                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.771851                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29169220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29169220                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35482651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35482651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35485913                       # number of overall hits
system.cpu.dcache.overall_hits::total        35485913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       249574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         249574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       249673                       # number of overall misses
system.cpu.dcache.overall_misses::total        249673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11309477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11309477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11309477000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11309477000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35732225                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35732225                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45315.124973                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45315.124973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45297.156681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45297.156681                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       117133                       # number of writebacks
system.cpu.dcache.writebacks::total            117133                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33369                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33369                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       216205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       216205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       216299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       216299                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9173504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9173504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9177344000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9177344000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42429.657038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42429.657038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42428.971008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42428.971008                       # average overall mshr miss latency
system.cpu.dcache.replacements                 215788                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21298496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21298496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       178978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        178978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5416524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5416524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30263.630167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30263.630167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       168621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       168621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4752649000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4752649000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28185.392092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28185.392092                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14184155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14184155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5892953000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5892953000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83474.318658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83474.318658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23012                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23012                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4420855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4420855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92906.334062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92906.334062                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           99                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.029456                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.029456                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40851.063830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40851.063830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.042182                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35880376                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            216300                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.882460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.042182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36130050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36130050                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 134141980000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
