#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul  2 11:18:07 2020
# Process ID: 10692
# Current directory: E:/demo/Z7-Lite/7020/FPGA/Lab12_FPGA_LCD_img/lcd_img.runs/synth_2
# Command line: vivado.exe -log lcd_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lcd_top.tcl
# Log file: E:/demo/Z7-Lite/7020/FPGA/Lab12_FPGA_LCD_img/lcd_img.runs/synth_2/lcd_top.vds
# Journal file: E:/demo/Z7-Lite/7020/FPGA/Lab12_FPGA_LCD_img/lcd_img.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source lcd_top.tcl -notrace
