// SPDX-License-Identifier: GPL-2.0
/*
 * Hardware cryptographic offloader for RK3568/RK3588 SoC
 *
 * Copyright (c) 2022-2023 Corentin Labbe <clabbe@baylibre.com>
 * Copyright (c) 2026 Dawid Olesinski <dawidro@gmail.com>
 */
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <linux/pm_runtime.h>
#include <linux/reset.h>
#include <linux/unaligned.h>
#include <crypto/scatterwalk.h>
#include <crypto/aes.h>
#include <crypto/xts.h>
#include "rk2_crypto.h"

#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP2_DEBUG
static void rk2_print(struct rk2_crypto_dev *rkc)
{
	u32 v;

	v = readl(rkc->reg + RK2_CRYPTO_DMA_ST);
	dev_info(rkc->dev, "DMA_ST %x\n", v);
	switch (v) {
	case 0:
		dev_info(rkc->dev, "DMA_ST: DMA IDLE\n");
		break;
	case 1:
		dev_info(rkc->dev, "DMA_ST: DMA BUSY\n");
		break;
	default:
		dev_err(rkc->dev, "DMA_ST: invalid value\n");
	}

	v = readl(rkc->reg + RK2_CRYPTO_DMA_STATE);
	dev_info(rkc->dev, "DMA_STATE %x\n", v);

	switch (v & 0x3) {
	case 0:
		dev_info(rkc->dev, "DMA_STATE: DMA DST IDLE\n");
		break;
	case 1:
		dev_info(rkc->dev, "DMA_STATE: DMA DST LOAD\n");
		break;
	case 2:
		dev_info(rkc->dev, "DMA_STATE: DMA DST WORK\n");
		break;
	default:
		dev_err(rkc->dev, "DMA DST invalid\n");
		break;
	}
	switch ((v >> 2) & 0x3) {
	case 0:
		dev_info(rkc->dev, "DMA_STATE: DMA SRC IDLE\n");
		break;
	case 1:
		dev_info(rkc->dev, "DMA_STATE: DMA SRC LOAD\n");
		break;
	case 2:
		dev_info(rkc->dev, "DMA_STATE: DMA SRC WORK\n");
		break;
	default:
		dev_err(rkc->dev, "DMA_STATE: DMA SRC invalid\n");
		break;
	}
	switch ((v >> 4) & 0x3) {
	case 0:
		dev_info(rkc->dev, "DMA_STATE: DMA LLI IDLE\n");
		break;
	case 1:
		dev_info(rkc->dev, "DMA_STATE: DMA LLI LOAD\n");
		break;
	case 2:
		dev_info(rkc->dev, "DMA_STATE: LLI WORK\n");
		break;
	default:
		dev_err(rkc->dev, "DMA_STATE: LLI invalid\n");
		break;
	}

	v = readl(rkc->reg + RK2_CRYPTO_DMA_LLI_RADDR);
	dev_info(rkc->dev, "DMA_LLI_RADDR %x\n", v);
	v = readl(rkc->reg + RK2_CRYPTO_DMA_SRC_RADDR);
	dev_info(rkc->dev, "DMA_SRC_RADDR %x\n", v);
	v = readl(rkc->reg + RK2_CRYPTO_DMA_DST_WADDR);
	dev_info(rkc->dev, "DMA_DST_WADDR %x\n", v);
	v = readl(rkc->reg + RK2_CRYPTO_DMA_ITEM_ID);
	dev_info(rkc->dev, "DMA_ITEM_ID %x\n", v);

	v = readl(rkc->reg + RK2_CRYPTO_CIPHER_ST);
	dev_info(rkc->dev, "CIPHER_ST %x\n", v);
	if (v & BIT(0))
		dev_info(rkc->dev, "CIPHER_ST: BLOCK CIPHER BUSY\n");
	else
		dev_info(rkc->dev, "CIPHER_ST: BLOCK CIPHER IDLE\n");
	if (v & BIT(2))
		dev_info(rkc->dev, "CIPHER_ST: HASH BUSY\n");
	else
		dev_info(rkc->dev, "CIPHER_ST: HASH IDLE\n");
	if (v & BIT(3))
		dev_info(rkc->dev, "CIPHER_ST: OTP KEY VALID\n");
	else
		dev_info(rkc->dev, "CIPHER_ST: OTP KEY INVALID\n");

	v = readl(rkc->reg + RK2_CRYPTO_CIPHER_STATE);
	dev_info(rkc->dev, "CIPHER_STATE %x\n", v);
	switch (v & 0x3) {
	case 0:
		dev_info(rkc->dev, "serial: IDLE state\n");
		break;
	case 1:
		dev_info(rkc->dev, "serial: PRE state\n");
		break;
	case 2:
		dev_info(rkc->dev, "serial: BULK state\n");
		break;
	default:
		dev_info(rkc->dev, "serial: reserved state\n");
		break;
	}
	switch ((v >> 2) & 0x3) {
	case 0:
		dev_info(rkc->dev, "mac_state: IDLE state\n");
		break;
	case 1:
		dev_info(rkc->dev, "mac_state: PRE state\n");
		break;
	case 2:
		dev_info(rkc->dev, "mac_state: BULK state\n");
		break;
	default:
		dev_info(rkc->dev, "mac_state: reserved state\n");
		break;
	}
	switch ((v >> 4) & 0x3) {
	case 0:
		dev_info(rkc->dev, "parallel_state: IDLE state\n");
		break;
	case 1:
		dev_info(rkc->dev, "parallel_state: PRE state\n");
		break;
	case 2:
		dev_info(rkc->dev, "parallel_state: BULK state\n");
		break;
	default:
		dev_info(rkc->dev, "parallel_state: reserved state\n");
		break;
	}
	switch ((v >> 6) & 0x3) {
	case 0:
		dev_info(rkc->dev, "ccm_state: IDLE state\n");
		break;
	case 1:
		dev_info(rkc->dev, "ccm_state: PRE state\n");
		break;
	case 2:
		dev_info(rkc->dev, "ccm_state: NA state\n");
		break;
	default:
		dev_info(rkc->dev, "ccm_state: reserved state\n");
		break;
	}
	switch ((v >> 8) & 0xF) {
	case 0:
		dev_info(rkc->dev, "gcm_state: IDLE state\n");
		break;
	case 1:
		dev_info(rkc->dev, "gcm_state: PRE state\n");
		break;
	case 2:
		dev_info(rkc->dev, "gcm_state: NA state\n");
		break;
	case 3:
		dev_info(rkc->dev, "gcm_state: PC state\n");
		break;
	}
	switch ((v >> 10) & 0x1F) {
	case 0x1:
		dev_info(rkc->dev, "hash_state: IDLE state\n");
		break;
	case 0x2:
		dev_info(rkc->dev, "hash_state: IPAD state\n");
		break;
	case 0x4:
		dev_info(rkc->dev, "hash_state: TEXT state\n");
		break;
	case 0x8:
		dev_info(rkc->dev, "hash_state: OPAD state\n");
		break;
	case 0x10:
		dev_info(rkc->dev, "hash_state: OPAD EXT state\n");
		break;
	default:
		dev_info(rkc->dev, "hash_state: invalid state\n");
		break;
	}

	v = readl(rkc->reg + RK2_CRYPTO_DMA_INT_ST);
	dev_info(rkc->dev, "RK2_CRYPTO_DMA_INT_ST %x\n", v);
}
#endif

static int rk2_cipher_need_fallback(struct skcipher_request *req)
{
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(req);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct rk2_crypto_template *algt =
	    container_of(alg, struct rk2_crypto_template, alg.skcipher.base);
	struct scatterlist *sgs, *sgd;
	unsigned int stodo, dtodo, len;
	unsigned int bs = crypto_skcipher_blocksize(tfm);

	if (!req->cryptlen)
		return true;

	/*
	 * The hardware XTS implementation programs the tweak once before
	 * DMA starts and cannot update it at SG boundaries. Restrict to
	 * exactly one source and one destination SG entry.
	 */
	if (algt->rk2_mode == RK2_CRYPTO_AES_XTS) {
		if (sg_nents_for_len(req->src, req->cryptlen) != 1)
			return true;
		if (sg_nents_for_len(req->dst, req->cryptlen) != 1)
			return true;
	}

	len = req->cryptlen;
	sgs = req->src;
	sgd = req->dst;

	while (len > 0 && sgs && sgd) {
		if (!IS_ALIGNED(sgs->offset, sizeof(u32))) {
			atomic_long_inc(&algt->stat_fb_align);
			return true;
		}
		if (!IS_ALIGNED(sgd->offset, sizeof(u32))) {
			atomic_long_inc(&algt->stat_fb_align);
			return true;
		}

		stodo = min(len, sgs->length);
		if (stodo % bs) {
			atomic_long_inc(&algt->stat_fb_len);
			return true;
		}

		dtodo = min(len, sgd->length);
		if (dtodo % bs) {
			atomic_long_inc(&algt->stat_fb_len);
			return true;
		}

		/* DMA engines usually require symmetrical source/destination chunks */
		if (stodo != dtodo) {
			atomic_long_inc(&algt->stat_fb_sgdiff);
			return true;
		}

		len -= stodo;
		sgs = sg_next(sgs);
		sgd = sg_next(sgd);
	}

	/* If len > 0, the scatterlist was too short for the request */
	return len > 0;
}

static int rk2_cipher_fallback(struct skcipher_request *areq)
{
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(areq);
	struct rk2_cipher_ctx *op = crypto_skcipher_ctx(tfm);
	struct rk2_cipher_rctx *rctx = skcipher_request_ctx(areq);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct rk2_crypto_template *algt =
	    container_of(alg, struct rk2_crypto_template, alg.skcipher.base);
	int err;

	atomic_long_inc(&algt->stat_fb);

	skcipher_request_set_tfm(&rctx->fallback_req, op->fallback_tfm);
	skcipher_request_set_callback(&rctx->fallback_req, areq->base.flags,
				      areq->base.complete, areq->base.data);
	skcipher_request_set_crypt(&rctx->fallback_req, areq->src, areq->dst,
				   areq->cryptlen, areq->iv);

	if (rctx->mode & RK2_CRYPTO_DEC)
		err = crypto_skcipher_decrypt(&rctx->fallback_req);
	else
		err = crypto_skcipher_encrypt(&rctx->fallback_req);
	return err;
}

static int rk2_cipher_handle_req(struct skcipher_request *req)
{
	struct rk2_cipher_rctx *rctx = skcipher_request_ctx(req);
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(req);
	struct rk2_cipher_ctx *ctx = crypto_skcipher_ctx(tfm);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct rk2_crypto_template *algt =
			container_of(alg, struct rk2_crypto_template, alg.skcipher.base);
	struct rk2_crypto_dev *rkc;
	struct crypto_engine *engine;

	if (algt->rk2_mode == RK2_CRYPTO_AES_XTS && ctx->keylen == AES_KEYSIZE_192 * 2)
		return rk2_cipher_fallback(req);

	if (rk2_cipher_need_fallback(req))
		return rk2_cipher_fallback(req);

	rkc = algt->dev;
	if (!rkc)
		return -ENODEV;
	engine = rkc->engine;
	rctx->dev = rkc;

	return crypto_transfer_skcipher_request_to_engine(engine, req);
}

/**
 * rk2_aes_setkey() - Configure the key for standard AES algorithms
 * @cipher: The crypto skcipher handle.
 * @key: Buffer containing the raw key material.
 * @keylen: Length of the key in bytes.
 *
 * Validates key length, stores the key in the context, and configures
 * the software fallback transformation.
 *
 * Return: 0 on success, or a negative error code on failure.
 */
int rk2_aes_setkey(struct crypto_skcipher *cipher, const u8 *key,
		   unsigned int keylen)
{
	struct crypto_tfm *tfm = crypto_skcipher_tfm(cipher);
	struct rk2_cipher_ctx *ctx = crypto_tfm_ctx(tfm);
	int err;

	if (keylen != AES_KEYSIZE_128 && keylen != AES_KEYSIZE_192 &&
	    keylen != AES_KEYSIZE_256)
		return -EINVAL;

	ctx->keylen = keylen;
	memcpy(ctx->key, key, keylen);

	crypto_skcipher_clear_flags(ctx->fallback_tfm, CRYPTO_TFM_REQ_MASK);
	crypto_skcipher_set_flags(ctx->fallback_tfm,
				  crypto_skcipher_get_flags(cipher) &
				  CRYPTO_TFM_REQ_MASK);

	err = crypto_skcipher_setkey(ctx->fallback_tfm, key, keylen);
	if (err) {
		memzero_explicit(ctx->key, keylen);
		ctx->keylen = 0;
	}

	return err;
}

/**
 * rk2_aes_xts_setkey() - Configure the key for AES-XTS mode
 * @cipher: The crypto skcipher handle.
 * @key: Buffer containing both cipher and tweak keys.
 * @keylen: Total length of the key in bytes.
 *
 * Validates XTS-specific bounds (e.g., FIPS requirements) and configures
 * both the hardware context and fallback.
 *
 * Return: 0 on success, or a negative error code on failure.
 */
int rk2_aes_xts_setkey(struct crypto_skcipher *cipher, const u8 *key,
		       unsigned int keylen)
{
	struct crypto_tfm *tfm = crypto_skcipher_tfm(cipher);
	struct rk2_cipher_ctx *ctx = crypto_tfm_ctx(tfm);
	int err;

	err = xts_verify_key(cipher, key, keylen);
	if (err)
		return err;

	ctx->keylen = keylen;
	memcpy(ctx->key, key, keylen);

	crypto_skcipher_clear_flags(ctx->fallback_tfm, CRYPTO_TFM_REQ_MASK);
	crypto_skcipher_set_flags(ctx->fallback_tfm,
				  crypto_skcipher_get_flags(cipher) &
				  CRYPTO_TFM_REQ_MASK);

	err = crypto_skcipher_setkey(ctx->fallback_tfm, key, keylen);
	if (err) {
		memzero_explicit(ctx->key, keylen);
		ctx->keylen = 0;
	}

	return err;
}

/**
 * rk2_skcipher_encrypt() - General skcipher encryption entry point
 * @req: The skcipher request structure.
 *
 * Evaluates hardware constraints and enqueues the request into the crypto
 * engine, or diverts to software fallback.
 *
 * Return: 0 on success, negative error code, or -EINPROGRESS.
 */
int rk2_skcipher_encrypt(struct skcipher_request *req)
{
	struct rk2_cipher_rctx *rctx = skcipher_request_ctx(req);
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(req);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct rk2_crypto_template *algt =
		container_of(alg, struct rk2_crypto_template, alg.skcipher.base);

	rctx->mode = algt->rk2_mode;
	return rk2_cipher_handle_req(req);
}

/**
 * rk2_skcipher_decrypt() - General skcipher decryption entry point
 * @req: The skcipher request structure.
 *
 * Evaluates hardware constraints and enqueues the request into the crypto
 * engine, or diverts to software fallback.
 *
 * Return: 0 on success, negative error code, or -EINPROGRESS.
 */
int rk2_skcipher_decrypt(struct skcipher_request *req)
{
	struct rk2_cipher_rctx *rctx = skcipher_request_ctx(req);
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(req);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct rk2_crypto_template *algt =
	    container_of(alg, struct rk2_crypto_template, alg.skcipher.base);

	rctx->mode = algt->rk2_mode | RK2_CRYPTO_DEC;
	return rk2_cipher_handle_req(req);
}

/**
 * rk2_cipher_run() - Execute an asynchronous skcipher request
 * @engine: The crypto engine queue managing this request.
 * @async_req: The asynchronous skcipher request to process.
 *
 * Prepares the hardware context, configures DMA descriptors, programs
 * cipher registers, and triggers the physical cryptographic accelerator.
 *
 * Return: Always 0. Errors are reported through the crypto engine
 *         finalization callback.
 */
int rk2_cipher_run(struct crypto_engine *engine, void *async_req)
{
	struct skcipher_request *areq = container_of(async_req, struct skcipher_request, base);
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(areq);
	struct rk2_cipher_rctx *rctx = skcipher_request_ctx(areq);
	struct rk2_cipher_ctx *ctx = crypto_skcipher_ctx(tfm);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct rk2_crypto_template *algt =
		container_of(alg, struct rk2_crypto_template, alg.skcipher.base);
	struct rk2_crypto_dev *rkc = rctx->dev;
	struct rk2_crypto_lli *dd = &rkc->tl[0];
	struct scatterlist *sgs, *sgd;
	int ivsize = crypto_skcipher_ivsize(tfm);
	bool update_iv = ivsize && areq->iv && algt->rk2_mode != RK2_CRYPTO_AES_XTS;
	unsigned int len = areq->cryptlen;
	unsigned int this_len, todo, offset;
	unsigned long timeout = 0;
	int err, i;
	u32 m;

	m = rctx->mode | RK2_CRYPTO_ENABLE;
	if (algt->rk2_mode == RK2_CRYPTO_AES_XTS) {
		switch (ctx->keylen) {
		case AES_KEYSIZE_128 * 2:
			m |= RK2_CRYPTO_AES_128BIT_key;
			break;
		case AES_KEYSIZE_256 * 2:
			m |= RK2_CRYPTO_AES_256BIT_key;
			break;
		default:
			dev_err(rkc->dev, "Invalid key length %u\n",
				ctx->keylen);
			err = -EINVAL;
			goto exit_no_pm;
		}
	} else {
		switch (ctx->keylen) {
		case AES_KEYSIZE_128:
			m |= RK2_CRYPTO_AES_128BIT_key;
			break;
		case AES_KEYSIZE_192:
			m |= RK2_CRYPTO_AES_192BIT_key;
			break;
		case AES_KEYSIZE_256:
			m |= RK2_CRYPTO_AES_256BIT_key;
			break;
		default:
			dev_err(rkc->dev, "Invalid key length %u\n",
				ctx->keylen);
			err = -EINVAL;
			goto exit_no_pm;
		}
	}

	err = pm_runtime_resume_and_get(rkc->dev);
	if (err)
		goto exit_no_pm;

	atomic_long_inc(&algt->stat_req);
	atomic_long_inc(&rkc->nreq);

	/* the upper bits are a write enable mask, so we need to write 1 to all
	 * upper 16 bits to allow write to the 16 lower bits
	 */
	m |= 0xffff0000;

	dev_dbg(rkc->dev, "%s %s len=%u keylen=%u mode=%x\n", __func__,
		crypto_tfm_alg_name(areq->base.tfm),
		areq->cryptlen, ctx->keylen, m);
	sgs = areq->src;
	sgd = areq->dst;

	while (sgs && sgd && len) {
		if (!sgs->length) {
			sgs = sg_next(sgs);
			sgd = sg_next(sgd);
			continue;
		}

		this_len = min(len, sgs->length);
		if (update_iv && (rctx->mode & RK2_CRYPTO_DEC)) {
			offset = this_len - ivsize;
			scatterwalk_map_and_copy(rctx->backup_iv, sgs,
						 offset, ivsize, 0);
		}

		dev_dbg(rkc->dev, "SG len=%u mode=%x ivsize=%u\n", sgs->length,
			m, ivsize);

		if (sgs == sgd) {
			err = dma_map_sg(rkc->dev, sgs, 1, DMA_BIDIRECTIONAL);
			if (err != 1) {
				dev_err(rkc->dev, "Invalid sg number %d\n",
					err);
				err = -EINVAL;
				goto exit;
			}
		} else {
			err = dma_map_sg(rkc->dev, sgs, 1, DMA_TO_DEVICE);
			if (err != 1) {
				dev_err(rkc->dev, "Invalid sg number %d\n",
					err);
				err = -EINVAL;
				goto exit;
			}
			err = dma_map_sg(rkc->dev, sgd, 1, DMA_FROM_DEVICE);
			if (err != 1) {
				dev_err(rkc->dev, "Invalid sg number %d\n",
					err);
				err = -EINVAL;
				dma_unmap_sg(rkc->dev, sgs, 1, DMA_TO_DEVICE);
				goto exit;
			}
		}
		err = 0;
		writel(m, rkc->reg + RK2_CRYPTO_BC_CTL);

		if (algt->rk2_mode == RK2_CRYPTO_AES_XTS) {
			for (i = 0; i < ctx->keylen / 8; i++) {
				writel(get_unaligned_be32(ctx->key + i * 4),
				       rkc->reg + RK2_CRYPTO_KEY0 + i * 4);
			}
			for (i = 0; i < (ctx->keylen / 8); i++) {
				writel(get_unaligned_be32(ctx->key + (ctx->keylen / 8) * 4 + i * 4),
				       rkc->reg + RK2_CRYPTO_CH4_KEY0 + i * 4);
			}
		} else {
			for (i = 0; i < ctx->keylen / 4; i++) {
				writel(get_unaligned_be32(ctx->key + i * 4),
				       rkc->reg + RK2_CRYPTO_KEY0 + i * 4);
			}
		}

		if (ivsize) {
			for (i = 0; i < ivsize / 4; i++)
				writel(get_unaligned_be32(areq->iv + i * 4),
				       rkc->reg + RK2_CRYPTO_CH0_IV_0 + i * 4);
			writel(ivsize, rkc->reg + RK2_CRYPTO_CH0_IV_LEN);
		}

		/*
		 * Process one SG entry per DMA operation. The cipher engine requires
		 * the IV to be updated between SG entries for CBC and XTS modes;
		 * the backup_iv mechanism handles this correctly for decryption.
		 * Building a full multi-descriptor chain is possible but adds
		 * complexity for no measurable throughput gain on typical workloads.
		 */
		todo = min(sg_dma_len(sgs), len);
		len -= todo;
		dd->src_addr = cpu_to_le32(lower_32_bits(sg_dma_address(sgs)));
		dd->src_len  = cpu_to_le32(todo);
		dd->dst_addr = cpu_to_le32(lower_32_bits(sg_dma_address(sgd)));
		dd->dst_len  = cpu_to_le32(todo);
		dd->iv       = 0;

		/*
		 * next is ignored by hardware when RK2_LLI_DMA_CTRL_LAST is set in
		 * dma_ctrl. Set it to an obviously-invalid-but-non-zero sentinel so
		 * it stands out if ever read in a debug dump.
		 */
		dd->next     = cpu_to_le32(1);
		dd->user     = cpu_to_le32(RK2_LLI_CIPHER_START |
					RK2_LLI_STRING_FIRST | RK2_LLI_STRING_LAST);
		dd->dma_ctrl = cpu_to_le32(RK2_LLI_DMA_CTRL_DST_INT |
					RK2_LLI_DMA_CTRL_LAST | RK2_LLI_DMA_CTRL_LIST_INT);

		/* Clear stale interrupts, then enable with proper write-mask */
		writel(RK2_CRYPTO_DMA_INT_ALL_MASK, rkc->reg + RK2_CRYPTO_DMA_INT_ST);
		writel(RK2_CRYPTO_DMA_INT_ENABLE_ALL, rkc->reg + RK2_CRYPTO_DMA_INT_EN);

		writel(lower_32_bits(rkc->t_phy), rkc->reg + RK2_CRYPTO_DMA_LLI_ADDR);

		reinit_completion(&rkc->complete);
		rkc->status = 0;

		writel(RK2_CRYPTO_DMA_CTL_START |
		       (RK2_CRYPTO_DMA_CTL_START << 16),
		       rkc->reg + RK2_CRYPTO_DMA_CTL);

		timeout = wait_for_completion_timeout(&rkc->complete,
						      msecs_to_jiffies(2000));

		if (!timeout) {
			dev_err(rkc->dev, "DMA timeout\n");
			err = -ETIMEDOUT;
			reset_control_assert(rkc->rst);
			udelay(10);
			reset_control_deassert(rkc->rst);
			synchronize_irq(rkc->irq);
		}

		if (sgs == sgd) {
			dma_unmap_sg(rkc->dev, sgs, 1, DMA_BIDIRECTIONAL);
		} else {
			dma_unmap_sg(rkc->dev, sgs, 1, DMA_TO_DEVICE);
			dma_unmap_sg(rkc->dev, sgd, 1, DMA_FROM_DEVICE);
		}

		if (err)
			goto exit;

		if (!rkc->status) {
			dev_err(rkc->dev, "DMA error\n");
#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP2_DEBUG
			rk2_print(rkc);
#endif
			err = -EIO;
			reset_control_assert(rkc->rst);
			udelay(10);
			reset_control_deassert(rkc->rst);
			goto exit;
		}

		if (update_iv) {
			offset = this_len - ivsize;
			if (rctx->mode & RK2_CRYPTO_DEC) {
				memcpy(areq->iv, rctx->backup_iv, ivsize);
				memzero_explicit(rctx->backup_iv, ivsize);
			} else {
				scatterwalk_map_and_copy(areq->iv, sgd, offset,
							 ivsize, 0);
			}
		}
		sgs = sg_next(sgs);
		sgd = sg_next(sgd);
	}
 exit:
	writel(0xffff0000, rkc->reg + RK2_CRYPTO_BC_CTL);
	pm_runtime_mark_last_busy(rkc->dev);
	pm_runtime_put_autosuspend(rkc->dev);
 exit_no_pm:
	local_bh_disable();
	crypto_finalize_skcipher_request(engine, areq, err);
	local_bh_enable();
	return 0;
}

/**
 * rk2_cipher_tfm_init() - Initialize the transformation context
 * @tfm: The crypto skcipher handle.
 *
 * Allocates the software fallback transformations required when requests
 * fail to meet hardware constraints (e.g., severe scatterlist misalignment).
 *
 * Return: 0 on success, or a negative error code on failure.
 */
int rk2_cipher_tfm_init(struct crypto_skcipher *tfm)
{
	struct rk2_cipher_ctx *ctx = crypto_skcipher_ctx(tfm);
	const char *name = crypto_tfm_alg_name(&tfm->base);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct rk2_crypto_template *algt =
	    container_of(alg, struct rk2_crypto_template, alg.skcipher.base);

	ctx->fallback_tfm =
	    crypto_alloc_skcipher(name, 0, CRYPTO_ALG_NEED_FALLBACK);
	if (IS_ERR(ctx->fallback_tfm)) {
		dev_err(algt->dev->dev,
			"Cannot allocate fallback for %s %ld\n", name,
			PTR_ERR(ctx->fallback_tfm));
		return PTR_ERR(ctx->fallback_tfm);
	}

	dev_dbg(algt->dev->dev, "Fallback for %s is %s\n",
		crypto_tfm_alg_driver_name(&tfm->base),
		crypto_tfm_alg_driver_name(crypto_skcipher_tfm
					   (ctx->fallback_tfm)));

	crypto_skcipher_set_reqsize(tfm,
				    sizeof(struct rk2_cipher_rctx) +
				    crypto_skcipher_reqsize(ctx->fallback_tfm));

	return 0;
}

/**
 * rk2_cipher_tfm_exit() - Free skcipher initialization resources
 * @tfm: The crypto skcipher handle.
 *
 * Synchronously releases internal software fallback transformations
 * and zeroes out sensitive key material.
 */
void rk2_cipher_tfm_exit(struct crypto_skcipher *tfm)
{
	struct rk2_cipher_ctx *ctx = crypto_skcipher_ctx(tfm);

	memzero_explicit(ctx->key, ctx->keylen);
	crypto_free_skcipher(ctx->fallback_tfm);
}
