{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728858129461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728858129461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 16:22:09 2024 " "Processing started: Sun Oct 13 16:22:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728858129461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858129461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RIDA -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off RIDA -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858129461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728858129757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728858129757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clock25mh.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clock25mh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock25mh " "Found entity 1: clock25mh" {  } { { "VGA/clock25mh.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/clock25mh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/comparador_igual.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/comparador_igual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual " "Found entity 1: comparador_igual" {  } { { "VGA/comparador_igual.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_igual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/comparador_mayor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/comparador_mayor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_mayor " "Found entity 1: comparador_mayor" {  } { { "VGA/comparador_mayor.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/comparador_mayor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_direccion.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_direccion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_direccion " "Found entity 1: contador_direccion" {  } { { "VGA/contador_direccion.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_direccion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_horizontal " "Found entity 1: contador_horizontal" {  } { { "VGA/contador_horizontal.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parametrizable " "Found entity 1: contador_parametrizable" {  } { { "VGA/contador_parametrizable.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_vertical " "Found entity 1: contador_vertical" {  } { { "VGA/contador_vertical.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_vertical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/controlador_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/controlador_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "VGA/controlador_vga.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mostrar_imagen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/mostrar_imagen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mostrar_imagen " "Found entity 1: mostrar_imagen" {  } { { "VGA/mostrar_imagen.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/mostrar_imagen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "VGA/sincronizador.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/sincronizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/drom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/drom.v" { { "Info" "ISGN_ENTITY_NAME" "1 drom " "Found entity 1: drom" {  } { { "Memory/drom.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/contador_cuadrante.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/contador_cuadrante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cuadrante " "Found entity 1: contador_cuadrante" {  } { { "VGA/contador_cuadrante.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_cuadrante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/dram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "Memory/dram.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728858134645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25mh clock25mh:clock " "Elaborating entity \"clock25mh\" for hierarchy \"clock25mh:clock\"" {  } { { "main.sv" "clock" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable clock25mh:clock\|contador_parametrizable:divisor_clock " "Elaborating entity \"contador_parametrizable\" for hierarchy \"clock25mh:clock\|contador_parametrizable:divisor_clock\"" {  } { { "VGA/clock25mh.sv" "divisor_clock" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/clock25mh.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cuadrante contador_cuadrante:contador " "Elaborating entity \"contador_cuadrante\" for hierarchy \"contador_cuadrante:contador\"" {  } { { "main.sv" "contador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contador_cuadrante.sv(31) " "Verilog HDL assignment warning at contador_cuadrante.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "VGA/contador_cuadrante.sv" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_cuadrante.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728858134647 "|main|contador_cuadrante:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:controlador " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:controlador\"" {  } { { "main.sv" "controlador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_horizontal controlador_vga:controlador\|contador_horizontal:contador_horizontal " "Elaborating entity \"contador_horizontal\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\"" {  } { { "VGA/controlador_vga.sv" "contador_horizontal" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador " "Elaborating entity \"contador_parametrizable\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\"" {  } { { "VGA/contador_horizontal.sv" "contador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual " "Elaborating entity \"comparador_igual\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual\"" {  } { { "VGA/contador_horizontal.sv" "comparador_igual" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/contador_horizontal.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_vertical controlador_vga:controlador\|contador_vertical:contador_vertical " "Elaborating entity \"contador_vertical\" for hierarchy \"controlador_vga:controlador\|contador_vertical:contador_vertical\"" {  } { { "VGA/controlador_vga.sv" "contador_vertical" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador controlador_vga:controlador\|sincronizador:sincronizador " "Elaborating entity \"sincronizador\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\"" {  } { { "VGA/controlador_vga.sv" "sincronizador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_mayor controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch " "Elaborating entity \"comparador_mayor\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch\"" {  } { { "VGA/sincronizador.sv" "comparador_hfront_porch" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/sincronizador.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar_imagen controlador_vga:controlador\|mostrar_imagen:generarImagen " "Elaborating entity \"mostrar_imagen\" for hierarchy \"controlador_vga:controlador\|mostrar_imagen:generarImagen\"" {  } { { "VGA/controlador_vga.sv" "generarImagen" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_direccion controlador_vga:controlador\|contador_direccion:contador " "Elaborating entity \"contador_direccion\" for hierarchy \"controlador_vga:controlador\|contador_direccion:contador\"" {  } { { "VGA/controlador_vga.sv" "contador" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/VGA/controlador_vga.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drom drom:rom_image " "Elaborating entity \"drom\" for hierarchy \"drom:rom_image\"" {  } { { "main.sv" "rom_image" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drom:rom_image\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "altsyncram_component" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "drom:rom_image\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"drom:rom_image\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drom:rom_image\|altsyncram:altsyncram_component " "Instantiated megafunction \"drom:rom_image\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/image.mif " "Parameter \"init_file\" = \"./Memory/image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160000 " "Parameter \"numwords_b\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134715 ""}  } { { "Memory/drom.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/drom.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728858134715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l092.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l092.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l092 " "Found entity 1: altsyncram_l092" {  } { { "db/altsyncram_l092.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l092 drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated " "Elaborating entity \"altsyncram_l092\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_pma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_pma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_pma " "Found entity 1: decode_pma" {  } { { "db/decode_pma.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_pma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_pma drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2 " "Elaborating entity \"decode_pma\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2\"" {  } { { "db/altsyncram_l092.tdf" "decode2" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i2a " "Found entity 1: decode_i2a" {  } { { "db/decode_i2a.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/decode_i2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i2a drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a " "Elaborating entity \"decode_i2a\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a\"" {  } { { "db/altsyncram_l092.tdf" "rden_decode_a" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858134889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858134889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4 " "Elaborating entity \"mux_9hb\" for hierarchy \"drom:rom_image\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4\"" {  } { { "db/altsyncram_l092.tdf" "mux4" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_l092.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram:ram_result " "Elaborating entity \"dram\" for hierarchy \"dram:ram_result\"" {  } { { "main.sv" "ram_result" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/main.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dram:ram_result\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dram:ram_result\|altsyncram:altsyncram_component\"" {  } { { "Memory/dram.v" "altsyncram_component" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dram:ram_result\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dram:ram_result\|altsyncram:altsyncram_component\"" {  } { { "Memory/dram.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858134996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dram:ram_result\|altsyncram:altsyncram_component " "Instantiated megafunction \"dram:ram_result\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file result.mif " "Parameter \"init_file\" = \"result.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160000 " "Parameter \"numwords_b\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728858134996 ""}  } { { "Memory/dram.v" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/Memory/dram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728858134996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1502 " "Found entity 1: altsyncram_1502" {  } { { "db/altsyncram_1502.tdf" "" { Text "C:/Users/ricar/OneDrive/Documentos/rida/RIDA-architecture/db/altsyncram_1502.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728858135050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858135050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1502 dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_1502:auto_generated " "Elaborating entity \"altsyncram_1502\" for hierarchy \"dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_1502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858135051 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728858136463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728858136716 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728858136970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728858137248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728858137248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "751 " "Implemented 751 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728858137336 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728858137336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728858137336 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728858137336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728858137336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728858137354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 16:22:17 2024 " "Processing ended: Sun Oct 13 16:22:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728858137354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728858137354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728858137354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728858137354 ""}
