{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701506752564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701506752564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 14:15:52 2023 " "Processing started: Sat Dec 02 14:15:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701506752564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506752564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506752564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701506752834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701506752834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_alter.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_alter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_alter " "Found entity 1: data_alter" {  } { { "data_alter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx .sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx .sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_tx .sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx .sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx .sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_rx .sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_port " "Found entity 1: uart_port" {  } { { "uart_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_port.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bridge " "Found entity 1: uart_bridge" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_module " "Found entity 1: bridge_module" {  } { { "bridge_module.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/scaledclock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_wrapper " "Found entity 1: slave_wrapper" {  } { { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.sv(93) " "Verilog HDL information at slave_port.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701506760954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Wrapper " "Found entity 1: InterConn_Wrapper" {  } { { "InterConn_Wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Multiplexer " "Found entity 1: InterConn_Multiplexer" {  } { { "InterConn_Multiplexer.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterConn_Arbitter.sv(131) " "Verilog HDL information at InterConn_Arbitter.sv(131): always construct contains both blocking and non-blocking assignments" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701506760965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_arbitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_arbitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Arbitter " "Found entity 1: InterConn_Arbitter" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "master_module.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "event_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file event_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 event_handler " "Found entity 1: event_handler" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_commands.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_commands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_commands " "Found entity 1: input_commands" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_directtomaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_directtomaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_directToMaster " "Found entity 1: Top_directToMaster" {  } { { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_directtomaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_directtomaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_directToMaster " "Found entity 1: tb_Top_directToMaster" {  } { { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_combined.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_combined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_combined " "Found entity 1: Top_combined" {  } { { "Top_combined.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_alter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_alter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_alter_module " "Found entity 1: data_alter_module" {  } { { "data_alter_module.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701506760990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506760990 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_alter data_alter.sv(24) " "Verilog HDL Parameter Declaration warning at data_alter.sv(24): Parameter Declaration in module \"data_alter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "data_alter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760990 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_alter data_alter.sv(25) " "Verilog HDL Parameter Declaration warning at data_alter.sv(25): Parameter Declaration in module \"data_alter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "data_alter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760990 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_alter data_alter.sv(26) " "Verilog HDL Parameter Declaration warning at data_alter.sv(26): Parameter Declaration in module \"data_alter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "data_alter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760990 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx .sv(22) " "Verilog HDL Parameter Declaration warning at uart_tx .sv(22): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_tx .sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760990 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx .sv(19) " "Verilog HDL Parameter Declaration warning at uart_rx .sv(19): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_rx .sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760991 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_bridge uart_bridge.sv(41) " "Verilog HDL Parameter Declaration warning at uart_bridge.sv(41): Parameter Declaration in module \"uart_bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760991 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_bridge uart_bridge.sv(44) " "Verilog HDL Parameter Declaration warning at uart_bridge.sv(44): Parameter Declaration in module \"uart_bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760992 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.sv(27) " "Verilog HDL Parameter Declaration warning at master_in_port.sv(27): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760995 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(51) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(51): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760995 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(53) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(53): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506760995 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(53) " "Verilog HDL Parameter Declaration warning at input_commands.sv(53): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506761007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(54) " "Verilog HDL Parameter Declaration warning at input_commands.sv(54): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506761007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(58) " "Verilog HDL Parameter Declaration warning at input_commands.sv(58): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506761007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "event_handler event_handler.sv(25) " "Verilog HDL Parameter Declaration warning at event_handler.sv(25): Parameter Declaration in module \"event_handler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506761009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_directToMaster Top_directToMaster.sv(30) " "Verilog HDL Parameter Declaration warning at Top_directToMaster.sv(30): Parameter Declaration in module \"Top_directToMaster\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701506761010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_combined " "Elaborating entity \"Top_combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701506761037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_module bridge_module:INPUT_BRIDGE " "Elaborating entity \"bridge_module\" for hierarchy \"bridge_module:INPUT_BRIDGE\"" {  } { { "Top_combined.sv" "INPUT_BRIDGE" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_port bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT " "Elaborating entity \"uart_port\" for hierarchy \"bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX\"" {  } { { "uart_port.sv" "UART_TX" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_port.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX\"" {  } { { "uart_port.sv" "UART_RX" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_port.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\"" {  } { { "bridge_module.sv" "SLAVE_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(225) " "Verilog HDL assignment warning at slave_port.sv(225): truncated value with size 32 to match size of target (5)" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761050 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(238) " "Verilog HDL assignment warning at slave_port.sv(238): truncated value with size 32 to match size of target (5)" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761050 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "slave_port.sv" "SLAVE_IN_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(108) " "Verilog HDL assignment warning at slave_in_port.sv(108): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(121) " "Verilog HDL assignment warning at slave_in_port.sv(121): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(129) " "Verilog HDL assignment warning at slave_in_port.sv(129): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(180) " "Verilog HDL assignment warning at slave_in_port.sv(180): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(181) " "Verilog HDL assignment warning at slave_in_port.sv(181): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(190) " "Verilog HDL assignment warning at slave_in_port.sv(190): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(191) " "Verilog HDL assignment warning at slave_in_port.sv(191): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(276) " "Verilog HDL assignment warning at slave_in_port.sv(276): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761053 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "slave_port.sv" "SLAVE_OUT_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761054 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_out_port.sv(34) " "Verilog HDL Case Statement information at slave_out_port.sv(34): all case item expressions in this case statement are onehot" {  } { { "slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv" 34 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701506761055 "|Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT " "Elaborating entity \"master_port\" for hierarchy \"bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_in_port bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT " "Elaborating entity \"master_in_port\" for hierarchy \"bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT\"" {  } { { "master_port.sv" "MASTER_IN_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_out_port bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT " "Elaborating entity \"master_out_port\" for hierarchy \"bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT\"" {  } { { "master_port.sv" "MASTER_OUT_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(408) " "Verilog HDL assignment warning at master_out_port.sv(408): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761064 "|Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(466) " "Verilog HDL assignment warning at master_out_port.sv(466): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761064 "|Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(481) " "Verilog HDL assignment warning at master_out_port.sv(481): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761064 "|Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(535) " "Verilog HDL assignment warning at master_out_port.sv(535): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761064 "|Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(574) " "Verilog HDL assignment warning at master_out_port.sv(574): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761064 "|Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(589) " "Verilog HDL assignment warning at master_out_port.sv(589): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761064 "|Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(760) " "Verilog HDL assignment warning at master_out_port.sv(760): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761064 "|Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_bridge bridge_module:INPUT_BRIDGE\|uart_bridge:BRIDGE " "Elaborating entity \"uart_bridge\" for hierarchy \"bridge_module:INPUT_BRIDGE\|uart_bridge:BRIDGE\"" {  } { { "bridge_module.sv" "BRIDGE" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(53) " "Verilog HDL assignment warning at uart_bridge.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761068 "|Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(75) " "Verilog HDL assignment warning at uart_bridge.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761068 "|Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(84) " "Verilog HDL assignment warning at uart_bridge.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761068 "|Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(97) " "Verilog HDL assignment warning at uart_bridge.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761068 "|Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(102) " "Verilog HDL assignment warning at uart_bridge.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761068 "|Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(113) " "Verilog HDL assignment warning at uart_bridge.sv(113): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761068 "|Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_datain uart_bridge.sv(29) " "Output port \"s_datain\" at uart_bridge.sv(29) has no driver" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701506761068 "|Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_alter_module data_alter_module:INCREMENT " "Elaborating entity \"data_alter_module\" for hierarchy \"data_alter_module:INCREMENT\"" {  } { { "Top_combined.sv" "INCREMENT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_alter data_alter_module:INCREMENT\|data_alter:inc1 " "Elaborating entity \"data_alter\" for hierarchy \"data_alter_module:INCREMENT\|data_alter:inc1\"" {  } { { "data_alter_module.sv" "inc1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter_module.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_alter.sv(74) " "Verilog HDL assignment warning at data_alter.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "data_alter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701506761091 "|Top_combined|data_alter_module:INCREMENT|data_alter:inc1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display1_pin data_alter.sv(6) " "Output port \"display1_pin\" at data_alter.sv(6) has no driver" {  } { { "data_alter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701506761092 "|Top_combined|data_alter_module:INCREMENT|data_alter:inc1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display2_pin data_alter.sv(7) " "Output port \"display2_pin\" at data_alter.sv(7) has no driver" {  } { { "data_alter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701506761092 "|Top_combined|data_alter_module:INCREMENT|data_alter:inc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Wrapper InterConn_Wrapper:BUS " "Elaborating entity \"InterConn_Wrapper\" for hierarchy \"InterConn_Wrapper:BUS\"" {  } { { "Top_combined.sv" "BUS" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Arbitter InterConn_Wrapper:BUS\|InterConn_Arbitter:Arbitter1 " "Elaborating entity \"InterConn_Arbitter\" for hierarchy \"InterConn_Wrapper:BUS\|InterConn_Arbitter:Arbitter1\"" {  } { { "InterConn_Wrapper.sv" "Arbitter1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761109 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "split_enabled InterConn_Arbitter.sv(54) " "Verilog HDL or VHDL warning at InterConn_Arbitter.sv(54): object \"split_enabled\" assigned a value but never read" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701506761109 "|Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Multiplexer InterConn_Wrapper:BUS\|InterConn_Multiplexer:Mux1 " "Elaborating entity \"InterConn_Multiplexer\" for hierarchy \"InterConn_Wrapper:BUS\|InterConn_Multiplexer:Mux1\"" {  } { { "InterConn_Wrapper.sv" "Mux1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761119 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "receive_sig UART_PORT " "Port \"receive_sig\" does not exist in macrofunction \"UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761220 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "send_sig UART_PORT " "Port \"send_sig\" does not exist in macrofunction \"UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761220 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "receive_sig UART_PORT " "Port \"receive_sig\" does not exist in macrofunction \"UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761220 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "send_sig UART_PORT " "Port \"send_sig\" does not exist in macrofunction \"UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701506761220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701506761230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg " "Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506761260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701506761311 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 02 14:16:01 2023 " "Processing ended: Sat Dec 02 14:16:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701506761311 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701506761311 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701506761311 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506761311 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 45 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 45 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701506761925 ""}
