m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench
valu
Z1 !s110 1702221501
!i10b 1
!s100 g;JNLcdIUfW3Ogh9eQ2jO2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I01CEGDKjJn88K>58A@6Ba0
R0
w1700075311
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 15
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1702221501.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source -work work -O0
Z8 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 <_^moo^=nHZ7jLk<QSDT_0
R2
I4]aCF2zjA14^ZicfeKk]03
R0
w1699568663
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 14
L0 6 23
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
R8
nalu@a@mux
valuBMux
R1
!i10b 1
!s100 c_>OVFfa8_aL<]LMj:lE01
R2
II1Z0B;V]D2gTVE4b1KVU02
R0
w1699632889
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 13
L0 6 31
R3
R4
r1
!s85 0
31
Z9 !s108 1702221500.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
R8
nalu@b@mux
valuGroupDecoder
Z10 !s110 1702221499
!i10b 1
!s100 @boS6kP?cfRaSm^1Y=?1U1
R2
I0V1OeX7>QzD2zCi;T2[c90
R0
w1701537063
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 5
L0 34 97
R3
R4
r1
!s85 0
31
Z11 !s108 1702221499.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source -work work -O0
R8
nalu@group@decoder
vbusController
R10
!i10b 1
!s100 LmZRPzmb[jA5;^j]DIX;;0
R2
I=XMm`1R1Rgg]3zI@^WMo?3
R0
w1701192091
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 9
L0 9 90
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/busController/source|-work|work|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
Z12 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/busController/source -work work -O0
R8
nbus@controller
vbusSequencer
R10
!i10b 1
!s100 `b^ccKJ0_fR`cl6bm4KYK1
R2
I3WVGYBiIb8hh;ob]Vf>4a1
R0
w1701534317
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 8
L0 7 70
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/busController/source|-work|work|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
R6
R12
R8
nbus@sequencer
vccRegisters
Z13 !s110 1702221500
!i10b 1
!s100 7Md47]aQ8KSnCD73z@oD13
R2
IQK[2X5jP^G:ZDP21@KnRO1
R0
w1699987907
8C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
!i122 12
L0 7 47
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s101 -O0
!i113 1
R6
R7
R8
ncc@registers
vcore
Z14 !s110 1702221504
!i10b 1
!s100 C>D:HB>bS>NgJfmBMQOQV0
R2
IUY0FVIH:0PL`8McJ490nM1
R0
w1702221434
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 27
L0 6 580
R3
R4
r1
!s85 0
31
Z15 !s108 1702221504.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source|-work|work|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
Z16 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source -work work -O0
R8
vdebugDecoder
Z17 !s110 1702221502
!i10b 1
!s100 =YLm4O8VaJDODMFj3QS?_0
R2
IL4lh08c8U1721QC0Y9jKk1
R0
w1702219830
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
!i122 20
L0 7 89
R3
R4
r1
!s85 0
31
Z18 !s108 1702221502.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|
!s101 -O0
!i113 1
R6
Z19 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source -work work -O0
R8
ndebug@decoder
vdebugPort
R14
!i10b 1
!s100 HQ`H:IC3c^2V[08W5i]H10
R2
IeSDNkGmM5m17gIjFCkQ?U1
R0
w1702220645
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
!i122 26
L0 19 211
R3
R4
r1
!s85 0
31
Z20 !s108 1702221503.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|
!s101 -O0
!i113 1
R6
R19
R8
ndebug@port
vdebugSequencer
R17
!i10b 1
!s100 FdflSQ_IzVf<n9KeEAcD03
R2
IOm9Mm7mBg9cP8Fg:>Lh^:0
R0
w1702218260
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
!i122 19
L0 8 28
R3
R4
r1
!s85 0
31
R18
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|
!s101 -O0
!i113 1
R6
R19
R8
ndebug@sequencer
vfullALU
R1
!i10b 1
!s100 bYKaXQDZEcIifohGnei<^0
R2
IBOPP1ESTehYR1Oc^fDcAS1
R0
w1699987963
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 16
L0 9 78
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
R8
nfull@a@l@u
vgeneralGroupDecoder
Z21 !s110 1702221497
!i10b 1
!s100 @_9bBWPki=3mTXz;zSP;k2
R2
I_3T7GYgk_EgM2n`mD[U`91
R0
w1701035327
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 2
L0 12 54
R3
R4
r1
!s85 0
31
Z22 !s108 1702221497.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source -work work -O0
R8
ngeneral@group@decoder
vinstructionLatch
R17
!i10b 1
!s100 4n>1Z=142EPamfdU1f5@I3
R2
IL>YSe^e6Ek:PMZ5IHN10b2
R0
w1702219405
8C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
FC:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
!i122 17
L0 3 36
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source|-work|work|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source -work work -O0
R8
ninstruction@latch
vinstructionPhaseDecoder
R17
!i10b 1
!s100 8j38jS4^?j@UPoI7Q<j@O1
R2
I=zSFC1:_zGYd?deJSiCdX0
R0
w1702220479
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 18
L0 21 123
R3
R4
r1
!s85 0
31
R18
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source -work work -O0
R8
ninstruction@phase@decoder
vinterruptStateMachine
R10
!i10b 1
!s100 CNoXG_QXjA:L=bF5J0j5`1
R2
ILJ1CKZEIJF>IGTOD20m6M2
R0
w1699790739
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 6
L0 17 269
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source|-work|work|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source -work work -O0
R8
ninterrupt@state@machine
vjumpGroupDecoder
R10
!i10b 1
!s100 a1YA7O@lP0N9`di>oCAn[3
R2
Icj9PKf6Mk;ZXe>eckedak3
R0
w1700915921
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 3
L0 29 179
R3
R4
r1
!s85 0
31
R22
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source -work work -O0
R8
njump@group@decoder
vloadStoreGroupDecoder
R10
!i10b 1
!s100 <H0;o:bdWz<]@`>9DFNba2
R2
I81hKY>HeQioOGV49TLP?<3
R0
w1701190993
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 4
L0 77 221
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source -work work -O0
R8
nload@store@group@decoder
voneOfEightDecoder
Z23 !s110 1702221503
!i10b 1
!s100 dE<SN5bzf]NXO@^z_0_=f2
R2
IdO3:RiYC6chlbXjW;Y4@F0
R0
w1700511585
8C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
!i122 25
L0 3 27
R3
R4
r1
!s85 0
31
R20
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|
!s101 -O0
!i113 1
R6
R19
R8
none@of@eight@decoder
vopxMultiplexer
R21
!i10b 1
!s100 f8SE`^`amHemi0@kMWz651
R2
IXafb6dXTN7nTEiGOO7O^L1
R0
w1702217223
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 1
L0 27 168
R3
R4
r1
!s85 0
31
R22
!s107 C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source|-work|work|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source -work work -O0
R8
nopx@multiplexer
vprocessorCoreInstructionTests
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z24 !s110 1702221505
!i10b 1
!s100 PPikFX:mgG;PSG9MnogLE1
R2
Iz7@O]0;4_R8IBKQ7L0U_C1
S1
R0
w1701534383
8C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv
FC:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv
!i122 32
L0 5 225
R3
R4
r1
!s85 0
31
Z25 !s108 1702221505.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv|C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv|
!s90 -reportprogress|300|-sv|-mfcu|+incdir+C:/Users/Duncan/git/ForthCPU|-work|work|C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv|C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv|
!s101 -O0
!i113 1
o-sv -mfcu -work work -O0
!s92 -sv -mfcu +incdir+C:/Users/Duncan/git/ForthCPU -work work -O0
R8
nprocessor@core@instruction@tests
vprogramCounter
R10
!i10b 1
!s100 X=NLWX0o3d1k<oWB_caE@0
R2
IMoRWNbNVmmKz7<=gZY^UY0
R0
w1701533046
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 7
L0 16 109
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source|-work|work|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source -work work -O0
R8
nprogram@counter
vregister
R17
!i10b 1
!s100 ]jdg@^JgL_YSYaS8R8ah<0
R2
IHolj;F3BTD=Rlfa6W40`J2
R0
w1700649771
8C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
!i122 21
L0 3 23
R3
R4
r1
!s85 0
31
R18
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|
!s101 -O0
!i113 1
R6
R19
R8
vregisterFile
R13
!i10b 1
!s100 2gaj?z<NMDa;H[ER8a_eG2
R2
IkLF[VHNm<nDFUND@X6n@40
R0
w1699570737
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 11
L0 3 104
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source|-work|work|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
Z26 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source -work work -O0
R8
nregister@file
vregisters
R24
!i10b 1
!s100 >A=?U_namgY:`RofcKS112
R2
I3D:inoVdN;WhBEE]>CQB[2
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 31
L0 8 166
R3
R4
r1
!s85 0
31
R25
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source|-work|work|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R26
R8
vregisterSequencer
R21
!i10b 1
!s100 keHIdQnUPRVXok`^Dd4Sm1
R2
I@D;]PM?eW]5OaY:i;FeRY3
R0
w1701692852
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 0
L0 33 143
R3
R4
r1
!s85 0
31
R22
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source|-work|work|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source -work work -O0
R8
nregister@sequencer
vrequestGenerator
R23
!i10b 1
!s100 GB=Cf29gF?4Wz^zJj@bdN3
R2
I76HeV_bQjb?hhXFP2h[gJ0
R0
w1702144155
8C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
!i122 24
L0 10 64
R3
R4
r1
!s85 0
31
R20
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|
!s101 -O0
!i113 1
R6
R19
R8
nrequest@generator
vsynchronizedCounter
R23
!i10b 1
!s100 MV@E2E<anMeA:^X[9Q8K13
R2
I@@J6=fLd`iMh>z@@eGl<M2
R0
w1702066731
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
!i122 23
L0 9 70
R3
R4
r1
!s85 0
31
R20
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|
!s101 -O0
!i113 1
R6
R19
R8
nsynchronized@counter
vsynchronizer
R23
!i10b 1
!s100 EMXB:<YJQJ0g_U7<fX5ZK0
R2
IeMf;0[AT;e7UB^?a]om142
R0
w1702145171
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
!i122 22
L0 3 44
R3
R4
r1
!s85 0
31
R20
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|
!s101 -O0
!i113 1
R6
R19
R8
vtransparentLatch
R14
!i10b 1
!s100 ?o2]4dzJ8lCMURUV5OF]=1
R2
I^5d>oH?He?mTn1YNbl[cJ3
R0
w1701623606
8C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
!i122 29
L0 3 18
R3
R4
r1
!s85 0
31
R15
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source|-work|work|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|
!s101 -O0
!i113 1
R6
R16
R8
ntransparent@latch
vupCounter
R14
!i10b 1
!s100 fmCodYgPY1iJXMhnUaog11
R2
I<BjS2;bd:z<J0aYk^JH_D0
R0
w1701536248
8C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
!i122 28
L0 5 46
R3
R4
r1
!s85 0
31
R15
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|
!s101 -O0
!i113 1
R6
R19
R8
nup@counter
