

================================================================
== Vitis HLS Report for 'rj_sbox'
================================================================
* Date:           Fri Apr  4 01:45:04 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.487 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_rj_sbox_Pipeline_glog_fu_73  |rj_sbox_Pipeline_glog  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_rj_sbox_Pipeline_alog_fu_80  |rj_sbox_Pipeline_alog  |        3|        ?|  15.000 ns|         ?|    3|    ?|       no|
        +---------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       85|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       37|      238|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       50|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       87|      386|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+----+----+-----+-----+
    |             Instance            |         Module        | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------+-----------------------+---------+----+----+-----+-----+
    |grp_rj_sbox_Pipeline_alog_fu_80  |rj_sbox_Pipeline_alog  |        0|   0|  18|   95|    0|
    |grp_rj_sbox_Pipeline_glog_fu_73  |rj_sbox_Pipeline_glog  |        0|   0|  19|  143|    0|
    +---------------------------------+-----------------------+---------+----+----+-----+-----+
    |Total                            |                       |        0|   0|  37|  238|    0|
    +---------------------------------+-----------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |sub_ln15_fu_102_p2    |         -|   0|  0|  15|           3|           8|
    |icmp_ln15_fu_109_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln37_fu_86_p2    |      icmp|   0|  0|  11|           8|           1|
    |i_fu_95_p3            |    select|   0|  0|   8|           1|           8|
    |xor_ln49_1_fu_205_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln49_2_fu_211_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln49_3_fu_217_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln49_4_fu_223_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln49_fu_229_p2    |       xor|   0|  0|   8|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  85|          60|          58|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_phi_mux_y_5_phi_fu_63_p6  |   9|          2|    8|         16|
    |ap_return                    |   9|          2|    8|         16|
    |y_5_reg_58                   |  14|          3|    8|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         13|   25|         62|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                     |  5|   0|    5|          0|
    |ap_return_preg                                |  8|   0|    8|          0|
    |atb_9_loc_fu_44                               |  8|   0|    8|          0|
    |grp_rj_sbox_Pipeline_alog_fu_80_ap_start_reg  |  1|   0|    1|          0|
    |grp_rj_sbox_Pipeline_glog_fu_73_ap_start_reg  |  1|   0|    1|          0|
    |i_loc_fu_48                                   |  8|   0|    8|          0|
    |icmp_ln15_reg_266                             |  1|   0|    1|          0|
    |icmp_ln37_reg_252                             |  1|   0|    1|          0|
    |sub_ln15_reg_261                              |  8|   0|    8|          0|
    |targetBlock_reg_256                           |  1|   0|    1|          0|
    |y_5_reg_58                                    |  8|   0|    8|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 50|   0|   50|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       rj_sbox|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       rj_sbox|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       rj_sbox|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       rj_sbox|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       rj_sbox|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       rj_sbox|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|       rj_sbox|  return value|
|x          |   in|    8|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

