Classic Timing Analyzer report for cpu
Fri May 17 11:47:36 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                              ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 11.904 ns                        ; reset                             ; div:DIV|high[30]                     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.426 ns                        ; control:ctrl|state.SB_END         ; mem_adress_in[27]                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.489 ns                        ; reset                             ; div:DIV|div_end                      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 66.65 MHz ( period = 15.004 ns ) ; control:ctrl|nextState.BREAK_2342 ; control:ctrl|state.BREAK             ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:ctrl|state.LS_CALC        ; control:ctrl|nextState.LS_START_1884 ; clk        ; clk      ; 836          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                   ;                                      ;            ;          ; 836          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+--------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 66.65 MHz ( period = 15.004 ns )                    ; control:ctrl|nextState.BREAK_2342          ; control:ctrl|state.BREAK                 ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; control:ctrl|nextState.SRL_2538            ; control:ctrl|state.SRL                   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 71.31 MHz ( period = 14.024 ns )                    ; control:ctrl|nextState.SLL_2578            ; control:ctrl|state.SLL                   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 71.32 MHz ( period = 14.022 ns )                    ; control:ctrl|nextState.SRA_2558            ; control:ctrl|state.SRA                   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.20 MHz ( period = 13.662 ns )                    ; control:ctrl|nextState.SHIFT_REG_2518      ; control:ctrl|state.SHIFT_REG             ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; control:ctrl|nextState.LS_CALC_1902        ; control:ctrl|state.LS_CALC               ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A                                     ; 75.28 MHz ( period = 13.284 ns )                    ; control:ctrl|nextState.OVERFLOW_1728       ; control:ctrl|state.OVERFLOW              ; clk        ; clk      ; None                        ; None                      ; 0.521 ns                ;
; N/A                                     ; 75.28 MHz ( period = 13.284 ns )                    ; control:ctrl|nextState.NOPCODE_1710        ; control:ctrl|state.NOPCODE               ; clk        ; clk      ; None                        ; None                      ; 0.512 ns                ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; control:ctrl|nextState.FETCH_2730          ; control:ctrl|state.FETCH                 ; clk        ; clk      ; None                        ; None                      ; 0.506 ns                ;
; N/A                                     ; 75.53 MHz ( period = 13.240 ns )                    ; control:ctrl|nextState.BEQ_2010            ; control:ctrl|state.BEQ                   ; clk        ; clk      ; None                        ; None                      ; 0.620 ns                ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; control:ctrl|nextState.ADD_2676            ; control:ctrl|state.ADD                   ; clk        ; clk      ; None                        ; None                      ; 0.627 ns                ;
; N/A                                     ; 75.68 MHz ( period = 13.214 ns )                    ; control:ctrl|nextState.ADDI_2046           ; control:ctrl|state.ADDI                  ; clk        ; clk      ; None                        ; None                      ; 0.623 ns                ;
; N/A                                     ; 75.73 MHz ( period = 13.204 ns )                    ; control:ctrl|nextState.AND_2656            ; control:ctrl|state.AND                   ; clk        ; clk      ; None                        ; None                      ; 0.621 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; control:ctrl|nextState.SUB_2636            ; control:ctrl|state.SUB                   ; clk        ; clk      ; None                        ; None                      ; 0.618 ns                ;
; N/A                                     ; 76.25 MHz ( period = 13.114 ns )                    ; control:ctrl|nextState.SRAV_2479           ; control:ctrl|state.SRAV                  ; clk        ; clk      ; None                        ; None                      ; 0.615 ns                ;
; N/A                                     ; 76.65 MHz ( period = 13.046 ns )                    ; control:ctrl|nextState.SLT_2402            ; control:ctrl|state.SLT                   ; clk        ; clk      ; None                        ; None                      ; 0.530 ns                ;
; N/A                                     ; 76.73 MHz ( period = 13.032 ns )                    ; control:ctrl|nextState.SHIFT_SHAMT_2598    ; control:ctrl|state.SHIFT_SHAMT           ; clk        ; clk      ; None                        ; None                      ; 0.618 ns                ;
; N/A                                     ; 76.79 MHz ( period = 13.022 ns )                    ; control:ctrl|nextState.ADDIU_2064          ; control:ctrl|state.ADDIU                 ; clk        ; clk      ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 76.89 MHz ( period = 13.006 ns )                    ; control:ctrl|nextState.INC_OP_2101         ; control:ctrl|state.INC_OP                ; clk        ; clk      ; None                        ; None                      ; 0.528 ns                ;
; N/A                                     ; 76.97 MHz ( period = 12.992 ns )                    ; control:ctrl|nextState.DEC_OP_2120         ; control:ctrl|state.DEC_OP                ; clk        ; clk      ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; control:ctrl|nextState.LS_WAIT_2_1620      ; control:ctrl|state.LS_WAIT_2             ; clk        ; clk      ; None                        ; None                      ; 0.630 ns                ;
; N/A                                     ; 77.17 MHz ( period = 12.958 ns )                    ; control:ctrl|nextState.BLE_1974            ; control:ctrl|state.BLE                   ; clk        ; clk      ; None                        ; None                      ; 0.525 ns                ;
; N/A                                     ; 77.18 MHz ( period = 12.956 ns )                    ; control:ctrl|nextState.BNE_1992            ; control:ctrl|state.BNE                   ; clk        ; clk      ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 78.54 MHz ( period = 12.732 ns )                    ; control:ctrl|nextState.INCDEC_ST_2082      ; control:ctrl|state.INCDEC_ST             ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 78.80 MHz ( period = 12.690 ns )                    ; control:ctrl|nextState.REG_WRITE_2028      ; control:ctrl|state.REG_WRITE             ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; control:ctrl|nextState.WRITERD_ARIT_2616   ; control:ctrl|state.WRITERD_ARIT          ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.35 MHz ( period = 12.602 ns )                    ; control:ctrl|nextState.INCDEC_WAIT_2_1638  ; control:ctrl|state.INCDEC_WAIT_2         ; clk        ; clk      ; None                        ; None                      ; 0.622 ns                ;
; N/A                                     ; 80.30 MHz ( period = 12.454 ns )                    ; control:ctrl|nextState.DECODE_2694         ; control:ctrl|state.DECODE                ; clk        ; clk      ; None                        ; None                      ; 0.537 ns                ;
; N/A                                     ; 80.35 MHz ( period = 12.446 ns )                    ; control:ctrl|nextState.EXP_WAIT_2_1602     ; control:ctrl|state.EXP_WAIT_2            ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.25 MHz ( period = 12.308 ns )                    ; control:ctrl|nextState.SLTI_1920           ; control:ctrl|state.SLTI                  ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; control:ctrl|nextState.BGT_1956            ; control:ctrl|state.BGT                   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.284 ns )                    ; control:ctrl|nextState.LS_START_1884       ; control:ctrl|state.LS_START              ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.55 MHz ( period = 12.262 ns )                    ; control:ctrl|nextState.RTE_2362            ; control:ctrl|state.RTE                   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.55 MHz ( period = 12.262 ns )                    ; control:ctrl|nextState.INCDEC_WAIT_2138    ; control:ctrl|state.INCDEC_WAIT           ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; control:ctrl|nextState.INCDEC_2156         ; control:ctrl|state.INCDEC                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.59 MHz ( period = 12.256 ns )                    ; control:ctrl|nextState.JR_2382             ; control:ctrl|state.JR                    ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.59 MHz ( period = 12.256 ns )                    ; control:ctrl|nextState.EXP_WRITE_1674      ; control:ctrl|state.EXP_WRITE             ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.61 MHz ( period = 12.254 ns )                    ; control:ctrl|nextState.J_2174              ; control:ctrl|state.J                     ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.62 MHz ( period = 12.252 ns )                    ; control:ctrl|nextState.MULT_RESULT_2284    ; control:ctrl|state.MULT_RESULT           ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; control:ctrl|nextState.DIV_RESULT_2228     ; control:ctrl|state.DIV_RESULT            ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.65 MHz ( period = 12.248 ns )                    ; control:ctrl|nextState.MFHI_2442           ; control:ctrl|state.MFHI                  ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.65 MHz ( period = 12.248 ns )                    ; control:ctrl|nextState.DIV_LOAD_2266       ; control:ctrl|state.DIV_LOAD              ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; control:ctrl|nextState.MFLO_2422           ; control:ctrl|state.MFLO                  ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; control:ctrl|nextState.MULT_CALC_2302      ; control:ctrl|state.MULT_CALC             ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; control:ctrl|nextState.MULT_LOAD_2322      ; control:ctrl|state.MULT_LOAD             ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; control:ctrl|nextState.DIV_CALC_2246       ; control:ctrl|state.DIV_CALC              ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; control:ctrl|nextState.LS_WAIT_1866        ; control:ctrl|state.LS_WAIT               ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.77 MHz ( period = 12.230 ns )                    ; control:ctrl|nextState.EXP_WAIT_1692       ; control:ctrl|state.EXP_WAIT              ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.79 MHz ( period = 12.226 ns )                    ; control:ctrl|nextState.LUI_1938            ; control:ctrl|state.LUI                   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.83 MHz ( period = 12.220 ns )                    ; control:ctrl|nextState.WAIT_2_1656         ; control:ctrl|state.WAIT_2                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.85 MHz ( period = 12.218 ns )                    ; control:ctrl|nextState.WAIT_2712           ; control:ctrl|state.WAIT                  ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.86 MHz ( period = 12.216 ns )                    ; control:ctrl|nextState.JAL_2210            ; control:ctrl|state.JAL                   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.86 MHz ( period = 12.216 ns )                    ; control:ctrl|nextState.WRITERD_SHIFT_2460  ; control:ctrl|state.WRITERD_SHIFT         ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; control:ctrl|nextState.SLLV_2498           ; control:ctrl|state.SLLV                  ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; control:ctrl|nextState.RETURN_ADDRESS_2192 ; control:ctrl|state.RETURN_ADDRESS        ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; control:ctrl|nextState.LH_END_1768         ; control:ctrl|state.LH_END                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; control:ctrl|nextState.LW_END_1748         ; control:ctrl|state.LW_END                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.50 MHz ( period = 11.696 ns )                    ; control:ctrl|nextState.SB_END_1848         ; control:ctrl|state.SB_END                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.50 MHz ( period = 11.696 ns )                    ; control:ctrl|nextState.LB_END_1788         ; control:ctrl|state.LB_END                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.51 MHz ( period = 11.694 ns )                    ; control:ctrl|nextState.SW_END_1808         ; control:ctrl|state.SW_END                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.51 MHz ( period = 11.694 ns )                    ; control:ctrl|nextState.SH_END_1828         ; control:ctrl|state.SH_END                ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 88.33 MHz ( period = 11.321 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 11.103 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.319 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 11.101 ns               ;
; N/A                                     ; 88.64 MHz ( period = 11.281 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 11.090 ns               ;
; N/A                                     ; 88.65 MHz ( period = 11.280 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 11.089 ns               ;
; N/A                                     ; 88.65 MHz ( period = 11.280 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 11.089 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 89.59 MHz ( period = 11.162 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.937 ns               ;
; N/A                                     ; 89.71 MHz ( period = 11.147 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.929 ns               ;
; N/A                                     ; 89.73 MHz ( period = 11.145 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.927 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.140 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.922 ns               ;
; N/A                                     ; 89.78 MHz ( period = 11.138 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.910 ns               ;
; N/A                                     ; 89.87 MHz ( period = 11.127 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.903 ns               ;
; N/A                                     ; 89.87 MHz ( period = 11.127 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.908 ns               ;
; N/A                                     ; 89.91 MHz ( period = 11.122 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.904 ns               ;
; N/A                                     ; 89.93 MHz ( period = 11.120 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.648 ns               ;
; N/A                                     ; 89.93 MHz ( period = 11.120 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.902 ns               ;
; N/A                                     ; 89.94 MHz ( period = 11.118 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.646 ns               ;
; N/A                                     ; 90.03 MHz ( period = 11.107 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.916 ns               ;
; N/A                                     ; 90.04 MHz ( period = 11.106 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.915 ns               ;
; N/A                                     ; 90.04 MHz ( period = 11.106 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.915 ns               ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.909 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.908 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.908 ns               ;
; N/A                                     ; 90.12 MHz ( period = 11.096 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.877 ns               ;
; N/A                                     ; 90.14 MHz ( period = 11.094 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.875 ns               ;
; N/A                                     ; 90.16 MHz ( period = 11.091 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[17]                 ; clk        ; clk      ; None                        ; None                      ; 10.872 ns               ;
; N/A                                     ; 90.18 MHz ( period = 11.089 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 90.19 MHz ( period = 11.088 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.896 ns               ;
; N/A                                     ; 90.19 MHz ( period = 11.088 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.896 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.891 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.081 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.890 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.081 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.890 ns               ;
; N/A                                     ; 90.25 MHz ( period = 11.080 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.635 ns               ;
; N/A                                     ; 90.26 MHz ( period = 11.079 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.634 ns               ;
; N/A                                     ; 90.26 MHz ( period = 11.079 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.634 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.070 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.878 ns               ;
; N/A                                     ; 90.35 MHz ( period = 11.068 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.876 ns               ;
; N/A                                     ; 90.43 MHz ( period = 11.058 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.839 ns               ;
; N/A                                     ; 90.45 MHz ( period = 11.056 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.837 ns               ;
; N/A                                     ; 90.45 MHz ( period = 11.056 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.864 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.055 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.863 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.055 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.863 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.048 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.864 ns               ;
; N/A                                     ; 90.55 MHz ( period = 11.044 ns )                    ; control:ctrl|state.AND                     ; control:ctrl|nextState.INCDEC_ST_2082    ; clk        ; clk      ; None                        ; None                      ; 8.476 ns                ;
; N/A                                     ; 90.57 MHz ( period = 11.041 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.857 ns               ;
; N/A                                     ; 90.63 MHz ( period = 11.034 ns )                    ; control:ctrl|state.BREAK                   ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.822 ns               ;
; N/A                                     ; 90.65 MHz ( period = 11.032 ns )                    ; control:ctrl|state.BREAK                   ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.820 ns               ;
; N/A                                     ; 90.66 MHz ( period = 11.030 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.66 MHz ( period = 11.030 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 90.66 MHz ( period = 11.030 ns )                    ; control:ctrl|state.AND                     ; control:ctrl|nextState.WRITERD_ARIT_2616 ; clk        ; clk      ; None                        ; None                      ; 8.379 ns                ;
; N/A                                     ; 90.67 MHz ( period = 11.029 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.864 ns               ;
; N/A                                     ; 90.67 MHz ( period = 11.029 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.864 ns               ;
; N/A                                     ; 90.69 MHz ( period = 11.026 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[14]                 ; clk        ; clk      ; None                        ; None                      ; 10.811 ns               ;
; N/A                                     ; 90.72 MHz ( period = 11.023 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.839 ns               ;
; N/A                                     ; 90.73 MHz ( period = 11.022 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[8]                  ; clk        ; clk      ; None                        ; None                      ; 10.835 ns               ;
; N/A                                     ; 90.74 MHz ( period = 11.021 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.583 ns               ;
; N/A                                     ; 90.76 MHz ( period = 11.018 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A                                     ; 90.77 MHz ( period = 11.017 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.825 ns               ;
; N/A                                     ; 90.77 MHz ( period = 11.017 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.825 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[2]                  ; clk        ; clk      ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.93 MHz ( period = 10.997 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 90.96 MHz ( period = 10.994 ns )                    ; control:ctrl|state.BREAK                   ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.809 ns               ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; control:ctrl|state.BREAK                   ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; control:ctrl|state.BREAK                   ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 91.01 MHz ( period = 10.988 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.763 ns               ;
; N/A                                     ; 91.06 MHz ( period = 10.982 ns )                    ; control:ctrl|state.DEC_OP                  ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.767 ns               ;
; N/A                                     ; 91.07 MHz ( period = 10.981 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.756 ns               ;
; N/A                                     ; 91.07 MHz ( period = 10.980 ns )                    ; control:ctrl|state.DEC_OP                  ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.765 ns               ;
; N/A                                     ; 91.15 MHz ( period = 10.971 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.813 ns               ;
; N/A                                     ; 91.16 MHz ( period = 10.970 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.744 ns               ;
; N/A                                     ; 91.21 MHz ( period = 10.964 ns )                    ; control:ctrl|state.SLT                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.745 ns               ;
; N/A                                     ; 91.22 MHz ( period = 10.963 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.738 ns               ;
; N/A                                     ; 91.22 MHz ( period = 10.962 ns )                    ; control:ctrl|state.SLT                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.743 ns               ;
; N/A                                     ; 91.23 MHz ( period = 10.961 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.482 ns               ;
; N/A                                     ; 91.24 MHz ( period = 10.960 ns )                    ; control:ctrl|state.BEQ                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.741 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.774 ns               ;
; N/A                                     ; 91.26 MHz ( period = 10.958 ns )                    ; control:ctrl|state.BEQ                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.739 ns               ;
; N/A                                     ; 91.28 MHz ( period = 10.955 ns )                    ; control:ctrl|state.BNE                     ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.763 ns               ;
; N/A                                     ; 91.30 MHz ( period = 10.953 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.729 ns               ;
; N/A                                     ; 91.30 MHz ( period = 10.953 ns )                    ; control:ctrl|state.BNE                     ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.761 ns               ;
; N/A                                     ; 91.36 MHz ( period = 10.946 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.722 ns               ;
; N/A                                     ; 91.39 MHz ( period = 10.942 ns )                    ; control:ctrl|state.DEC_OP                  ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.754 ns               ;
; N/A                                     ; 91.40 MHz ( period = 10.941 ns )                    ; control:ctrl|state.DEC_OP                  ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.753 ns               ;
; N/A                                     ; 91.40 MHz ( period = 10.941 ns )                    ; control:ctrl|state.DEC_OP                  ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.753 ns               ;
; N/A                                     ; 91.43 MHz ( period = 10.937 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.711 ns               ;
; N/A                                     ; 91.45 MHz ( period = 10.935 ns )                    ; control:ctrl|state.BREAK                   ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.757 ns               ;
; N/A                                     ; 91.45 MHz ( period = 10.935 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.710 ns               ;
; N/A                                     ; 91.48 MHz ( period = 10.931 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[12]                 ; clk        ; clk      ; None                        ; None                      ; 10.749 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[26]                 ; clk        ; clk      ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[27]                 ; clk        ; clk      ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 91.51 MHz ( period = 10.928 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.704 ns               ;
; N/A                                     ; 91.52 MHz ( period = 10.927 ns )                    ; control:ctrl|state.FETCH                   ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.715 ns               ;
; N/A                                     ; 91.52 MHz ( period = 10.926 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.448 ns               ;
; N/A                                     ; 91.53 MHz ( period = 10.925 ns )                    ; control:ctrl|state.FETCH                   ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.713 ns               ;
; N/A                                     ; 91.54 MHz ( period = 10.924 ns )                    ; control:ctrl|state.SLT                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.732 ns               ;
; N/A                                     ; 91.55 MHz ( period = 10.923 ns )                    ; control:ctrl|state.SLT                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.731 ns               ;
; N/A                                     ; 91.55 MHz ( period = 10.923 ns )                    ; control:ctrl|state.SLT                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.731 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.920 ns )                    ; control:ctrl|state.BEQ                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.919 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[20]                 ; clk        ; clk      ; None                        ; None                      ; 10.713 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.919 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[21]                 ; clk        ; clk      ; None                        ; None                      ; 10.713 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.919 ns )                    ; control:ctrl|state.BEQ                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.919 ns )                    ; control:ctrl|state.BEQ                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.60 MHz ( period = 10.917 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[17]                 ; clk        ; clk      ; None                        ; None                      ; 10.698 ns               ;
; N/A                                     ; 91.62 MHz ( period = 10.915 ns )                    ; control:ctrl|state.BNE                     ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.750 ns               ;
; N/A                                     ; 91.63 MHz ( period = 10.914 ns )                    ; control:ctrl|state.BNE                     ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.749 ns               ;
; N/A                                     ; 91.63 MHz ( period = 10.914 ns )                    ; control:ctrl|state.BNE                     ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.749 ns               ;
; N/A                                     ; 91.65 MHz ( period = 10.911 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.712 ns               ;
; N/A                                     ; 91.66 MHz ( period = 10.910 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[17]                 ; clk        ; clk      ; None                        ; None                      ; 10.691 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[18]                 ; clk        ; clk      ; None                        ; None                      ; 10.720 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; control:ctrl|state.AND                     ; Registrador:pc|Saida[19]                 ; clk        ; clk      ; None                        ; None                      ; 10.720 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.902 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.677 ns               ;
; N/A                                     ; 91.75 MHz ( period = 10.899 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.673 ns               ;
; N/A                                     ; 91.75 MHz ( period = 10.899 ns )                    ; control:ctrl|state.OVERFLOW                ; Registrador:pc|Saida[17]                 ; clk        ; clk      ; None                        ; None                      ; 10.679 ns               ;
; N/A                                     ; 91.81 MHz ( period = 10.892 ns )                    ; control:ctrl|state.ADDIU                   ; Registrador:pc|Saida[17]                 ; clk        ; clk      ; None                        ; None                      ; 10.673 ns               ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; control:ctrl|state.DECODE                  ; Registrador:pc|Saida[17]                 ; clk        ; clk      ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 91.85 MHz ( period = 10.887 ns )                    ; control:ctrl|state.FETCH                   ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.702 ns               ;
; N/A                                     ; 91.86 MHz ( period = 10.886 ns )                    ; control:ctrl|state.FETCH                   ; Registrador:pc|Saida[10]                 ; clk        ; clk      ; None                        ; None                      ; 10.701 ns               ;
; N/A                                     ; 91.86 MHz ( period = 10.886 ns )                    ; control:ctrl|state.FETCH                   ; Registrador:pc|Saida[11]                 ; clk        ; clk      ; None                        ; None                      ; 10.701 ns               ;
; N/A                                     ; 91.89 MHz ( period = 10.883 ns )                    ; control:ctrl|state.DEC_OP                  ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.702 ns               ;
; N/A                                     ; 91.89 MHz ( period = 10.883 ns )                    ; control:ctrl|state.LS_CALC                 ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 91.90 MHz ( period = 10.881 ns )                    ; control:ctrl|state.LS_CALC                 ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.663 ns               ;
; N/A                                     ; 91.95 MHz ( period = 10.876 ns )                    ; control:ctrl|state.BLE                     ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.678 ns               ;
; N/A                                     ; 91.95 MHz ( period = 10.875 ns )                    ; control:ctrl|state.BREAK                   ; Registrador:pc|Saida[6]                  ; clk        ; clk      ; None                        ; None                      ; 10.656 ns               ;
; N/A                                     ; 91.97 MHz ( period = 10.873 ns )                    ; control:ctrl|state.INC_OP                  ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.658 ns               ;
; N/A                                     ; 91.98 MHz ( period = 10.872 ns )                    ; control:ctrl|state.AND                     ; control:ctrl|nextState.OVERFLOW_1728     ; clk        ; clk      ; None                        ; None                      ; 8.271 ns                ;
; N/A                                     ; 91.99 MHz ( period = 10.871 ns )                    ; Registrador:rega|Saida[0]                  ; Registrador:pc|Saida[3]                  ; clk        ; clk      ; None                        ; None                      ; 10.677 ns               ;
; N/A                                     ; 91.99 MHz ( period = 10.871 ns )                    ; control:ctrl|state.INC_OP                  ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.656 ns               ;
; N/A                                     ; 92.00 MHz ( period = 10.869 ns )                    ; Registrador:rega|Saida[0]                  ; Registrador:pc|Saida[5]                  ; clk        ; clk      ; None                        ; None                      ; 10.675 ns               ;
; N/A                                     ; 92.03 MHz ( period = 10.866 ns )                    ; control:ctrl|state.BGT                     ; Registrador:pc|Saida[17]                 ; clk        ; clk      ; None                        ; None                      ; 10.646 ns               ;
; N/A                                     ; 92.04 MHz ( period = 10.865 ns )                    ; control:ctrl|state.SLT                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.680 ns               ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; control:ctrl|state.SLTI                    ; Registrador:pc|Saida[4]                  ; clk        ; clk      ; None                        ; None                      ; 10.639 ns               ;
; N/A                                     ; 92.07 MHz ( period = 10.861 ns )                    ; control:ctrl|state.BEQ                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.676 ns               ;
; N/A                                     ; 92.11 MHz ( period = 10.856 ns )                    ; control:ctrl|state.BNE                     ; Registrador:pc|Saida[1]                  ; clk        ; clk      ; None                        ; None                      ; 10.698 ns               ;
; N/A                                     ; 92.13 MHz ( period = 10.854 ns )                    ; control:ctrl|state.AND                     ; control:ctrl|nextState.REG_WRITE_2028    ; clk        ; clk      ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 92.15 MHz ( period = 10.852 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[14]                 ; clk        ; clk      ; None                        ; None                      ; 10.637 ns               ;
; N/A                                     ; 92.18 MHz ( period = 10.848 ns )                    ; control:ctrl|state.SUB                     ; Registrador:pc|Saida[8]                  ; clk        ; clk      ; None                        ; None                      ; 10.661 ns               ;
; N/A                                     ; 92.21 MHz ( period = 10.845 ns )                    ; control:ctrl|state.ADD                     ; Registrador:pc|Saida[14]                 ; clk        ; clk      ; None                        ; None                      ; 10.630 ns               ;
; N/A                                     ; 92.23 MHz ( period = 10.843 ns )                    ; control:ctrl|state.LS_CALC                 ; Registrador:pc|Saida[9]                  ; clk        ; clk      ; None                        ; None                      ; 10.652 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_CALC                          ; control:ctrl|nextState.LS_START_1884       ; clk        ; clk      ; None                       ; None                       ; 0.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.EXP_WAIT                         ; control:ctrl|nextState.EXP_WAIT_2_1602     ; clk        ; clk      ; None                       ; None                       ; 0.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDIU                            ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 0.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.INCDEC_WAIT                      ; control:ctrl|nextState.INCDEC_WAIT_2_1638  ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND                              ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_end                                     ; control:ctrl|nextState.DIV_CALC_2246       ; clk        ; clk      ; None                       ; None                       ; 0.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_end                                     ; control:ctrl|nextState.DIV_RESULT_2228     ; clk        ; clk      ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_START                         ; control:ctrl|nextState.LS_WAIT_1866        ; clk        ; clk      ; None                       ; None                       ; 0.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DIV_LOAD                         ; control:ctrl|nextState.DIV_CALC_2246       ; clk        ; clk      ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DIV_CALC                         ; control:ctrl|nextState.DIV_CALC_2246       ; clk        ; clk      ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.J                                ; control:ctrl|nextState.FETCH_2730          ; clk        ; clk      ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DIV_CALC                         ; control:ctrl|nextState.DIV_RESULT_2228     ; clk        ; clk      ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WAIT_2                           ; control:ctrl|nextState.DECODE_2694         ; clk        ; clk      ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.MULT_CALC                        ; control:ctrl|nextState.MULT_CALC_2302      ; clk        ; clk      ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.JR                               ; control:ctrl|nextState.FETCH_2730          ; clk        ; clk      ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SHIFT_SHAMT                      ; control:ctrl|nextState.SRL_2538            ; clk        ; clk      ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SRA                              ; control:ctrl|nextState.WRITERD_SHIFT_2460  ; clk        ; clk      ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.RTE                              ; control:ctrl|nextState.FETCH_2730          ; clk        ; clk      ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD                              ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.EXP_WAIT_2                       ; control:ctrl|nextState.EXP_WRITE_1674      ; clk        ; clk      ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD                              ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState.INCDEC_2156         ; clk        ; clk      ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.INCDEC_2156         ; clk        ; clk      ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.INCDEC                           ; control:ctrl|nextState.INCDEC_WAIT_2138    ; clk        ; clk      ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB                              ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 1.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB                              ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.BREAK                            ; control:ctrl|nextState.FETCH_2730          ; clk        ; clk      ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState.DEC_OP_2120         ; clk        ; clk      ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SLL                              ; control:ctrl|nextState.WRITERD_SHIFT_2460  ; clk        ; clk      ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState.SLL_2578            ; clk        ; clk      ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.INCDEC_2156         ; clk        ; clk      ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.DEC_OP_2120         ; clk        ; clk      ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_WAIT                          ; control:ctrl|nextState.LS_WAIT_2_1620      ; clk        ; clk      ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.INCDEC_WAIT_2                    ; control:ctrl|nextState.DEC_OP_2120         ; clk        ; clk      ; None                       ; None                       ; 1.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.INCDEC_2156         ; clk        ; clk      ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.EXP_WRITE                        ; control:ctrl|nextState.FETCH_2730          ; clk        ; clk      ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.MULT_CALC                        ; control:ctrl|nextState.MULT_RESULT_2284    ; clk        ; clk      ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.SHIFT_SHAMT_2598    ; clk        ; clk      ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.JAL_2210            ; clk        ; clk      ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.MULT_LOAD                        ; control:ctrl|nextState.MULT_CALC_2302      ; clk        ; clk      ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SRL                              ; control:ctrl|nextState.WRITERD_SHIFT_2460  ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.INCDEC_2156         ; clk        ; clk      ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SHIFT_SHAMT                      ; control:ctrl|nextState.SLL_2578            ; clk        ; clk      ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_WAIT_2                        ; control:ctrl|nextState.SH_END_1828         ; clk        ; clk      ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.DEC_OP_2120         ; clk        ; clk      ; None                       ; None                       ; 1.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState.MULT_CALC_2302      ; clk        ; clk      ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WAIT                             ; control:ctrl|nextState.WAIT_2_1656         ; clk        ; clk      ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState.SRAV_2479           ; clk        ; clk      ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_WAIT_2                        ; control:ctrl|nextState.LB_END_1788         ; clk        ; clk      ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.DEC_OP_2120         ; clk        ; clk      ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState.SRAV_2479           ; clk        ; clk      ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState.INC_OP_2101         ; clk        ; clk      ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.DEC_OP_2120         ; clk        ; clk      ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.JAL                              ; control:ctrl|nextState.RETURN_ADDRESS_2192 ; clk        ; clk      ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.DEC_OP_2120         ; clk        ; clk      ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI                             ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState.SLL_2578            ; clk        ; clk      ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.INC_OP_2101         ; clk        ; clk      ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_WAIT_2                        ; control:ctrl|nextState.LW_END_1748         ; clk        ; clk      ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.INCDEC_WAIT_2                    ; control:ctrl|nextState.INC_OP_2101         ; clk        ; clk      ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SRAV                             ; control:ctrl|nextState.WRITERD_SHIFT_2460  ; clk        ; clk      ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_WAIT_2                        ; control:ctrl|nextState.SB_END_1848         ; clk        ; clk      ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SHIFT_REG                        ; control:ctrl|nextState.SRAV_2479           ; clk        ; clk      ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI                             ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH                            ; control:ctrl|nextState.WAIT_2712           ; clk        ; clk      ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.INC_OP_2101         ; clk        ; clk      ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState.SRAV_2479           ; clk        ; clk      ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.SB_END_1848         ; clk        ; clk      ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SLLV                             ; control:ctrl|nextState.WRITERD_SHIFT_2460  ; clk        ; clk      ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_WAIT_2                        ; control:ctrl|nextState.LH_END_1768         ; clk        ; clk      ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.INC_OP_2101         ; clk        ; clk      ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE                           ; control:ctrl|nextState.LS_CALC_1902        ; clk        ; clk      ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState.SLL_2578            ; clk        ; clk      ; None                       ; None                       ; 2.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LS_WAIT_2                        ; control:ctrl|nextState.SW_END_1808         ; clk        ; clk      ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.INC_OP_2101         ; clk        ; clk      ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.SRL_2538            ; clk        ; clk      ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.INC_OP_2101         ; clk        ; clk      ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.SW_END_1808         ; clk        ; clk      ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.MFHI_2442           ; clk        ; clk      ; None                       ; None                       ; 2.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState.MULT_RESULT_2284    ; clk        ; clk      ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.INC_OP                           ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.BREAK_2342          ; clk        ; clk      ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.LB_END_1788         ; clk        ; clk      ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.LUI                              ; control:ctrl|nextState.FETCH_2730          ; clk        ; clk      ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState.SLL_2578            ; clk        ; clk      ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.SW_END_1808         ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.LH_END_1768         ; clk        ; clk      ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.SRAV_2479           ; clk        ; clk      ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.INC_OP                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.LH_END_1768         ; clk        ; clk      ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE                           ; control:ctrl|nextState.INCDEC_2156         ; clk        ; clk      ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.SLL_2578            ; clk        ; clk      ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.JAL_2210            ; clk        ; clk      ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.SHIFT_SHAMT_2598    ; clk        ; clk      ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.LH_END_1768         ; clk        ; clk      ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.SB_END_1848         ; clk        ; clk      ; None                       ; None                       ; 2.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DEC_OP                           ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.LS_CALC_1902        ; clk        ; clk      ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.SB_END_1848         ; clk        ; clk      ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.SW_END_1808         ; clk        ; clk      ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.LS_CALC_1902        ; clk        ; clk      ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[25]                            ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.MFHI_2442           ; clk        ; clk      ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState.SRAV_2479           ; clk        ; clk      ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[25]                            ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.BREAK_2342          ; clk        ; clk      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.MFLO_2422           ; clk        ; clk      ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE                           ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.JAL_2210            ; clk        ; clk      ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[15]                          ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.MFHI_2442           ; clk        ; clk      ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[24]                            ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.BREAK_2342          ; clk        ; clk      ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[25]                            ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[15]                          ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DEC_OP                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[24]                            ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.SH_END_1828         ; clk        ; clk      ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[25]                            ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.BEQ_2010            ; clk        ; clk      ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState.REG_WRITE_2028      ; clk        ; clk      ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.SW_END_1808         ; clk        ; clk      ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.LH_END_1768         ; clk        ; clk      ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[15]                          ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState.SRA_2558            ; clk        ; clk      ; None                       ; None                       ; 3.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[24]                            ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.JAL_2210            ; clk        ; clk      ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[24]                            ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.SB_END_1848         ; clk        ; clk      ; None                       ; None                       ; 2.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState.WRITERD_ARIT_2616   ; clk        ; clk      ; None                       ; None                       ; 2.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.ADD_2676            ; clk        ; clk      ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.ADDI_2046           ; clk        ; clk      ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState.OVERFLOW_1728       ; clk        ; clk      ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.LS_CALC_1902        ; clk        ; clk      ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.LS_CALC_1902        ; clk        ; clk      ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.RTE_2362            ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.SLTI_1920           ; clk        ; clk      ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.SW_END_1808         ; clk        ; clk      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.J_2174              ; clk        ; clk      ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.JAL_2210            ; clk        ; clk      ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.BEQ_2010            ; clk        ; clk      ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.ADD_2676            ; clk        ; clk      ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.DIV_LOAD_2266       ; clk        ; clk      ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState.SUB_2636            ; clk        ; clk      ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.BEQ_2010            ; clk        ; clk      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState.SHIFT_REG_2518      ; clk        ; clk      ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.BREAK_2342          ; clk        ; clk      ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState.BREAK_2342          ; clk        ; clk      ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.LUI_1938            ; clk        ; clk      ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.MFHI_2442           ; clk        ; clk      ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.SH_END_1828         ; clk        ; clk      ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE                           ; control:ctrl|nextState.MULT_LOAD_2322      ; clk        ; clk      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState.BREAK_2342          ; clk        ; clk      ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState.LUI_1938            ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState.SHIFT_SHAMT_2598    ; clk        ; clk      ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE                           ; control:ctrl|nextState.BLE_1974            ; clk        ; clk      ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState.SLT_2402            ; clk        ; clk      ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState.JR_2382             ; clk        ; clk      ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState.ADDI_2046           ; clk        ; clk      ; None                       ; None                       ; 2.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState.SLT_2402            ; clk        ; clk      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState.INCDEC_ST_2082      ; clk        ; clk      ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState.MFHI_2442           ; clk        ; clk      ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE                           ; control:ctrl|nextState.LUI_1938            ; clk        ; clk      ; None                       ; None                       ; 2.342 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+----------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+----------------------+----------+
; N/A                                     ; None                                                ; 11.904 ns  ; reset ; div:DIV|high[30]     ; clk      ;
; N/A                                     ; None                                                ; 11.854 ns  ; reset ; div:DIV|high[29]     ; clk      ;
; N/A                                     ; None                                                ; 11.848 ns  ; reset ; div:DIV|high[27]     ; clk      ;
; N/A                                     ; None                                                ; 11.806 ns  ; reset ; div:DIV|high[26]     ; clk      ;
; N/A                                     ; None                                                ; 11.679 ns  ; reset ; div:DIV|high[31]     ; clk      ;
; N/A                                     ; None                                                ; 11.563 ns  ; reset ; div:DIV|high[28]     ; clk      ;
; N/A                                     ; None                                                ; 11.531 ns  ; reset ; div:DIV|high[16]     ; clk      ;
; N/A                                     ; None                                                ; 11.462 ns  ; reset ; div:DIV|high[25]     ; clk      ;
; N/A                                     ; None                                                ; 11.390 ns  ; reset ; div:DIV|high[18]     ; clk      ;
; N/A                                     ; None                                                ; 11.373 ns  ; reset ; div:DIV|high[17]     ; clk      ;
; N/A                                     ; None                                                ; 11.297 ns  ; reset ; div:DIV|high[22]     ; clk      ;
; N/A                                     ; None                                                ; 11.266 ns  ; reset ; div:DIV|high[20]     ; clk      ;
; N/A                                     ; None                                                ; 11.261 ns  ; reset ; div:DIV|high[21]     ; clk      ;
; N/A                                     ; None                                                ; 11.245 ns  ; reset ; div:DIV|high[24]     ; clk      ;
; N/A                                     ; None                                                ; 11.239 ns  ; reset ; div:DIV|high[19]     ; clk      ;
; N/A                                     ; None                                                ; 11.151 ns  ; reset ; div:DIV|high[23]     ; clk      ;
; N/A                                     ; None                                                ; 11.108 ns  ; reset ; div:DIV|low[31]      ; clk      ;
; N/A                                     ; None                                                ; 11.073 ns  ; reset ; div:DIV|low[30]      ; clk      ;
; N/A                                     ; None                                                ; 11.038 ns  ; reset ; div:DIV|low[29]      ; clk      ;
; N/A                                     ; None                                                ; 11.003 ns  ; reset ; div:DIV|low[28]      ; clk      ;
; N/A                                     ; None                                                ; 10.968 ns  ; reset ; div:DIV|low[27]      ; clk      ;
; N/A                                     ; None                                                ; 10.933 ns  ; reset ; div:DIV|low[26]      ; clk      ;
; N/A                                     ; None                                                ; 10.898 ns  ; reset ; div:DIV|low[25]      ; clk      ;
; N/A                                     ; None                                                ; 10.880 ns  ; reset ; div:DIV|high[15]     ; clk      ;
; N/A                                     ; None                                                ; 10.871 ns  ; reset ; div:DIV|high[9]      ; clk      ;
; N/A                                     ; None                                                ; 10.863 ns  ; reset ; div:DIV|low[24]      ; clk      ;
; N/A                                     ; None                                                ; 10.854 ns  ; reset ; div:DIV|high[2]      ; clk      ;
; N/A                                     ; None                                                ; 10.847 ns  ; reset ; div:DIV|high[14]     ; clk      ;
; N/A                                     ; None                                                ; 10.843 ns  ; reset ; div:DIV|high[13]     ; clk      ;
; N/A                                     ; None                                                ; 10.783 ns  ; reset ; div:DIV|high[11]     ; clk      ;
; N/A                                     ; None                                                ; 10.779 ns  ; reset ; div:DIV|high[12]     ; clk      ;
; N/A                                     ; None                                                ; 10.767 ns  ; reset ; div:DIV|low[23]      ; clk      ;
; N/A                                     ; None                                                ; 10.732 ns  ; reset ; div:DIV|low[22]      ; clk      ;
; N/A                                     ; None                                                ; 10.697 ns  ; reset ; div:DIV|low[21]      ; clk      ;
; N/A                                     ; None                                                ; 10.692 ns  ; reset ; div:DIV|high[3]      ; clk      ;
; N/A                                     ; None                                                ; 10.667 ns  ; reset ; div:DIV|high[1]      ; clk      ;
; N/A                                     ; None                                                ; 10.662 ns  ; reset ; div:DIV|low[20]      ; clk      ;
; N/A                                     ; None                                                ; 10.627 ns  ; reset ; div:DIV|low[19]      ; clk      ;
; N/A                                     ; None                                                ; 10.592 ns  ; reset ; div:DIV|low[18]      ; clk      ;
; N/A                                     ; None                                                ; 10.557 ns  ; reset ; div:DIV|low[17]      ; clk      ;
; N/A                                     ; None                                                ; 10.530 ns  ; reset ; div:DIV|high[0]      ; clk      ;
; N/A                                     ; None                                                ; 10.526 ns  ; reset ; div:DIV|high[10]     ; clk      ;
; N/A                                     ; None                                                ; 10.522 ns  ; reset ; div:DIV|low[16]      ; clk      ;
; N/A                                     ; None                                                ; 10.507 ns  ; reset ; div:DIV|high[6]      ; clk      ;
; N/A                                     ; None                                                ; 10.475 ns  ; reset ; div:DIV|high[4]      ; clk      ;
; N/A                                     ; None                                                ; 10.466 ns  ; reset ; div:DIV|high[5]      ; clk      ;
; N/A                                     ; None                                                ; 10.456 ns  ; reset ; div:DIV|high[8]      ; clk      ;
; N/A                                     ; None                                                ; 10.366 ns  ; reset ; div:DIV|high[7]      ; clk      ;
; N/A                                     ; None                                                ; 10.317 ns  ; reset ; div:DIV|low[15]      ; clk      ;
; N/A                                     ; None                                                ; 10.282 ns  ; reset ; div:DIV|low[14]      ; clk      ;
; N/A                                     ; None                                                ; 10.247 ns  ; reset ; div:DIV|low[13]      ; clk      ;
; N/A                                     ; None                                                ; 10.212 ns  ; reset ; div:DIV|low[12]      ; clk      ;
; N/A                                     ; None                                                ; 10.177 ns  ; reset ; div:DIV|low[11]      ; clk      ;
; N/A                                     ; None                                                ; 10.142 ns  ; reset ; div:DIV|low[10]      ; clk      ;
; N/A                                     ; None                                                ; 10.107 ns  ; reset ; div:DIV|low[9]       ; clk      ;
; N/A                                     ; None                                                ; 10.072 ns  ; reset ; div:DIV|low[8]       ; clk      ;
; N/A                                     ; None                                                ; 9.976 ns   ; reset ; div:DIV|low[7]       ; clk      ;
; N/A                                     ; None                                                ; 9.941 ns   ; reset ; div:DIV|low[6]       ; clk      ;
; N/A                                     ; None                                                ; 9.906 ns   ; reset ; div:DIV|low[5]       ; clk      ;
; N/A                                     ; None                                                ; 9.871 ns   ; reset ; div:DIV|low[4]       ; clk      ;
; N/A                                     ; None                                                ; 9.836 ns   ; reset ; div:DIV|low[3]       ; clk      ;
; N/A                                     ; None                                                ; 9.801 ns   ; reset ; div:DIV|low[2]       ; clk      ;
; N/A                                     ; None                                                ; 9.766 ns   ; reset ; div:DIV|low[1]       ; clk      ;
; N/A                                     ; None                                                ; 9.703 ns   ; reset ; div:DIV|low[0]       ; clk      ;
; N/A                                     ; None                                                ; 9.612 ns   ; reset ; div:DIV|dividend[20] ; clk      ;
; N/A                                     ; None                                                ; 9.575 ns   ; reset ; div:DIV|dividend[18] ; clk      ;
; N/A                                     ; None                                                ; 9.574 ns   ; reset ; div:DIV|dividend[17] ; clk      ;
; N/A                                     ; None                                                ; 9.572 ns   ; reset ; div:DIV|dividend[15] ; clk      ;
; N/A                                     ; None                                                ; 9.562 ns   ; reset ; div:DIV|dividend[22] ; clk      ;
; N/A                                     ; None                                                ; 9.561 ns   ; reset ; div:DIV|dividend[21] ; clk      ;
; N/A                                     ; None                                                ; 9.527 ns   ; reset ; div:DIV|dividend[31] ; clk      ;
; N/A                                     ; None                                                ; 9.479 ns   ; reset ; div:DIV|quotient[0]  ; clk      ;
; N/A                                     ; None                                                ; 9.357 ns   ; reset ; div:DIV|dividend[10] ; clk      ;
; N/A                                     ; None                                                ; 9.315 ns   ; reset ; div:DIV|dividend[16] ; clk      ;
; N/A                                     ; None                                                ; 9.310 ns   ; reset ; div:DIV|dividend[19] ; clk      ;
; N/A                                     ; None                                                ; 9.309 ns   ; reset ; div:DIV|dividend[12] ; clk      ;
; N/A                                     ; None                                                ; 9.304 ns   ; reset ; div:DIV|dividend[14] ; clk      ;
; N/A                                     ; None                                                ; 9.240 ns   ; reset ; div:DIV|dividend[29] ; clk      ;
; N/A                                     ; None                                                ; 9.240 ns   ; reset ; div:DIV|dividend[26] ; clk      ;
; N/A                                     ; None                                                ; 9.239 ns   ; reset ; div:DIV|dividend[24] ; clk      ;
; N/A                                     ; None                                                ; 9.238 ns   ; reset ; div:DIV|dividend[23] ; clk      ;
; N/A                                     ; None                                                ; 9.234 ns   ; reset ; div:DIV|dividend[27] ; clk      ;
; N/A                                     ; None                                                ; 9.231 ns   ; reset ; div:DIV|dividend[28] ; clk      ;
; N/A                                     ; None                                                ; 9.228 ns   ; reset ; div:DIV|dividend[25] ; clk      ;
; N/A                                     ; None                                                ; 9.223 ns   ; reset ; div:DIV|dividend[30] ; clk      ;
; N/A                                     ; None                                                ; 9.191 ns   ; reset ; div:DIV|dividend[39] ; clk      ;
; N/A                                     ; None                                                ; 9.182 ns   ; reset ; div:DIV|dividend[59] ; clk      ;
; N/A                                     ; None                                                ; 9.182 ns   ; reset ; div:DIV|dividend[54] ; clk      ;
; N/A                                     ; None                                                ; 9.182 ns   ; reset ; div:DIV|dividend[53] ; clk      ;
; N/A                                     ; None                                                ; 9.180 ns   ; reset ; div:DIV|dividend[51] ; clk      ;
; N/A                                     ; None                                                ; 9.180 ns   ; reset ; div:DIV|dividend[50] ; clk      ;
; N/A                                     ; None                                                ; 9.178 ns   ; reset ; div:DIV|dividend[41] ; clk      ;
; N/A                                     ; None                                                ; 9.178 ns   ; reset ; div:DIV|dividend[40] ; clk      ;
; N/A                                     ; None                                                ; 9.177 ns   ; reset ; div:DIV|dividend[35] ; clk      ;
; N/A                                     ; None                                                ; 9.177 ns   ; reset ; div:DIV|dividend[34] ; clk      ;
; N/A                                     ; None                                                ; 9.173 ns   ; reset ; div:DIV|dividend[49] ; clk      ;
; N/A                                     ; None                                                ; 9.173 ns   ; reset ; div:DIV|dividend[48] ; clk      ;
; N/A                                     ; None                                                ; 9.170 ns   ; reset ; div:DIV|dividend[43] ; clk      ;
; N/A                                     ; None                                                ; 9.170 ns   ; reset ; div:DIV|dividend[42] ; clk      ;
; N/A                                     ; None                                                ; 9.166 ns   ; reset ; div:DIV|dividend[45] ; clk      ;
; N/A                                     ; None                                                ; 9.166 ns   ; reset ; div:DIV|dividend[44] ; clk      ;
; N/A                                     ; None                                                ; 9.161 ns   ; reset ; div:DIV|dividend[47] ; clk      ;
; N/A                                     ; None                                                ; 9.161 ns   ; reset ; div:DIV|dividend[46] ; clk      ;
; N/A                                     ; None                                                ; 9.141 ns   ; reset ; div:DIV|dividend[3]  ; clk      ;
; N/A                                     ; None                                                ; 9.140 ns   ; reset ; div:DIV|dividend[5]  ; clk      ;
; N/A                                     ; None                                                ; 9.131 ns   ; reset ; div:DIV|dividend[1]  ; clk      ;
; N/A                                     ; None                                                ; 9.125 ns   ; reset ; div:DIV|dividend[6]  ; clk      ;
; N/A                                     ; None                                                ; 9.058 ns   ; reset ; div:DIV|dividend[36] ; clk      ;
; N/A                                     ; None                                                ; 9.054 ns   ; reset ; div:DIV|dividend[32] ; clk      ;
; N/A                                     ; None                                                ; 9.053 ns   ; reset ; div:DIV|dividend[9]  ; clk      ;
; N/A                                     ; None                                                ; 9.052 ns   ; reset ; div:DIV|dividend[7]  ; clk      ;
; N/A                                     ; None                                                ; 9.051 ns   ; reset ; div:DIV|dividend[11] ; clk      ;
; N/A                                     ; None                                                ; 9.049 ns   ; reset ; div:DIV|dividend[8]  ; clk      ;
; N/A                                     ; None                                                ; 9.049 ns   ; reset ; div:DIV|dividend[13] ; clk      ;
; N/A                                     ; None                                                ; 9.049 ns   ; reset ; div:DIV|dividend[52] ; clk      ;
; N/A                                     ; None                                                ; 8.852 ns   ; reset ; div:DIV|dividend[38] ; clk      ;
; N/A                                     ; None                                                ; 8.851 ns   ; reset ; div:DIV|dividend[37] ; clk      ;
; N/A                                     ; None                                                ; 8.848 ns   ; reset ; div:DIV|dividend[57] ; clk      ;
; N/A                                     ; None                                                ; 8.848 ns   ; reset ; div:DIV|dividend[56] ; clk      ;
; N/A                                     ; None                                                ; 8.847 ns   ; reset ; div:DIV|dividend[33] ; clk      ;
; N/A                                     ; None                                                ; 8.846 ns   ; reset ; div:DIV|dividend[60] ; clk      ;
; N/A                                     ; None                                                ; 8.846 ns   ; reset ; div:DIV|dividend[55] ; clk      ;
; N/A                                     ; None                                                ; 8.844 ns   ; reset ; div:DIV|dividend[62] ; clk      ;
; N/A                                     ; None                                                ; 8.844 ns   ; reset ; div:DIV|dividend[61] ; clk      ;
; N/A                                     ; None                                                ; 8.758 ns   ; reset ; div:DIV|dividend[2]  ; clk      ;
; N/A                                     ; None                                                ; 8.755 ns   ; reset ; div:DIV|dividend[0]  ; clk      ;
; N/A                                     ; None                                                ; 8.751 ns   ; reset ; div:DIV|dividend[4]  ; clk      ;
; N/A                                     ; None                                                ; 8.713 ns   ; reset ; div:DIV|dividend[58] ; clk      ;
; N/A                                     ; None                                                ; 5.163 ns   ; reset ; div:DIV|divisor[29]  ; clk      ;
; N/A                                     ; None                                                ; 5.163 ns   ; reset ; div:DIV|divisor[28]  ; clk      ;
; N/A                                     ; None                                                ; 5.162 ns   ; reset ; div:DIV|divisor[26]  ; clk      ;
; N/A                                     ; None                                                ; 5.162 ns   ; reset ; div:DIV|divisor[27]  ; clk      ;
; N/A                                     ; None                                                ; 5.161 ns   ; reset ; div:DIV|divisor[16]  ; clk      ;
; N/A                                     ; None                                                ; 5.161 ns   ; reset ; div:DIV|divisor[17]  ; clk      ;
; N/A                                     ; None                                                ; 5.159 ns   ; reset ; div:DIV|divisor[14]  ; clk      ;
; N/A                                     ; None                                                ; 5.159 ns   ; reset ; div:DIV|divisor[15]  ; clk      ;
; N/A                                     ; None                                                ; 5.158 ns   ; reset ; div:DIV|divisor[21]  ; clk      ;
; N/A                                     ; None                                                ; 5.158 ns   ; reset ; div:DIV|divisor[20]  ; clk      ;
; N/A                                     ; None                                                ; 5.158 ns   ; reset ; div:DIV|divisor[18]  ; clk      ;
; N/A                                     ; None                                                ; 5.158 ns   ; reset ; div:DIV|divisor[19]  ; clk      ;
; N/A                                     ; None                                                ; 5.157 ns   ; reset ; div:DIV|divisor[24]  ; clk      ;
; N/A                                     ; None                                                ; 5.157 ns   ; reset ; div:DIV|divisor[25]  ; clk      ;
; N/A                                     ; None                                                ; 5.155 ns   ; reset ; div:DIV|divisor[23]  ; clk      ;
; N/A                                     ; None                                                ; 5.155 ns   ; reset ; div:DIV|divisor[22]  ; clk      ;
; N/A                                     ; None                                                ; 4.933 ns   ; reset ; mult:MULT|low[31]    ; clk      ;
; N/A                                     ; None                                                ; 4.933 ns   ; reset ; mult:MULT|high[25]   ; clk      ;
; N/A                                     ; None                                                ; 4.933 ns   ; reset ; mult:MULT|high[20]   ; clk      ;
; N/A                                     ; None                                                ; 4.933 ns   ; reset ; mult:MULT|high[16]   ; clk      ;
; N/A                                     ; None                                                ; 4.933 ns   ; reset ; mult:MULT|high[19]   ; clk      ;
; N/A                                     ; None                                                ; 4.929 ns   ; reset ; mult:MULT|high[24]   ; clk      ;
; N/A                                     ; None                                                ; 4.929 ns   ; reset ; mult:MULT|high[29]   ; clk      ;
; N/A                                     ; None                                                ; 4.929 ns   ; reset ; mult:MULT|high[22]   ; clk      ;
; N/A                                     ; None                                                ; 4.929 ns   ; reset ; mult:MULT|high[23]   ; clk      ;
; N/A                                     ; None                                                ; 4.929 ns   ; reset ; mult:MULT|high[26]   ; clk      ;
; N/A                                     ; None                                                ; 4.929 ns   ; reset ; mult:MULT|low[11]    ; clk      ;
; N/A                                     ; None                                                ; 4.920 ns   ; reset ; mult:MULT|high[1]    ; clk      ;
; N/A                                     ; None                                                ; 4.920 ns   ; reset ; mult:MULT|low[0]     ; clk      ;
; N/A                                     ; None                                                ; 4.920 ns   ; reset ; mult:MULT|high[0]    ; clk      ;
; N/A                                     ; None                                                ; 4.920 ns   ; reset ; mult:MULT|low[21]    ; clk      ;
; N/A                                     ; None                                                ; 4.920 ns   ; reset ; mult:MULT|high[14]   ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[2]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[2]    ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[3]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[4]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[1]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[3]    ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[4]    ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[5]    ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[5]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[6]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[6]    ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[7]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[7]    ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[21]   ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|low[8]     ; clk      ;
; N/A                                     ; None                                                ; 4.878 ns   ; reset ; mult:MULT|high[8]    ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|low[22]    ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|low[10]    ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|low[9]     ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|high[12]   ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|high[10]   ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|high[11]   ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|high[9]    ; clk      ;
; N/A                                     ; None                                                ; 4.864 ns   ; reset ; mult:MULT|high[13]   ; clk      ;
; N/A                                     ; None                                                ; 4.860 ns   ; reset ; mult:MULT|low[26]    ; clk      ;
; N/A                                     ; None                                                ; 4.754 ns   ; reset ; mult:MULT|low[23]    ; clk      ;
; N/A                                     ; None                                                ; 4.696 ns   ; reset ; mult:MULT|low[24]    ; clk      ;
; N/A                                     ; None                                                ; 4.696 ns   ; reset ; mult:MULT|low[12]    ; clk      ;
; N/A                                     ; None                                                ; 4.696 ns   ; reset ; mult:MULT|low[14]    ; clk      ;
; N/A                                     ; None                                                ; 4.696 ns   ; reset ; mult:MULT|low[13]    ; clk      ;
; N/A                                     ; None                                                ; 4.696 ns   ; reset ; mult:MULT|low[15]    ; clk      ;
; N/A                                     ; None                                                ; 4.693 ns   ; reset ; mult:MULT|low[25]    ; clk      ;
; N/A                                     ; None                                                ; 4.693 ns   ; reset ; mult:MULT|low[16]    ; clk      ;
; N/A                                     ; None                                                ; 4.693 ns   ; reset ; mult:MULT|low[17]    ; clk      ;
; N/A                                     ; None                                                ; 4.693 ns   ; reset ; mult:MULT|high[15]   ; clk      ;
; N/A                                     ; None                                                ; 4.613 ns   ; reset ; div:DIV|divisor[12]  ; clk      ;
; N/A                                     ; None                                                ; 4.613 ns   ; reset ; div:DIV|divisor[11]  ; clk      ;
; N/A                                     ; None                                                ; 4.612 ns   ; reset ; div:DIV|divisor[7]   ; clk      ;
; N/A                                     ; None                                                ; 4.612 ns   ; reset ; div:DIV|divisor[8]   ; clk      ;
; N/A                                     ; None                                                ; 4.612 ns   ; reset ; div:DIV|divisor[10]  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+----------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                         ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 11.426 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 11.328 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 11.314 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 11.067 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 11.051 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.998 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.969 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.955 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.828 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.812 ns  ; control:ctrl|state.NOPCODE   ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 10.803 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.794 ns  ; control:ctrl|state.LH_END    ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.786 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 10.718 ns  ; control:ctrl|state.NOPCODE   ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.717 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.706 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.692 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.668 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.642 ns  ; control:ctrl|state.LW_END    ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.637 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.630 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 10.616 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 10.615 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.597 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 10.591 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 10.581 ns  ; control:ctrl|state.INCDEC    ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.570 ns  ; control:ctrl|state.LW_END    ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.550 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 10.547 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.539 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.532 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 10.525 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.522 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.518 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 10.517 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.503 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.499 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 10.485 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 10.473 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.473 ns  ; control:ctrl|state.LH_END    ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.452 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 10.438 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 10.435 ns  ; control:ctrl|state.LH_END    ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.431 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.430 ns  ; control:ctrl|state.LW_END    ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 10.410 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 10.363 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 10.361 ns  ; control:ctrl|state.LW_END    ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.351 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 10.347 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.337 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.333 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.332 ns  ; control:ctrl|state.NOPCODE   ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 10.319 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.312 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 10.309 ns  ; control:ctrl|state.OVERFLOW  ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 10.309 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.301 ns  ; control:ctrl|state.NOPCODE   ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 10.298 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 10.293 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.279 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.265 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 10.262 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.261 ns  ; control:ctrl|state.LH_END    ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 10.255 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 10.251 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 10.240 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.222 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 10.222 ns  ; control:ctrl|state.INCDEC    ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.211 ns  ; control:ctrl|state.LW_END    ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.210 ns  ; control:ctrl|state.OVERFLOW  ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 10.195 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.192 ns  ; control:ctrl|state.LH_END    ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.181 ns  ; control:ctrl|state.SW_END    ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.181 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 10.175 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 10.167 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.156 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 10.142 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.136 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 10.131 ns  ; control:ctrl|state.NOPCODE   ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 10.125 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 10.116 ns  ; control:ctrl|state.OVERFLOW  ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 10.114 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 10.111 ns  ; control:ctrl|state.SB_END    ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 10.109 ns  ; control:ctrl|state.LB_END    ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.089 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 10.084 ns  ; control:ctrl|state.LS_WAIT   ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 10.056 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 10.035 ns  ; control:ctrl|state.SH_END    ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 10.013 ns  ; control:ctrl|state.INCDEC_ST ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 10.010 ns  ; control:ctrl|state.LS_START  ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 10.005 ns  ; control:ctrl|state.LH_END    ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 10.003 ns  ; control:ctrl|state.NOPCODE   ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 9.999 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 9.998 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 9.995 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 9.988 ns   ; control:ctrl|state.SH_END    ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 9.985 ns   ; control:ctrl|state.NOPCODE   ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 9.983 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 9.981 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 9.980 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 9.968 ns   ; control:ctrl|state.NOPCODE   ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 9.966 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 9.965 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.955 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 9.950 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 9.950 ns   ; control:ctrl|state.NOPCODE   ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 9.941 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 9.941 ns   ; control:ctrl|state.LS_START  ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 9.930 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 9.923 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 9.919 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 9.918 ns   ; control:ctrl|state.SH_END    ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 9.918 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 9.910 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 9.894 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 9.877 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.874 ns   ; control:ctrl|state.LS_START  ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.866 ns   ; control:ctrl|state.LS_START  ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.862 ns   ; control:ctrl|state.LS_START  ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 9.840 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 9.833 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 9.833 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.826 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 9.815 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 9.805 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 9.792 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 9.790 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 9.785 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 9.780 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 9.778 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 9.774 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 9.771 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 9.770 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 9.769 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 9.758 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 9.754 ns   ; control:ctrl|state.LS_START  ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 9.752 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.746 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 9.741 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.736 ns   ; control:ctrl|state.NOPCODE   ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.736 ns   ; control:ctrl|state.LS_START  ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 9.736 ns   ; control:ctrl|state.SH_END    ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 9.735 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 9.735 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.733 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 9.731 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 9.730 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 9.725 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 9.724 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 9.721 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 9.721 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.708 ns   ; control:ctrl|state.LS_START  ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 9.707 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 9.705 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 9.704 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.699 ns   ; control:ctrl|state.NOPCODE   ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.699 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 9.693 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 9.692 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 9.686 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 9.679 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.671 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.667 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 9.660 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 9.654 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 9.646 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 9.643 ns   ; control:ctrl|state.NOPCODE   ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 9.627 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 9.626 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 9.613 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 9.612 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 9.611 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 9.606 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 9.606 ns   ; control:ctrl|state.SH_END    ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 9.586 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 9.585 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 9.584 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 9.574 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 9.566 ns   ; control:ctrl|state.LB_END    ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 9.565 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 9.562 ns   ; control:ctrl|state.SB_END    ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 9.559 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 9.541 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 9.529 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 9.520 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 9.518 ns   ; control:ctrl|state.INCDEC    ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 9.518 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 9.513 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 9.513 ns   ; control:ctrl|state.LS_WAIT   ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 9.508 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 9.506 ns   ; control:ctrl|state.LW_END    ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 9.498 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 9.494 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 9.480 ns   ; control:ctrl|state.OVERFLOW  ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 9.479 ns   ; control:ctrl|state.LH_END    ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 9.476 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 9.464 ns   ; control:ctrl|state.INCDEC_ST ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 9.462 ns   ; control:ctrl|state.SW_END    ; mem_adress_in[10] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; N/A                                     ; None                                                ; -2.489 ns ; reset ; div:DIV|div_end      ; clk      ;
; N/A                                     ; None                                                ; -2.867 ns ; reset ; div:DIV|divisor[53]  ; clk      ;
; N/A                                     ; None                                                ; -2.871 ns ; reset ; div:DIV|divisor[54]  ; clk      ;
; N/A                                     ; None                                                ; -2.873 ns ; reset ; div:DIV|divisor[59]  ; clk      ;
; N/A                                     ; None                                                ; -2.989 ns ; reset ; div:DIV|dividend[25] ; clk      ;
; N/A                                     ; None                                                ; -2.990 ns ; reset ; div:DIV|dividend[30] ; clk      ;
; N/A                                     ; None                                                ; -2.995 ns ; reset ; div:DIV|dividend[28] ; clk      ;
; N/A                                     ; None                                                ; -2.998 ns ; reset ; div:DIV|dividend[27] ; clk      ;
; N/A                                     ; None                                                ; -3.001 ns ; reset ; div:DIV|dividend[23] ; clk      ;
; N/A                                     ; None                                                ; -3.003 ns ; reset ; div:DIV|dividend[24] ; clk      ;
; N/A                                     ; None                                                ; -3.003 ns ; reset ; div:DIV|dividend[29] ; clk      ;
; N/A                                     ; None                                                ; -3.004 ns ; reset ; div:DIV|dividend[26] ; clk      ;
; N/A                                     ; None                                                ; -3.024 ns ; reset ; div:DIV|divisor[45]  ; clk      ;
; N/A                                     ; None                                                ; -3.116 ns ; reset ; div:DIV|divisor[55]  ; clk      ;
; N/A                                     ; None                                                ; -3.122 ns ; reset ; div:DIV|divisor[58]  ; clk      ;
; N/A                                     ; None                                                ; -3.128 ns ; reset ; div:DIV|divisor[57]  ; clk      ;
; N/A                                     ; None                                                ; -3.131 ns ; reset ; div:DIV|divisor[56]  ; clk      ;
; N/A                                     ; None                                                ; -3.137 ns ; reset ; div:DIV|divisor[1]   ; clk      ;
; N/A                                     ; None                                                ; -3.139 ns ; reset ; div:DIV|divisor[4]   ; clk      ;
; N/A                                     ; None                                                ; -3.216 ns ; reset ; div:DIV|dividend[47] ; clk      ;
; N/A                                     ; None                                                ; -3.216 ns ; reset ; div:DIV|dividend[46] ; clk      ;
; N/A                                     ; None                                                ; -3.220 ns ; reset ; div:DIV|dividend[45] ; clk      ;
; N/A                                     ; None                                                ; -3.220 ns ; reset ; div:DIV|dividend[44] ; clk      ;
; N/A                                     ; None                                                ; -3.225 ns ; reset ; div:DIV|dividend[43] ; clk      ;
; N/A                                     ; None                                                ; -3.225 ns ; reset ; div:DIV|dividend[42] ; clk      ;
; N/A                                     ; None                                                ; -3.228 ns ; reset ; div:DIV|dividend[49] ; clk      ;
; N/A                                     ; None                                                ; -3.228 ns ; reset ; div:DIV|dividend[48] ; clk      ;
; N/A                                     ; None                                                ; -3.233 ns ; reset ; div:DIV|dividend[41] ; clk      ;
; N/A                                     ; None                                                ; -3.233 ns ; reset ; div:DIV|dividend[40] ; clk      ;
; N/A                                     ; None                                                ; -3.235 ns ; reset ; div:DIV|dividend[53] ; clk      ;
; N/A                                     ; None                                                ; -3.235 ns ; reset ; div:DIV|dividend[52] ; clk      ;
; N/A                                     ; None                                                ; -3.235 ns ; reset ; div:DIV|dividend[51] ; clk      ;
; N/A                                     ; None                                                ; -3.235 ns ; reset ; div:DIV|dividend[50] ; clk      ;
; N/A                                     ; None                                                ; -3.236 ns ; reset ; div:DIV|dividend[59] ; clk      ;
; N/A                                     ; None                                                ; -3.236 ns ; reset ; div:DIV|dividend[54] ; clk      ;
; N/A                                     ; None                                                ; -3.243 ns ; reset ; div:DIV|divisor[60]  ; clk      ;
; N/A                                     ; None                                                ; -3.265 ns ; reset ; div:DIV|divisor[40]  ; clk      ;
; N/A                                     ; None                                                ; -3.283 ns ; reset ; div:DIV|divisor[46]  ; clk      ;
; N/A                                     ; None                                                ; -3.290 ns ; reset ; div:DIV|divisor[49]  ; clk      ;
; N/A                                     ; None                                                ; -3.292 ns ; reset ; div:DIV|divisor[51]  ; clk      ;
; N/A                                     ; None                                                ; -3.293 ns ; reset ; div:DIV|divisor[48]  ; clk      ;
; N/A                                     ; None                                                ; -3.303 ns ; reset ; div:DIV|quotient[27] ; clk      ;
; N/A                                     ; None                                                ; -3.305 ns ; reset ; div:DIV|quotient[28] ; clk      ;
; N/A                                     ; None                                                ; -3.305 ns ; reset ; div:DIV|quotient[17] ; clk      ;
; N/A                                     ; None                                                ; -3.307 ns ; reset ; div:DIV|quotient[16] ; clk      ;
; N/A                                     ; None                                                ; -3.307 ns ; reset ; div:DIV|quotient[18] ; clk      ;
; N/A                                     ; None                                                ; -3.308 ns ; reset ; div:DIV|quotient[30] ; clk      ;
; N/A                                     ; None                                                ; -3.308 ns ; reset ; div:DIV|divisor[30]  ; clk      ;
; N/A                                     ; None                                                ; -3.309 ns ; reset ; div:DIV|quotient[29] ; clk      ;
; N/A                                     ; None                                                ; -3.313 ns ; reset ; div:DIV|quotient[22] ; clk      ;
; N/A                                     ; None                                                ; -3.315 ns ; reset ; div:DIV|quotient[21] ; clk      ;
; N/A                                     ; None                                                ; -3.317 ns ; reset ; div:DIV|quotient[24] ; clk      ;
; N/A                                     ; None                                                ; -3.318 ns ; reset ; div:DIV|quotient[20] ; clk      ;
; N/A                                     ; None                                                ; -3.319 ns ; reset ; div:DIV|quotient[23] ; clk      ;
; N/A                                     ; None                                                ; -3.349 ns ; reset ; div:DIV|divisor[2]   ; clk      ;
; N/A                                     ; None                                                ; -3.351 ns ; reset ; div:DIV|divisor[0]   ; clk      ;
; N/A                                     ; None                                                ; -3.354 ns ; reset ; div:DIV|quotient[19] ; clk      ;
; N/A                                     ; None                                                ; -3.386 ns ; reset ; div:DIV|divisor[33]  ; clk      ;
; N/A                                     ; None                                                ; -3.400 ns ; reset ; div:DIV|divisor[37]  ; clk      ;
; N/A                                     ; None                                                ; -3.401 ns ; reset ; div:DIV|divisor[52]  ; clk      ;
; N/A                                     ; None                                                ; -3.403 ns ; reset ; div:DIV|divisor[47]  ; clk      ;
; N/A                                     ; None                                                ; -3.411 ns ; reset ; div:DIV|divisor[50]  ; clk      ;
; N/A                                     ; None                                                ; -3.510 ns ; reset ; div:DIV|divisor[3]   ; clk      ;
; N/A                                     ; None                                                ; -3.510 ns ; reset ; div:DIV|divisor[5]   ; clk      ;
; N/A                                     ; None                                                ; -3.512 ns ; reset ; div:DIV|divisor[32]  ; clk      ;
; N/A                                     ; None                                                ; -3.515 ns ; reset ; div:DIV|quotient[25] ; clk      ;
; N/A                                     ; None                                                ; -3.515 ns ; reset ; div:DIV|quotient[26] ; clk      ;
; N/A                                     ; None                                                ; -3.518 ns ; reset ; div:DIV|divisor[35]  ; clk      ;
; N/A                                     ; None                                                ; -3.520 ns ; reset ; div:DIV|divisor[39]  ; clk      ;
; N/A                                     ; None                                                ; -3.523 ns ; reset ; div:DIV|divisor[31]  ; clk      ;
; N/A                                     ; None                                                ; -3.524 ns ; reset ; div:DIV|divisor[34]  ; clk      ;
; N/A                                     ; None                                                ; -3.524 ns ; reset ; div:DIV|divisor[42]  ; clk      ;
; N/A                                     ; None                                                ; -3.526 ns ; reset ; div:DIV|divisor[36]  ; clk      ;
; N/A                                     ; None                                                ; -3.528 ns ; reset ; div:DIV|divisor[38]  ; clk      ;
; N/A                                     ; None                                                ; -3.528 ns ; reset ; div:DIV|divisor[41]  ; clk      ;
; N/A                                     ; None                                                ; -3.530 ns ; reset ; div:DIV|divisor[43]  ; clk      ;
; N/A                                     ; None                                                ; -3.531 ns ; reset ; div:DIV|divisor[44]  ; clk      ;
; N/A                                     ; None                                                ; -3.590 ns ; reset ; div:DIV|flag         ; clk      ;
; N/A                                     ; None                                                ; -3.591 ns ; reset ; div:DIV|dividend[3]  ; clk      ;
; N/A                                     ; None                                                ; -3.598 ns ; reset ; div:DIV|dividend[5]  ; clk      ;
; N/A                                     ; None                                                ; -3.601 ns ; reset ; div:DIV|dividend[0]  ; clk      ;
; N/A                                     ; None                                                ; -3.606 ns ; reset ; div:DIV|dividend[4]  ; clk      ;
; N/A                                     ; None                                                ; -3.608 ns ; reset ; div:DIV|dividend[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.609 ns ; reset ; div:DIV|dividend[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.657 ns ; reset ; mult:MULT|mult_end   ; clk      ;
; N/A                                     ; None                                                ; -3.707 ns ; reset ; div:DIV|flagdiv      ; clk      ;
; N/A                                     ; None                                                ; -3.736 ns ; reset ; div:DIV|divisor[61]  ; clk      ;
; N/A                                     ; None                                                ; -3.763 ns ; reset ; div:DIV|low[31]      ; clk      ;
; N/A                                     ; None                                                ; -3.763 ns ; reset ; div:DIV|low[30]      ; clk      ;
; N/A                                     ; None                                                ; -3.764 ns ; reset ; div:DIV|low[28]      ; clk      ;
; N/A                                     ; None                                                ; -3.764 ns ; reset ; div:DIV|low[29]      ; clk      ;
; N/A                                     ; None                                                ; -3.765 ns ; reset ; div:DIV|low[26]      ; clk      ;
; N/A                                     ; None                                                ; -3.765 ns ; reset ; div:DIV|low[27]      ; clk      ;
; N/A                                     ; None                                                ; -3.766 ns ; reset ; div:DIV|low[24]      ; clk      ;
; N/A                                     ; None                                                ; -3.766 ns ; reset ; div:DIV|low[25]      ; clk      ;
; N/A                                     ; None                                                ; -3.767 ns ; reset ; div:DIV|low[22]      ; clk      ;
; N/A                                     ; None                                                ; -3.767 ns ; reset ; div:DIV|low[23]      ; clk      ;
; N/A                                     ; None                                                ; -3.768 ns ; reset ; div:DIV|low[20]      ; clk      ;
; N/A                                     ; None                                                ; -3.768 ns ; reset ; div:DIV|low[21]      ; clk      ;
; N/A                                     ; None                                                ; -3.769 ns ; reset ; div:DIV|low[18]      ; clk      ;
; N/A                                     ; None                                                ; -3.769 ns ; reset ; div:DIV|low[19]      ; clk      ;
; N/A                                     ; None                                                ; -3.770 ns ; reset ; div:DIV|low[16]      ; clk      ;
; N/A                                     ; None                                                ; -3.770 ns ; reset ; div:DIV|low[17]      ; clk      ;
; N/A                                     ; None                                                ; -3.775 ns ; reset ; div:DIV|quotient[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.776 ns ; reset ; div:DIV|quotient[8]  ; clk      ;
; N/A                                     ; None                                                ; -3.789 ns ; reset ; div:DIV|quotient[3]  ; clk      ;
; N/A                                     ; None                                                ; -3.796 ns ; reset ; div:DIV|quotient[12] ; clk      ;
; N/A                                     ; None                                                ; -3.799 ns ; reset ; div:DIV|quotient[14] ; clk      ;
; N/A                                     ; None                                                ; -3.800 ns ; reset ; div:DIV|quotient[15] ; clk      ;
; N/A                                     ; None                                                ; -3.806 ns ; reset ; div:DIV|quotient[7]  ; clk      ;
; N/A                                     ; None                                                ; -3.808 ns ; reset ; div:DIV|quotient[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.813 ns ; reset ; div:DIV|quotient[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.813 ns ; reset ; div:DIV|quotient[10] ; clk      ;
; N/A                                     ; None                                                ; -3.829 ns ; reset ; div:DIV|quotient[2]  ; clk      ;
; N/A                                     ; None                                                ; -3.835 ns ; reset ; div:DIV|quotient[13] ; clk      ;
; N/A                                     ; None                                                ; -3.848 ns ; reset ; div:DIV|divisor[6]   ; clk      ;
; N/A                                     ; None                                                ; -3.852 ns ; reset ; div:DIV|quotient[11] ; clk      ;
; N/A                                     ; None                                                ; -3.911 ns ; reset ; div:DIV|high[10]     ; clk      ;
; N/A                                     ; None                                                ; -3.912 ns ; reset ; div:DIV|high[8]      ; clk      ;
; N/A                                     ; None                                                ; -3.929 ns ; reset ; div:DIV|high[7]      ; clk      ;
; N/A                                     ; None                                                ; -3.986 ns ; reset ; div:DIV|dividend[34] ; clk      ;
; N/A                                     ; None                                                ; -4.012 ns ; reset ; div:DIV|quotient[4]  ; clk      ;
; N/A                                     ; None                                                ; -4.012 ns ; reset ; div:DIV|quotient[5]  ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|high[30]   ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|low[30]    ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|low[28]    ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|high[28]   ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|low[29]    ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|high[27]   ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|low[27]    ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|low[20]    ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|low[18]    ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|high[18]   ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|high[17]   ; clk      ;
; N/A                                     ; None                                                ; -4.023 ns ; reset ; mult:MULT|low[19]    ; clk      ;
; N/A                                     ; None                                                ; -4.052 ns ; reset ; div:DIV|high[27]     ; clk      ;
; N/A                                     ; None                                                ; -4.053 ns ; reset ; div:DIV|high[26]     ; clk      ;
; N/A                                     ; None                                                ; -4.099 ns ; reset ; div:DIV|high[12]     ; clk      ;
; N/A                                     ; None                                                ; -4.099 ns ; reset ; div:DIV|high[15]     ; clk      ;
; N/A                                     ; None                                                ; -4.101 ns ; reset ; div:DIV|high[14]     ; clk      ;
; N/A                                     ; None                                                ; -4.102 ns ; reset ; div:DIV|high[5]      ; clk      ;
; N/A                                     ; None                                                ; -4.105 ns ; reset ; div:DIV|high[6]      ; clk      ;
; N/A                                     ; None                                                ; -4.108 ns ; reset ; div:DIV|dividend[55] ; clk      ;
; N/A                                     ; None                                                ; -4.128 ns ; reset ; div:DIV|high[13]     ; clk      ;
; N/A                                     ; None                                                ; -4.133 ns ; reset ; div:DIV|high[11]     ; clk      ;
; N/A                                     ; None                                                ; -4.146 ns ; reset ; div:DIV|high[4]      ; clk      ;
; N/A                                     ; None                                                ; -4.152 ns ; reset ; div:DIV|dividend[38] ; clk      ;
; N/A                                     ; None                                                ; -4.188 ns ; reset ; div:DIV|dividend[57] ; clk      ;
; N/A                                     ; None                                                ; -4.204 ns ; reset ; div:DIV|divisor[13]  ; clk      ;
; N/A                                     ; None                                                ; -4.247 ns ; reset ; div:DIV|dividend[18] ; clk      ;
; N/A                                     ; None                                                ; -4.248 ns ; reset ; div:DIV|dividend[17] ; clk      ;
; N/A                                     ; None                                                ; -4.252 ns ; reset ; div:DIV|dividend[16] ; clk      ;
; N/A                                     ; None                                                ; -4.255 ns ; reset ; div:DIV|dividend[15] ; clk      ;
; N/A                                     ; None                                                ; -4.257 ns ; reset ; div:DIV|low[12]      ; clk      ;
; N/A                                     ; None                                                ; -4.257 ns ; reset ; div:DIV|low[13]      ; clk      ;
; N/A                                     ; None                                                ; -4.258 ns ; reset ; div:DIV|dividend[19] ; clk      ;
; N/A                                     ; None                                                ; -4.259 ns ; reset ; div:DIV|low[10]      ; clk      ;
; N/A                                     ; None                                                ; -4.259 ns ; reset ; div:DIV|low[11]      ; clk      ;
; N/A                                     ; None                                                ; -4.260 ns ; reset ; div:DIV|low[8]       ; clk      ;
; N/A                                     ; None                                                ; -4.260 ns ; reset ; div:DIV|low[9]       ; clk      ;
; N/A                                     ; None                                                ; -4.260 ns ; reset ; div:DIV|dividend[20] ; clk      ;
; N/A                                     ; None                                                ; -4.260 ns ; reset ; div:DIV|dividend[21] ; clk      ;
; N/A                                     ; None                                                ; -4.261 ns ; reset ; div:DIV|low[6]       ; clk      ;
; N/A                                     ; None                                                ; -4.261 ns ; reset ; div:DIV|low[7]       ; clk      ;
; N/A                                     ; None                                                ; -4.261 ns ; reset ; div:DIV|low[14]      ; clk      ;
; N/A                                     ; None                                                ; -4.261 ns ; reset ; div:DIV|low[15]      ; clk      ;
; N/A                                     ; None                                                ; -4.261 ns ; reset ; div:DIV|dividend[22] ; clk      ;
; N/A                                     ; None                                                ; -4.263 ns ; reset ; div:DIV|low[2]       ; clk      ;
; N/A                                     ; None                                                ; -4.263 ns ; reset ; div:DIV|low[3]       ; clk      ;
; N/A                                     ; None                                                ; -4.263 ns ; reset ; div:DIV|low[4]       ; clk      ;
; N/A                                     ; None                                                ; -4.263 ns ; reset ; div:DIV|low[5]       ; clk      ;
; N/A                                     ; None                                                ; -4.264 ns ; reset ; div:DIV|low[1]       ; clk      ;
; N/A                                     ; None                                                ; -4.274 ns ; reset ; div:DIV|dividend[32] ; clk      ;
; N/A                                     ; None                                                ; -4.281 ns ; reset ; div:DIV|dividend[56] ; clk      ;
; N/A                                     ; None                                                ; -4.281 ns ; reset ; div:DIV|dividend[36] ; clk      ;
; N/A                                     ; None                                                ; -4.292 ns ; reset ; div:DIV|dividend[60] ; clk      ;
; N/A                                     ; None                                                ; -4.292 ns ; reset ; div:DIV|high[9]      ; clk      ;
; N/A                                     ; None                                                ; -4.358 ns ; reset ; div:DIV|high[0]      ; clk      ;
; N/A                                     ; None                                                ; -4.361 ns ; reset ; div:DIV|dividend[62] ; clk      ;
; N/A                                     ; None                                                ; -4.362 ns ; reset ; div:DIV|high[23]     ; clk      ;
; N/A                                     ; None                                                ; -4.373 ns ; reset ; div:DIV|divisor[7]   ; clk      ;
; N/A                                     ; None                                                ; -4.373 ns ; reset ; div:DIV|divisor[8]   ; clk      ;
; N/A                                     ; None                                                ; -4.373 ns ; reset ; div:DIV|divisor[10]  ; clk      ;
; N/A                                     ; None                                                ; -4.373 ns ; reset ; div:DIV|divisor[9]   ; clk      ;
; N/A                                     ; None                                                ; -4.374 ns ; reset ; div:DIV|divisor[12]  ; clk      ;
; N/A                                     ; None                                                ; -4.374 ns ; reset ; div:DIV|divisor[11]  ; clk      ;
; N/A                                     ; None                                                ; -4.383 ns ; reset ; div:DIV|dividend[2]  ; clk      ;
; N/A                                     ; None                                                ; -4.398 ns ; reset ; div:DIV|high[3]      ; clk      ;
; N/A                                     ; None                                                ; -4.410 ns ; reset ; div:DIV|dividend[39] ; clk      ;
; N/A                                     ; None                                                ; -4.444 ns ; reset ; div:DIV|high[1]      ; clk      ;
; N/A                                     ; None                                                ; -4.450 ns ; reset ; div:DIV|high[19]     ; clk      ;
; N/A                                     ; None                                                ; -4.454 ns ; reset ; mult:MULT|low[25]    ; clk      ;
; N/A                                     ; None                                                ; -4.454 ns ; reset ; mult:MULT|low[16]    ; clk      ;
; N/A                                     ; None                                                ; -4.454 ns ; reset ; mult:MULT|low[17]    ; clk      ;
; N/A                                     ; None                                                ; -4.454 ns ; reset ; mult:MULT|high[15]   ; clk      ;
; N/A                                     ; None                                                ; -4.456 ns ; reset ; div:DIV|high[24]     ; clk      ;
; N/A                                     ; None                                                ; -4.457 ns ; reset ; mult:MULT|low[24]    ; clk      ;
; N/A                                     ; None                                                ; -4.457 ns ; reset ; mult:MULT|low[12]    ; clk      ;
; N/A                                     ; None                                                ; -4.457 ns ; reset ; mult:MULT|low[14]    ; clk      ;
; N/A                                     ; None                                                ; -4.457 ns ; reset ; mult:MULT|low[13]    ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 11:47:35 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:ctrl|nextState.BLE_1974" is a latch
    Warning: Node "control:ctrl|nextState.BNE_1992" is a latch
    Warning: Node "control:ctrl|nextState.JR_2382" is a latch
    Warning: Node "control:ctrl|nextState.BGT_1956" is a latch
    Warning: Node "control:ctrl|nextState.BEQ_2010" is a latch
    Warning: Node "control:ctrl|nextState.J_2174" is a latch
    Warning: Node "control:ctrl|nextState.RTE_2362" is a latch
    Warning: Node "control:ctrl|nextState.JAL_2210" is a latch
    Warning: Node "control:ctrl|nextState.DECODE_2694" is a latch
    Warning: Node "control:ctrl|nextState.BREAK_2342" is a latch
    Warning: Node "control:ctrl|nextState.EXP_WRITE_1674" is a latch
    Warning: Node "control:ctrl|nextState.FETCH_2730" is a latch
    Warning: Node "control:ctrl|nextState.WAIT_2_1656" is a latch
    Warning: Node "control:ctrl|nextState.ADD_2676" is a latch
    Warning: Node "control:ctrl|nextState.ADDIU_2064" is a latch
    Warning: Node "control:ctrl|nextState.SUB_2636" is a latch
    Warning: Node "control:ctrl|nextState.AND_2656" is a latch
    Warning: Node "control:ctrl|nextState.LS_CALC_1902" is a latch
    Warning: Node "control:ctrl|nextState.ADDI_2046" is a latch
    Warning: Node "control:ctrl|nextState.DEC_OP_2120" is a latch
    Warning: Node "control:ctrl|nextState.INC_OP_2101" is a latch
    Warning: Node "control:ctrl|nextState.LS_WAIT_2_1620" is a latch
    Warning: Node "control:ctrl|nextState.INCDEC_WAIT_2_1638" is a latch
    Warning: Node "control:ctrl|nextState.EXP_WAIT_2_1602" is a latch
    Warning: Node "control:ctrl|nextState.OVERFLOW_1728" is a latch
    Warning: Node "control:ctrl|nextState.NOPCODE_1710" is a latch
    Warning: Node "control:ctrl|nextState.SLTI_1920" is a latch
    Warning: Node "control:ctrl|nextState.SLT_2402" is a latch
    Warning: Node "control:ctrl|nextState.SB_END_1848" is a latch
    Warning: Node "control:ctrl|nextState.SW_END_1808" is a latch
    Warning: Node "control:ctrl|nextState.INCDEC_ST_2082" is a latch
    Warning: Node "control:ctrl|nextState.SH_END_1828" is a latch
    Warning: Node "control:ctrl|nextState.WAIT_2712" is a latch
    Warning: Node "control:ctrl|nextState.INCDEC_2156" is a latch
    Warning: Node "control:ctrl|nextState.LS_START_1884" is a latch
    Warning: Node "control:ctrl|nextState.LS_WAIT_1866" is a latch
    Warning: Node "control:ctrl|nextState.INCDEC_WAIT_2138" is a latch
    Warning: Node "control:ctrl|nextState.EXP_WAIT_1692" is a latch
    Warning: Node "control:ctrl|nextState.MFLO_2422" is a latch
    Warning: Node "control:ctrl|nextState.LUI_1938" is a latch
    Warning: Node "control:ctrl|nextState.SHIFT_SHAMT_2598" is a latch
    Warning: Node "control:ctrl|nextState.LH_END_1768" is a latch
    Warning: Node "control:ctrl|nextState.LB_END_1788" is a latch
    Warning: Node "control:ctrl|nextState.LW_END_1748" is a latch
    Warning: Node "control:ctrl|nextState.MFHI_2442" is a latch
    Warning: Node "control:ctrl|nextState.WRITERD_SHIFT_2460" is a latch
    Warning: Node "control:ctrl|nextState.DIV_RESULT_2228" is a latch
    Warning: Node "control:ctrl|nextState.MULT_RESULT_2284" is a latch
    Warning: Node "control:ctrl|nextState.WRITERD_ARIT_2616" is a latch
    Warning: Node "control:ctrl|nextState.RETURN_ADDRESS_2192" is a latch
    Warning: Node "control:ctrl|nextState.REG_WRITE_2028" is a latch
    Warning: Node "control:ctrl|nextState.SHIFT_REG_2518" is a latch
    Warning: Node "control:ctrl|nextState.DIV_CALC_2246" is a latch
    Warning: Node "control:ctrl|nextState.MULT_CALC_2302" is a latch
    Warning: Node "control:ctrl|nextState.SRL_2538" is a latch
    Warning: Node "control:ctrl|nextState.SLL_2578" is a latch
    Warning: Node "control:ctrl|nextState.SLLV_2498" is a latch
    Warning: Node "control:ctrl|nextState.SRAV_2479" is a latch
    Warning: Node "control:ctrl|nextState.SRA_2558" is a latch
    Warning: Node "control:ctrl|nextState.DIV_LOAD_2266" is a latch
    Warning: Node "control:ctrl|nextState.MULT_LOAD_2322" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 62 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "control:ctrl|Decoder0~16" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~17" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~18" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~12" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~14" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~21" as buffer
    Info: Detected gated clock "control:ctrl|Selector179~1" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~11" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~19" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~15" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~9" as buffer
    Info: Detected gated clock "control:ctrl|Selector179~7" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~10" as buffer
    Info: Detected gated clock "control:ctrl|Selector179~6" as buffer
    Info: Detected gated clock "control:ctrl|Selector179~4" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~20" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~13" as buffer
    Info: Detected gated clock "control:ctrl|Selector179~5" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~6" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~7" as buffer
    Info: Detected gated clock "control:ctrl|Selector47~1" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~9" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~7" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~8" as buffer
    Info: Detected gated clock "control:ctrl|Selector90~0" as buffer
    Info: Detected gated clock "control:ctrl|Selector47~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~1" as buffer
    Info: Detected ripple clock "control:ctrl|state.SHIFT_REG" as buffer
    Info: Detected gated clock "control:ctrl|Equal0~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~3" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~5" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~2" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~2" as buffer
    Info: Detected gated clock "control:ctrl|WideOr30~0" as buffer
    Info: Detected ripple clock "control:ctrl|state.SHIFT_SHAMT" as buffer
    Info: Detected gated clock "control:ctrl|Equal3~0" as buffer
    Info: Detected gated clock "control:ctrl|Selector43~1" as buffer
    Info: Detected gated clock "control:ctrl|WideOr14~0" as buffer
    Info: Detected gated clock "control:ctrl|Selector43~0" as buffer
    Info: Detected gated clock "control:ctrl|WideOr31~0" as buffer
    Info: Detected gated clock "control:ctrl|Selector43~2" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[2]" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~4" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~1" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~6" as buffer
    Info: Detected gated clock "control:ctrl|Decoder0~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~5" as buffer
    Info: Detected gated clock "control:ctrl|Selector43~3" as buffer
    Info: Detected ripple clock "control:ctrl|state.INCDEC_WAIT_2" as buffer
    Info: Detected ripple clock "control:ctrl|state.LS_WAIT_2" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[0]" as buffer
    Info: Detected ripple clock "control:ctrl|state.DECODE" as buffer
Info: Clock "clk" has Internal fmax of 66.65 MHz between source register "control:ctrl|nextState.BREAK_2342" and destination register "control:ctrl|state.BREAK" (period= 15.004 ns)
    Info: + Longest register to register delay is 1.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y11_N22; Fanout = 1; REG Node = 'control:ctrl|nextState.BREAK_2342'
        Info: 2: + IC(1.221 ns) + CELL(0.309 ns) = 1.530 ns; Loc. = LCFF_X6_Y11_N7; Fanout = 4; REG Node = 'control:ctrl|state.BREAK'
        Info: Total cell delay = 0.309 ns ( 20.20 % )
        Info: Total interconnect delay = 1.221 ns ( 79.80 % )
    Info: - Smallest clock skew is -5.882 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y11_N7; Fanout = 4; REG Node = 'control:ctrl|state.BREAK'
            Info: Total cell delay = 1.472 ns ( 59.26 % )
            Info: Total interconnect delay = 1.012 ns ( 40.74 % )
        Info: - Longest clock path from clock "clk" to source register is 8.366 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(1.312 ns) + CELL(0.712 ns) = 2.878 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 37; REG Node = 'Instr_Reg:ir|Instr15_0[3]'
            Info: 3: + IC(0.408 ns) + CELL(0.346 ns) = 3.632 ns; Loc. = LCCOMB_X7_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl|Equal0~0'
            Info: 4: + IC(0.357 ns) + CELL(0.346 ns) = 4.335 ns; Loc. = LCCOMB_X6_Y13_N26; Fanout = 1; COMB Node = 'control:ctrl|Selector43~1'
            Info: 5: + IC(0.341 ns) + CELL(0.272 ns) = 4.948 ns; Loc. = LCCOMB_X6_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl|Selector43~2'
            Info: 6: + IC(0.514 ns) + CELL(0.346 ns) = 5.808 ns; Loc. = LCCOMB_X5_Y13_N22; Fanout = 1; COMB Node = 'control:ctrl|Selector43~3'
            Info: 7: + IC(1.575 ns) + CELL(0.000 ns) = 7.383 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'control:ctrl|Selector43~3clkctrl'
            Info: 8: + IC(0.930 ns) + CELL(0.053 ns) = 8.366 ns; Loc. = LCCOMB_X6_Y11_N22; Fanout = 1; REG Node = 'control:ctrl|nextState.BREAK_2342'
            Info: Total cell delay = 2.929 ns ( 35.01 % )
            Info: Total interconnect delay = 5.437 ns ( 64.99 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:ctrl|state.LS_CALC" and destination pin or register "control:ctrl|nextState.LS_START_1884" for clock "clk" (Hold time is 5.334 ns)
    Info: + Largest clock skew is 5.897 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.387 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(1.312 ns) + CELL(0.712 ns) = 2.878 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 37; REG Node = 'Instr_Reg:ir|Instr15_0[3]'
            Info: 3: + IC(0.408 ns) + CELL(0.346 ns) = 3.632 ns; Loc. = LCCOMB_X7_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl|Equal0~0'
            Info: 4: + IC(0.357 ns) + CELL(0.346 ns) = 4.335 ns; Loc. = LCCOMB_X6_Y13_N26; Fanout = 1; COMB Node = 'control:ctrl|Selector43~1'
            Info: 5: + IC(0.341 ns) + CELL(0.272 ns) = 4.948 ns; Loc. = LCCOMB_X6_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl|Selector43~2'
            Info: 6: + IC(0.514 ns) + CELL(0.346 ns) = 5.808 ns; Loc. = LCCOMB_X5_Y13_N22; Fanout = 1; COMB Node = 'control:ctrl|Selector43~3'
            Info: 7: + IC(1.575 ns) + CELL(0.000 ns) = 7.383 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'control:ctrl|Selector43~3clkctrl'
            Info: 8: + IC(0.951 ns) + CELL(0.053 ns) = 8.387 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 1; REG Node = 'control:ctrl|nextState.LS_START_1884'
            Info: Total cell delay = 2.929 ns ( 34.92 % )
            Info: Total interconnect delay = 5.458 ns ( 65.08 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y11_N25; Fanout = 4; REG Node = 'control:ctrl|state.LS_CALC'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N25; Fanout = 4; REG Node = 'control:ctrl|state.LS_CALC'
        Info: 2: + IC(0.244 ns) + CELL(0.225 ns) = 0.469 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 1; REG Node = 'control:ctrl|nextState.LS_START_1884'
        Info: Total cell delay = 0.225 ns ( 47.97 % )
        Info: Total interconnect delay = 0.244 ns ( 52.03 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "div:DIV|high[30]" (data pin = "reset", clock pin = "clk") is 11.904 ns
    Info: + Longest pin to register delay is 14.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 446; PIN Node = 'reset'
        Info: 2: + IC(6.103 ns) + CELL(0.545 ns) = 7.512 ns; Loc. = LCCOMB_X14_Y22_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~34'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 7.547 ns; Loc. = LCCOMB_X14_Y22_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~38'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 7.582 ns; Loc. = LCCOMB_X14_Y22_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~42'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.617 ns; Loc. = LCCOMB_X14_Y22_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~46'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.652 ns; Loc. = LCCOMB_X14_Y22_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~50'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.687 ns; Loc. = LCCOMB_X14_Y22_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~54'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.722 ns; Loc. = LCCOMB_X14_Y22_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~58'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.818 ns; Loc. = LCCOMB_X14_Y22_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~62'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.853 ns; Loc. = LCCOMB_X14_Y22_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~66'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.888 ns; Loc. = LCCOMB_X14_Y22_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~70'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 7.923 ns; Loc. = LCCOMB_X14_Y22_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~74'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 7.958 ns; Loc. = LCCOMB_X14_Y22_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~78'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.993 ns; Loc. = LCCOMB_X14_Y22_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~82'
        Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 8.028 ns; Loc. = LCCOMB_X14_Y22_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~86'
        Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 8.063 ns; Loc. = LCCOMB_X14_Y22_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~90'
        Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 8.263 ns; Loc. = LCCOMB_X14_Y22_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~94'
        Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 8.298 ns; Loc. = LCCOMB_X14_Y21_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~98'
        Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 8.333 ns; Loc. = LCCOMB_X14_Y21_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~102'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 8.368 ns; Loc. = LCCOMB_X14_Y21_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~106'
        Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 8.403 ns; Loc. = LCCOMB_X14_Y21_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~110'
        Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 8.438 ns; Loc. = LCCOMB_X14_Y21_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~114'
        Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 8.473 ns; Loc. = LCCOMB_X14_Y21_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~118'
        Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 8.508 ns; Loc. = LCCOMB_X14_Y21_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~122'
        Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 8.604 ns; Loc. = LCCOMB_X14_Y21_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~126'
        Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 8.639 ns; Loc. = LCCOMB_X14_Y21_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~130'
        Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 8.674 ns; Loc. = LCCOMB_X14_Y21_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~134'
        Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 8.709 ns; Loc. = LCCOMB_X14_Y21_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~138'
        Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 8.744 ns; Loc. = LCCOMB_X14_Y21_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~142'
        Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 8.779 ns; Loc. = LCCOMB_X14_Y21_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~146'
        Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 8.814 ns; Loc. = LCCOMB_X14_Y21_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~150'
        Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 8.849 ns; Loc. = LCCOMB_X14_Y21_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~154'
        Info: 33: + IC(0.000 ns) + CELL(0.200 ns) = 9.049 ns; Loc. = LCCOMB_X14_Y21_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~158'
        Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 9.084 ns; Loc. = LCCOMB_X14_Y20_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~162'
        Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 9.119 ns; Loc. = LCCOMB_X14_Y20_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~166'
        Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 9.154 ns; Loc. = LCCOMB_X14_Y20_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~170'
        Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 9.189 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~174'
        Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 9.224 ns; Loc. = LCCOMB_X14_Y20_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~178'
        Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 9.259 ns; Loc. = LCCOMB_X14_Y20_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~182'
        Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 9.294 ns; Loc. = LCCOMB_X14_Y20_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~186'
        Info: 41: + IC(0.000 ns) + CELL(0.096 ns) = 9.390 ns; Loc. = LCCOMB_X14_Y20_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~190'
        Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 9.425 ns; Loc. = LCCOMB_X14_Y20_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~194'
        Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 9.460 ns; Loc. = LCCOMB_X14_Y20_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~198'
        Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 9.495 ns; Loc. = LCCOMB_X14_Y20_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~202'
        Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 9.530 ns; Loc. = LCCOMB_X14_Y20_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~206'
        Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 9.565 ns; Loc. = LCCOMB_X14_Y20_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~210'
        Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 9.600 ns; Loc. = LCCOMB_X14_Y20_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~214'
        Info: 48: + IC(0.000 ns) + CELL(0.035 ns) = 9.635 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~218'
        Info: 49: + IC(0.000 ns) + CELL(0.200 ns) = 9.835 ns; Loc. = LCCOMB_X14_Y20_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~222'
        Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 9.870 ns; Loc. = LCCOMB_X14_Y19_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~226'
        Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 9.905 ns; Loc. = LCCOMB_X14_Y19_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~230'
        Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 9.940 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~234'
        Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 9.975 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~238'
        Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 10.010 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~242'
        Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 10.045 ns; Loc. = LCCOMB_X14_Y19_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~246'
        Info: 56: + IC(0.000 ns) + CELL(0.035 ns) = 10.080 ns; Loc. = LCCOMB_X14_Y19_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~250'
        Info: 57: + IC(0.000 ns) + CELL(0.096 ns) = 10.176 ns; Loc. = LCCOMB_X14_Y19_N14; Fanout = 1; COMB Node = 'div:DIV|Add2~254'
        Info: 58: + IC(0.000 ns) + CELL(0.125 ns) = 10.301 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 161; COMB Node = 'div:DIV|Add2~257'
        Info: 59: + IC(1.028 ns) + CELL(0.545 ns) = 11.874 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~2'
        Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 11.909 ns; Loc. = LCCOMB_X17_Y22_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~6'
        Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 11.944 ns; Loc. = LCCOMB_X17_Y22_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~10'
        Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 11.979 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~14'
        Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 12.014 ns; Loc. = LCCOMB_X17_Y22_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~18'
        Info: 64: + IC(0.000 ns) + CELL(0.035 ns) = 12.049 ns; Loc. = LCCOMB_X17_Y22_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~22'
        Info: 65: + IC(0.000 ns) + CELL(0.035 ns) = 12.084 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~26'
        Info: 66: + IC(0.000 ns) + CELL(0.096 ns) = 12.180 ns; Loc. = LCCOMB_X17_Y22_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~30'
        Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 12.215 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~34'
        Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 12.250 ns; Loc. = LCCOMB_X17_Y22_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~38'
        Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 12.285 ns; Loc. = LCCOMB_X17_Y22_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~42'
        Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 12.320 ns; Loc. = LCCOMB_X17_Y22_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~46'
        Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 12.355 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~50'
        Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 12.390 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~54'
        Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 12.425 ns; Loc. = LCCOMB_X17_Y22_N28; Fanout = 2; COMB Node = 'div:DIV|Add5~58'
        Info: 74: + IC(0.000 ns) + CELL(0.200 ns) = 12.625 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 2; COMB Node = 'div:DIV|Add5~62'
        Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 12.660 ns; Loc. = LCCOMB_X17_Y21_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~66'
        Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 12.695 ns; Loc. = LCCOMB_X17_Y21_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~70'
        Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 12.730 ns; Loc. = LCCOMB_X17_Y21_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~74'
        Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 12.765 ns; Loc. = LCCOMB_X17_Y21_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~78'
        Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 12.800 ns; Loc. = LCCOMB_X17_Y21_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~82'
        Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 12.835 ns; Loc. = LCCOMB_X17_Y21_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~86'
        Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 12.870 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~90'
        Info: 82: + IC(0.000 ns) + CELL(0.096 ns) = 12.966 ns; Loc. = LCCOMB_X17_Y21_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~94'
        Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 13.001 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~98'
        Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 13.036 ns; Loc. = LCCOMB_X17_Y21_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~102'
        Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 13.071 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~106'
        Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 13.106 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~110'
        Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 13.141 ns; Loc. = LCCOMB_X17_Y21_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~114'
        Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 13.176 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~118'
        Info: 89: + IC(0.000 ns) + CELL(0.125 ns) = 13.301 ns; Loc. = LCCOMB_X17_Y21_N28; Fanout = 1; COMB Node = 'div:DIV|Add5~121'
        Info: 90: + IC(0.601 ns) + CELL(0.225 ns) = 14.127 ns; Loc. = LCCOMB_X18_Y22_N12; Fanout = 1; COMB Node = 'div:DIV|high[30]~feeder'
        Info: 91: + IC(0.000 ns) + CELL(0.155 ns) = 14.282 ns; Loc. = LCFF_X18_Y22_N13; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 6.550 ns ( 45.86 % )
        Info: Total interconnect delay = 7.732 ns ( 54.14 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y22_N13; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 1.472 ns ( 59.64 % )
        Info: Total interconnect delay = 0.996 ns ( 40.36 % )
Info: tco from clock "clk" to destination pin "mem_adress_in[27]" through register "control:ctrl|state.SB_END" is 11.426 ns
    Info: + Longest clock path from clock "clk" to source register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 3; REG Node = 'control:ctrl|state.SB_END'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 8.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 3; REG Node = 'control:ctrl|state.SB_END'
        Info: 2: + IC(0.947 ns) + CELL(0.378 ns) = 1.325 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 6; COMB Node = 'control:ctrl|WideOr41~0'
        Info: 3: + IC(0.873 ns) + CELL(0.053 ns) = 2.251 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 32; COMB Node = 'control:ctrl|WideOr40'
        Info: 4: + IC(1.964 ns) + CELL(0.346 ns) = 4.561 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord|out[27]~28'
        Info: 5: + IC(2.241 ns) + CELL(2.046 ns) = 8.848 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'mem_adress_in[27]'
        Info: Total cell delay = 2.823 ns ( 31.91 % )
        Info: Total interconnect delay = 6.025 ns ( 68.09 % )
Info: th for register "div:DIV|div_end" (data pin = "reset", clock pin = "clk") is -2.489 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 3; REG Node = 'div:DIV|div_end'
        Info: Total cell delay = 1.472 ns ( 59.35 % )
        Info: Total interconnect delay = 1.008 ns ( 40.65 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.118 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 446; PIN Node = 'reset'
        Info: 2: + IC(4.046 ns) + CELL(0.053 ns) = 4.963 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 1; COMB Node = 'div:DIV|div_end~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.118 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 3; REG Node = 'div:DIV|div_end'
        Info: Total cell delay = 1.072 ns ( 20.95 % )
        Info: Total interconnect delay = 4.046 ns ( 79.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 264 megabytes
    Info: Processing ended: Fri May 17 11:47:37 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


