Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 23:53:34 2024
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    531         
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (531)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2112)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (531)
--------------------------
 There are 531 register/latch pins with no clock driven by root clock pin: CLK_50MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2112)
---------------------------------------------------
 There are 2112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.587        0.000                      0                    2        0.201        0.000                      0                    2        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.587        0.000                      0                    2        0.201        0.000                      0                    2        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.676ns (19.843%)  route 2.731ns (80.157%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.725     6.267    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 f  CLK_50MHz_BUFG_inst/O
                         net (fo=532, routed)         2.006     8.369    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     8.493    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.773ns (80.787%)  route 0.184ns (19.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.184     5.737    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.295     6.032 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     6.032    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.435    14.776    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X38Y18         FDRE (Setup_fdre_C_D)        0.077    15.117    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  9.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.075     1.662    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.098     1.760 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.120     1.559    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.212ns (17.756%)  route 0.982ns (82.244%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.271     1.858    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 f  CLK_50MHz_BUFG_inst/O
                         net (fo=532, routed)         0.711     2.595    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.640 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     2.640    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK_50MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y18   FSM_onehot_PS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y18   FSM_onehot_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   FSM_onehot_PS_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2140 Endpoints
Min Delay          2140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.899ns  (logic 3.184ns (18.841%)  route 13.715ns (81.159%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.451 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.451    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.565 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.565    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.899 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.899    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[1]
    SLICE_X40Y20         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.804ns  (logic 3.089ns (18.382%)  route 13.715ns (81.618%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.451 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.451    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.565 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.565    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.804 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.804    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[2]
    SLICE_X40Y20         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.788ns  (logic 3.073ns (18.304%)  route 13.715ns (81.696%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.451 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.451    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.565 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.565    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.788 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.788    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[0]
    SLICE_X40Y20         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.785ns  (logic 3.070ns (18.290%)  route 13.715ns (81.710%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.451 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.451    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.785 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.785    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[1]
    SLICE_X40Y19         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.764ns  (logic 3.049ns (18.187%)  route 13.715ns (81.813%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.451 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.451    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.764 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.764    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[3]
    SLICE_X40Y19         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.690ns  (logic 2.975ns (17.825%)  route 13.715ns (82.175%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.451 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.451    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.690 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.690    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[2]
    SLICE_X40Y19         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.674ns  (logic 2.959ns (17.746%)  route 13.715ns (82.254%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.451 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.451    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.674 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.674    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[0]
    SLICE_X40Y19         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.671ns  (logic 2.956ns (17.731%)  route 13.715ns (82.269%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.671 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.671    my_otter/PROGRAM_COUNTER/data_out_reg[24]_0[1]
    SLICE_X40Y18         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.650ns  (logic 2.935ns (17.627%)  route 13.715ns (82.373%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/DE_EX_reg[rs2_addr][1]/Q
                         net (fo=5, routed)           1.134     1.652    my_otter/BRANCH_CONDITIONAL/EX_MEM_reg[write_data][31]_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.776 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.802     2.578    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.892     4.595    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.719 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.093     5.811    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.935 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         4.359    10.295    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.419 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.371    11.790    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.914 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8/O
                         net (fo=1, routed)           0.633    12.547    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.671 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4/O
                         net (fo=1, routed)           0.818    13.489    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_4_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.613 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][1]_i_2/O
                         net (fo=2, routed)           1.613    15.225    my_otter/OTTER_REG_FILE/internal_alu[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    15.349 r  my_otter/OTTER_REG_FILE/data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    15.349    my_otter/OTTER_REG_FILE/data_out[1]_i_6_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.881 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.881    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.995    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.223    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.337    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.650 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.650    my_otter/PROGRAM_COUNTER/data_out_reg[24]_0[3]
    SLICE_X40Y18         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.637ns  (logic 2.272ns (13.656%)  route 14.365ns (86.344%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][0]/C
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_otter/EX_MEM_reg[rd_addr][0]/Q
                         net (fo=5, routed)           1.124     1.580    my_otter/PROGRAM_COUNTER/result0_carry_i_9_1[0]
    SLICE_X47Y6          LUT4 (Prop_lut4_I1_O)        0.124     1.704 f  my_otter/PROGRAM_COUNTER/result0_carry_i_19/O
                         net (fo=1, routed)           1.028     2.732    my_otter/PROGRAM_COUNTER/result0_carry_i_19_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.124     2.856 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.312     4.169    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.293 r  my_otter/OTTER_REG_FILE/result0_carry__3_i_4/O
                         net (fo=22, routed)          3.520     7.812    my_otter/OTTER_REG_FILE/ALU_forward_muxA[16]
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.936 r  my_otter/OTTER_REG_FILE/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     7.936    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1_0[1]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.469 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.469    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.698 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.986     9.684    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_2[0]
    SLICE_X45Y13         LUT6 (Prop_lut6_I3_O)        0.310     9.994 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.806    10.800    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.124    10.924 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=36, routed)          1.667    12.592    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X38Y19         LUT4 (Prop_lut4_I3_O)        0.124    12.716 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.921    16.637    my_otter/flush_D
    SLICE_X48Y22         FDRE                                         r  my_otter/IF_DE_reg[IR][31]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][26]/C
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_otter/IF_DE_reg[PC][26]/Q
                         net (fo=1, routed)           0.115     0.243    my_otter/IF_DE_reg[PC][26]
    SLICE_X41Y18         FDRE                                         r  my_otter/DE_EX_reg[PC][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][9]/C
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_otter/IF_DE_reg[PC][9]/Q
                         net (fo=1, routed)           0.119     0.247    my_otter/IF_DE_reg[PC][9]
    SLICE_X38Y10         FDRE                                         r  my_otter/DE_EX_reg[PC][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][5]/C
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][5]/Q
                         net (fo=1, routed)           0.110     0.251    my_otter/IF_DE_reg[PC][5]
    SLICE_X42Y12         FDRE                                         r  my_otter/DE_EX_reg[PC][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[PC][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/MEM_WB_reg[PC_plus4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[PC][0]/C
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[PC][0]/Q
                         net (fo=1, routed)           0.110     0.251    my_otter/EX_MEM_reg[PC][0]
    SLICE_X38Y9          FDRE                                         r  my_otter/MEM_WB_reg[PC_plus4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/MEM_WB_reg[rd_addr][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][4]/C
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[rd_addr][4]/Q
                         net (fo=3, routed)           0.110     0.251    my_otter/EX_MEM_reg[rd_addr_n_0_][4]
    SLICE_X47Y6          FDRE                                         r  my_otter/MEM_WB_reg[rd_addr][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][1]/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/IF_DE_reg[PC][1]/Q
                         net (fo=1, routed)           0.101     0.265    my_otter/IF_DE_reg[PC][1]
    SLICE_X41Y11         FDRE                                         r  my_otter/DE_EX_reg[PC][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PROGRAM_COUNTER/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[PC][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.939%)  route 0.130ns (48.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE                         0.000     0.000 r  my_otter/PROGRAM_COUNTER/data_out_reg[18]/C
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/PROGRAM_COUNTER/data_out_reg[18]/Q
                         net (fo=2, routed)           0.130     0.271    my_otter/data_out_reg[18]
    SLICE_X38Y17         FDRE                                         r  my_otter/IF_DE_reg[PC][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][18]/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/IF_DE_reg[PC][18]/Q
                         net (fo=1, routed)           0.110     0.274    my_otter/IF_DE_reg[PC][18]
    SLICE_X38Y16         FDRE                                         r  my_otter/DE_EX_reg[PC][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PROGRAM_COUNTER/data_out_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[PC][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.371%)  route 0.133ns (48.629%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE                         0.000     0.000 r  my_otter/PROGRAM_COUNTER/data_out_reg[28]/C
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/PROGRAM_COUNTER/data_out_reg[28]/Q
                         net (fo=2, routed)           0.133     0.274    my_otter/data_out_reg[28]
    SLICE_X39Y20         FDRE                                         r  my_otter/IF_DE_reg[PC][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[IR][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[srcB_sel]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.742%)  route 0.089ns (32.258%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[IR][4]/C
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[IR][4]/Q
                         net (fo=20, routed)          0.089     0.230    my_otter/IF_DE_reg[IR][4]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.275 r  my_otter/DE_EX[srcB_sel]_i_1/O
                         net (fo=1, routed)           0.000     0.275    my_otter/CONTROL_UNIT/srcB_sel
    SLICE_X46Y15         FDRE                                         r  my_otter/DE_EX_reg[srcB_sel]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           412 Endpoints
Min Delay           412 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 0.773ns (13.461%)  route 4.969ns (86.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         4.281    10.818    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X49Y19         FDRE                                         r  my_otter/EX_MEM_reg[write_data][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.402ns  (logic 0.773ns (14.310%)  route 4.629ns (85.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.941    10.477    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X52Y19         FDRE                                         r  my_otter/EX_MEM_reg[write_data][30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[IR][31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.380ns  (logic 0.773ns (14.368%)  route 4.607ns (85.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.686     6.239    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]_0
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.295     6.534 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.921    10.455    my_otter/flush_D
    SLICE_X48Y22         FDRE                                         r  my_otter/IF_DE_reg[IR][31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 0.773ns (14.515%)  route 4.553ns (85.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.865    10.401    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X55Y13         FDRE                                         r  my_otter/EX_MEM_reg[write_data][12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 0.773ns (14.515%)  route 4.553ns (85.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.865    10.401    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X55Y13         FDRE                                         r  my_otter/EX_MEM_reg[write_data][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 0.773ns (14.515%)  route 4.553ns (85.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.865    10.401    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X55Y13         FDRE                                         r  my_otter/EX_MEM_reg[write_data][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 0.773ns (14.515%)  route 4.553ns (85.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.865    10.401    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X55Y13         FDRE                                         r  my_otter/EX_MEM_reg[write_data][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.188ns  (logic 0.773ns (14.900%)  route 4.415ns (85.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.727    10.263    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X50Y9          FDRE                                         r  my_otter/EX_MEM_reg[write_data][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.187ns  (logic 0.773ns (14.902%)  route 4.414ns (85.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.726    10.262    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X55Y12         FDRE                                         r  my_otter/EX_MEM_reg[write_data][28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.184ns  (logic 0.773ns (14.910%)  route 4.411ns (85.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.554     5.075    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.688     6.241    my_otter/PROGRAM_COUNTER/data_out_reg[0]_3
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.295     6.536 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         3.724    10.260    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X53Y15         FDRE                                         r  my_otter/EX_MEM_reg[write_data][14]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/DE_EX_reg[PC][28]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.212ns (42.995%)  route 0.281ns (57.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.755    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.048     1.803 r  my_otter/OTTER_REG_FILE/DE_EX[regWrite]_i_1/O
                         net (fo=103, routed)         0.129     1.932    my_otter/flush_E
    SLICE_X38Y20         FDRE                                         r  my_otter/DE_EX_reg[PC][28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/DE_EX_reg[PC][29]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.212ns (42.995%)  route 0.281ns (57.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.755    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.048     1.803 r  my_otter/OTTER_REG_FILE/DE_EX[regWrite]_i_1/O
                         net (fo=103, routed)         0.129     1.932    my_otter/flush_E
    SLICE_X38Y20         FDRE                                         r  my_otter/DE_EX_reg[PC][29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/DE_EX_reg[PC][30]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.212ns (42.995%)  route 0.281ns (57.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.755    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.048     1.803 r  my_otter/OTTER_REG_FILE/DE_EX[regWrite]_i_1/O
                         net (fo=103, routed)         0.129     1.932    my_otter/flush_E
    SLICE_X38Y20         FDRE                                         r  my_otter/DE_EX_reg[PC][30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/DE_EX_reg[PC][31]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.212ns (42.995%)  route 0.281ns (57.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.755    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.048     1.803 r  my_otter/OTTER_REG_FILE/DE_EX[regWrite]_i_1/O
                         net (fo=103, routed)         0.129     1.932    my_otter/flush_E
    SLICE_X38Y20         FDRE                                         r  my_otter/DE_EX_reg[PC][31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][20]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.209ns (40.024%)  route 0.313ns (59.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.156     1.759    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.157     1.961    my_otter/flush_D
    SLICE_X41Y19         FDRE                                         r  my_otter/IF_DE_reg[PC][20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][21]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.209ns (40.024%)  route 0.313ns (59.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.156     1.759    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.157     1.961    my_otter/flush_D
    SLICE_X41Y19         FDRE                                         r  my_otter/IF_DE_reg[PC][21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][22]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.209ns (40.024%)  route 0.313ns (59.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.156     1.759    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.157     1.961    my_otter/flush_D
    SLICE_X41Y19         FDRE                                         r  my_otter/IF_DE_reg[PC][22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][23]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.209ns (40.024%)  route 0.313ns (59.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.156     1.759    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.157     1.961    my_otter/flush_D
    SLICE_X41Y19         FDRE                                         r  my_otter/IF_DE_reg[PC][23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][24]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.209ns (40.024%)  route 0.313ns (59.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.156     1.759    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.157     1.961    my_otter/flush_D
    SLICE_X41Y19         FDRE                                         r  my_otter/IF_DE_reg[PC][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.209ns (40.024%)  route 0.313ns (59.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.156     1.759    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.157     1.961    my_otter/flush_D
    SLICE_X41Y19         FDRE                                         r  my_otter/IF_DE_reg[PC][25]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 1.576ns (41.119%)  route 2.257ns (58.881%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  buttons_IBUF[4]_inst/O
                         net (fo=6, routed)           2.257     3.710    buttons_IBUF[4]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.834 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.834    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.435     4.776    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.637ns  (logic 1.452ns (39.934%)  route 2.185ns (60.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[4]_inst/O
                         net (fo=6, routed)           2.185     3.637    buttons_IBUF[4]
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.435     4.776    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.221ns (18.361%)  route 0.981ns (81.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  buttons_IBUF[4]_inst/O
                         net (fo=6, routed)           0.981     1.201    buttons_IBUF[4]
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.266ns (20.911%)  route 1.004ns (79.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  buttons_IBUF[4]_inst/O
                         net (fo=6, routed)           1.004     1.225    buttons_IBUF[4]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.270 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.270    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FSM_onehot_PS_reg[1]/C





