
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2549829 heartbeat IPC: 3.92183 cumulative IPC: 3.92183 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242350 heartbeat IPC: 3.71399 cumulative IPC: 3.81508 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005874 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005874 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 58283693 heartbeat IPC: 0.198895 cumulative IPC: 0.198895 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 108256322 heartbeat IPC: 0.20011 cumulative IPC: 0.1995 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 156926326 heartbeat IPC: 0.205465 cumulative IPC: 0.20145 (Simulation time: 0 hr 2 min 50 sec) 
Finished CPU 0 instructions: 30000004 cycles: 148920453 cumulative IPC: 0.20145 (Simulation time: 0 hr 2 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.20145 instructions: 30000004 cycles: 148920453
cpu0_DTLB TOTAL     ACCESS:    7975141  HIT:    6397404  MISS:    1577737
cpu0_DTLB LOAD      ACCESS:    7868573  HIT:    6290836  MISS:    1577737
cpu0_DTLB RFO       ACCESS:     106568  HIT:     106568  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74537 cycles
cpu0_ITLB TOTAL     ACCESS:    3221355  HIT:    3221355  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3221355  HIT:    3221355  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577737  HIT:    1575399  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577737  HIT:    1575399  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.555 cycles
cpu0_L1D TOTAL     ACCESS:    6563093  HIT:    4176067  MISS:    2387026
cpu0_L1D LOAD      ACCESS:    6453823  HIT:    4068975  MISS:    2384848
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        160  MISS:       2178
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 81.4373 cycles
cpu0_L2C TOTAL     ACCESS:    2474985  HIT:     821407  MISS:    1653578
cpu0_L2C LOAD      ACCESS:    2384848  HIT:     731395  MISS:    1653453
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2178  HIT:       2072  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 101.354 cycles
LLC TOTAL     ACCESS:    1741229  HIT:    1007861  MISS:     733368
LLC LOAD      ACCESS:    1653453  HIT:     926864  MISS:     726589
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87670  HIT:      80896  MISS:       6774
LLC TRANSLATION ACCESS:        106  HIT:        101  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 181.18 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16903  ROW_BUFFER_MISS:     709663
 DBUS AVG_CONGESTED_CYCLE:    3.73896
 WQ ROW_BUFFER_HIT:      42709  ROW_BUFFER_MISS:      37689  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.641
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

