{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721312498018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721312498019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 11:21:37 2024 " "Processing started: Thu Jul 18 11:21:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721312498019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312498019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off thumb -c thumb " "Command: quartus_map --read_settings_files=on --write_settings_files=off thumb -c thumb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312498019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721312498391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721312498391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thumb_cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thumb_cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thumb_cpu_tb-arch " "Found design unit 1: thumb_cpu_tb-arch" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508779 ""} { "Info" "ISGN_ENTITY_NAME" "1 thumb_cpu_tb " "Found entity 1: thumb_cpu_tb" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508779 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sign_extend.vhd " "Can't analyze file -- file sign_extend.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721312508780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_1 " "Found design unit 1: alu-alu_1" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508781 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1_bit-alu_1_bit_1 " "Found design unit 1: alu_1_bit-alu_1_bit_1" {  } { { "alu_1_bit.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu_1_bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508781 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu_1_bit.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thumb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thumb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thumb_cpu-thumbv1 " "Found design unit 1: thumb_cpu-thumbv1" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508782 ""} { "Info" "ISGN_ENTITY_NAME" "1 thumb_cpu " "Found entity 1: thumb_cpu" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_1 " "Found design unit 1: ram-ram_1" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram-ram_modelsim " "Found design unit 2: ram-ram_modelsim" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508783 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_d-comportamental " "Found design unit 1: register_d-comportamental" {  } { { "register_d.vhd" "" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508784 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_d " "Found entity 1: register_d" {  } { { "register_d.vhd" "" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-regfile_1 " "Found design unit 1: regfile-regfile_1" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/thumb/regfile.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508784 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/thumb/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 3 1 " "Found 3 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_1 " "Found design unit 1: rom-rom_1" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508785 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rom-rom_modelsim " "Found design unit 2: rom-rom_modelsim" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508785 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312508785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312508785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "thumb_cpu_tb " "Elaborating entity \"thumb_cpu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721312508846 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_data_in thumb_cpu_tb.vhd(65) " "VHDL Signal Declaration warning at thumb_cpu_tb.vhd(65): used implicit default value for signal \"s_data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721312508848 "|thumb_cpu_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_data_out thumb_cpu_tb.vhd(67) " "Verilog HDL or VHDL warning at thumb_cpu_tb.vhd(67): object \"s_data_out\" assigned a value but never read" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721312508848 "|thumb_cpu_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zero thumb_cpu_tb.vhd(71) " "VHDL Signal Declaration warning at thumb_cpu_tb.vhd(71): used explicit default value for signal \"s_zero\" because signal was never assigned a value" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508849 "|thumb_cpu_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zero_2 thumb_cpu_tb.vhd(72) " "VHDL Signal Declaration warning at thumb_cpu_tb.vhd(72): used explicit default value for signal \"s_zero_2\" because signal was never assigned a value" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508849 "|thumb_cpu_tb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_counter thumb_cpu_tb.vhd(109) " "VHDL Process Statement warning at thumb_cpu_tb.vhd(109): signal \"s_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721312508850 "|thumb_cpu_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thumb_cpu thumb_cpu:DUT " "Elaborating entity \"thumb_cpu\" for hierarchy \"thumb_cpu:DUT\"" {  } { { "thumb_cpu_tb.vhd" "DUT" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312508866 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_number_2 thumb_cpu.vhd(83) " "VHDL Signal Declaration warning at thumb_cpu.vhd(83): used explicit default value for signal \"s_number_2\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508870 "|thumb_cpu_tb|thumb_cpu:DUT"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_op_sum thumb_cpu.vhd(84) " "VHDL Signal Declaration warning at thumb_cpu.vhd(84): used explicit default value for signal \"s_op_sum\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508871 "|thumb_cpu_tb|thumb_cpu:DUT"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_processor_stall thumb_cpu.vhd(89) " "VHDL Signal Declaration warning at thumb_cpu.vhd(89): used explicit default value for signal \"s_processor_stall\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508871 "|thumb_cpu_tb|thumb_cpu:DUT"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_lp_reg thumb_cpu.vhd(95) " "VHDL Signal Declaration warning at thumb_cpu.vhd(95): used explicit default value for signal \"s_lp_reg\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508872 "|thumb_cpu_tb|thumb_cpu:DUT"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_signal_1 thumb_cpu.vhd(103) " "VHDL Signal Declaration warning at thumb_cpu.vhd(103): used explicit default value for signal \"s_signal_1\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508874 "|thumb_cpu_tb|thumb_cpu:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_regWrite_wb thumb_cpu.vhd(141) " "Verilog HDL or VHDL warning at thumb_cpu.vhd(141): object \"s_regWrite_wb\" assigned a value but never read" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721312508875 "|thumb_cpu_tb|thumb_cpu:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu thumb_cpu:DUT\|alu:ADDER2 " "Elaborating entity \"alu\" for hierarchy \"thumb_cpu:DUT\|alu:ADDER2\"" {  } { { "thumb_cpu.vhd" "ADDER2" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312508896 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_aux alu.vhd(36) " "VHDL Signal Declaration warning at alu.vhd(36): used explicit default value for signal \"zero_aux\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1721312508898 "|thumb_cpu|alu:ADDER2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit thumb_cpu:DUT\|alu:ADDER2\|alu_1_bit:\\ALUS:15:LAST:ALU_LAST " "Elaborating entity \"alu_1_bit\" for hierarchy \"thumb_cpu:DUT\|alu:ADDER2\|alu_1_bit:\\ALUS:15:LAST:ALU_LAST\"" {  } { { "alu.vhd" "\\ALUS:15:LAST:ALU_LAST" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312508898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile thumb_cpu:DUT\|regfile:REGS " "Elaborating entity \"regfile\" for hierarchy \"thumb_cpu:DUT\|regfile:REGS\"" {  } { { "thumb_cpu.vhd" "REGS" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312508905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_d thumb_cpu:DUT\|register_d:REG_IF_EX " "Elaborating entity \"register_d\" for hierarchy \"thumb_cpu:DUT\|register_d:REG_IF_EX\"" {  } { { "thumb_cpu.vhd" "REG_IF_EX" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312508924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_d thumb_cpu:DUT\|register_d:REG_EX_WB " "Elaborating entity \"register_d\" for hierarchy \"thumb_cpu:DUT\|register_d:REG_EX_WB\"" {  } { { "thumb_cpu.vhd" "REG_EX_WB" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312508932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:MEM_INST A:rom_modelsim " "Elaborating entity \"rom\" using architecture \"A:rom_modelsim\" for hierarchy \"rom:MEM_INST\"" {  } { { "thumb_cpu_tb.vhd" "MEM_INST" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312508933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram ram:MEM_DATA A:ram_modelsim " "Elaborating entity \"ram\" using architecture \"A:ram_modelsim\" for hierarchy \"ram:MEM_DATA\"" {  } { { "thumb_cpu_tb.vhd" "MEM_DATA" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312520376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721312522095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721312522501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721312522501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721312522604 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721312522604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721312522604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721312522604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "932 " "Peak virtual memory: 932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721312522611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 11:22:02 2024 " "Processing ended: Thu Jul 18 11:22:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721312522611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721312522611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721312522611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312522611 ""}
