Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 18:18:31 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    247         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (665)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (695)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (665)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (695)
--------------------------------------------------
 There are 695 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.557        0.000                      0                  154        0.180        0.000                      0                  154        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.260        0.000                      0                   94        0.180        0.000                      0                   94        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.557        0.000                      0                   60        0.416        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.828ns (22.857%)  route 2.794ns (77.143%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.922     8.693    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X30Y62         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.431    14.772    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y62         FDCE (Setup_fdce_C_D)       -0.056    14.954    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.828ns (25.432%)  route 2.428ns (74.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.555     8.327    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    14.801    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.828ns (25.432%)  route 2.428ns (74.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.555     8.327    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    14.801    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.828ns (25.432%)  route 2.428ns (74.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.555     8.327    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    14.801    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.828ns (25.432%)  route 2.428ns (74.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.555     8.327    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y67         FDCE (Setup_fdce_C_CE)      -0.205    14.801    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.828ns (25.258%)  route 2.450ns (74.742%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.578     8.349    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X30Y63         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y63         FDCE (Setup_fdce_C_CE)      -0.169    14.840    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.828ns (25.402%)  route 2.432ns (74.598%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.559     8.330    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X34Y66         FDCE (Setup_fdce_C_CE)      -0.169    14.822    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.828ns (25.402%)  route 2.432ns (74.598%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.550     5.071    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.346    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.914    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.038 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.609     7.647    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.559     8.330    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X34Y66         FDCE (Setup_fdce_C_CE)      -0.169    14.822    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.992ns (31.423%)  route 2.165ns (68.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.544     5.065    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.518     5.583 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/Q
                         net (fo=6, routed)           0.842     6.425    K0/ps2_keyboard_0/C0/ps2_code[6]
    SLICE_X34Y67         LUT5 (Prop_lut5_I1_O)        0.146     6.571 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.808     7.379    K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.328     7.707 r  K0/ps2_keyboard_0/C0/DECODE_CODE[3]_i_1/O
                         net (fo=4, routed)           0.515     8.222    K0/ps2_keyboard_0_n_2
    SLICE_X34Y60         FDCE                                         r  K0/DECODE_CODE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.432    14.773    K0/CLK_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y60         FDCE (Setup_fdce_C_CE)      -0.169    14.842    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.992ns (31.423%)  route 2.165ns (68.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.544     5.065    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.518     5.583 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/Q
                         net (fo=6, routed)           0.842     6.425    K0/ps2_keyboard_0/C0/ps2_code[6]
    SLICE_X34Y67         LUT5 (Prop_lut5_I1_O)        0.146     6.571 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.808     7.379    K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.328     7.707 r  K0/ps2_keyboard_0/C0/DECODE_CODE[3]_i_1/O
                         net (fo=4, routed)           0.515     8.222    K0/ps2_keyboard_0_n_2
    SLICE_X34Y60         FDCE                                         r  K0/DECODE_CODE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.432    14.773    K0/CLK_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y60         FDCE (Setup_fdce_C_CE)      -0.169    14.842    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X32Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.099     1.684    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  K0/ps2_keyboard_0/D1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.729    K0/ps2_keyboard_0/D1/p_0_in__0[3]
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y54         FDCE (Hold_fdce_C_D)         0.092     1.549    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    K0/CLK_IBUF_BUFG
    SLICE_X35Y60         FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDPE (Prop_fdpe_C_Q)         0.128     1.569 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.054     1.624    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.099     1.723 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.723    K0/state__0[0]
    SLICE_X35Y60         FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.826     1.954    K0/CLK_IBUF_BUFG
    SLICE_X35Y60         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.091     1.532    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 K0/decode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    K0/CLK_IBUF_BUFG
    SLICE_X34Y61         FDCE                                         r  K0/decode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  K0/decode_reg[0]/Q
                         net (fo=1, routed)           0.141     1.746    K0/decode_reg_n_0_[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  K0/DECODE_CODE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    K0/DECODE_CODE[0]_i_1_n_0
    SLICE_X34Y60         FDCE                                         r  K0/DECODE_CODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.826     1.954    K0/CLK_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y60         FDCE (Hold_fdce_C_D)         0.120     1.577    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.727%)  route 0.153ns (42.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y58         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.153     1.760    K0/ps2_keyboard_0/D0/Iv
    SLICE_X30Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  K0/ps2_keyboard_0/D0/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.805    K0/ps2_keyboard_0/D0/p_0_in[3]
    SLICE_X30Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.828     1.956    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.120     1.579    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 K0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.978%)  route 0.186ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    K0/CLK_IBUF_BUFG
    SLICE_X35Y60         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  K0/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.186     1.768    K0/ps2_keyboard_0/C0/Q[0]
    SLICE_X34Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    K0/state__0[1]
    SLICE_X34Y62         FDCE                                         r  K0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.952    K0/CLK_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.120     1.575    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.247ns (68.555%)  route 0.113ns (31.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.113     1.707    S0/prev_j2_win
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.099     1.806 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    S0/score_2[2]_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.121     1.567    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 K0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.446%)  route 0.190ns (50.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    K0/CLK_IBUF_BUFG
    SLICE_X35Y60         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  K0/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.190     1.772    K0/ps2_keyboard_0/C0/Q[0]
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.817 r  K0/ps2_keyboard_0/C0/break_i_1/O
                         net (fo=1, routed)           0.000     1.817    K0/ps2_keyboard_0_n_1
    SLICE_X34Y62         FDCE                                         r  K0/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.952    K0/CLK_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  K0/break_reg/C
                         clock pessimism             -0.497     1.455    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.121     1.576    K0/break_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  K0/ps2_keyboard_0/D0/count_reg[1]/Q
                         net (fo=6, routed)           0.168     1.752    K0/ps2_keyboard_0/D0/count_reg[1]
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.042     1.794 r  K0/ps2_keyboard_0/D0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    K0/ps2_keyboard_0/D0/count[2]_i_1_n_0
    SLICE_X29Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X29Y59         FDCE (Hold_fdce_C_D)         0.107     1.550    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  K0/ps2_keyboard_0/D1/count_reg[1]/Q
                         net (fo=6, routed)           0.168     1.753    K0/ps2_keyboard_0/D1/count_reg[1]
    SLICE_X33Y53         LUT5 (Prop_lut5_I3_O)        0.042     1.795 r  K0/ps2_keyboard_0/D1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    K0/ps2_keyboard_0/D1/count[2]_i_1__0_n_0
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y53         FDCE (Hold_fdce_C_D)         0.107     1.551    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.741%)  route 0.188ns (50.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.188     1.775    S0/prev_j1_win
    SLICE_X29Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    S0/score_1[0]_i_1_n_0
    SLICE_X29Y43         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    S0/CLK_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X29Y43         FDCE (Hold_fdce_C_D)         0.091     1.573    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y60   K0/DECODE_CODE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y60   K0/DECODE_CODE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y60   K0/DECODE_CODE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y41   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.456ns (11.536%)  route 3.497ns (88.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.497     9.039    K0/reset_g
    SLICE_X34Y62         FDCE                                         f  K0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    K0/CLK_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X34Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/break_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.456ns (11.536%)  route 3.497ns (88.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.497     9.039    K0/reset_g
    SLICE_X34Y62         FDCE                                         f  K0/break_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    K0/CLK_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  K0/break_reg/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X34Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    K0/break_reg
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.456ns (11.899%)  route 3.376ns (88.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.376     8.918    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X32Y66         FDCE                                         f  K0/ps2_keyboard_0/D1/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.428    14.769    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.508    K0/ps2_keyboard_0/D1/O_reg
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.123%)  route 3.305ns (87.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.305     8.848    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X33Y67         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405    14.507    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.123%)  route 3.305ns (87.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.305     8.848    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X33Y67         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405    14.507    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.123%)  route 3.305ns (87.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.305     8.848    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X33Y67         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405    14.507    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.123%)  route 3.305ns (87.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.305     8.848    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X33Y67         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405    14.507    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.456ns (12.481%)  route 3.198ns (87.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         3.198     8.740    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X30Y62         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.431    14.772    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.597    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.305%)  route 2.971ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         2.971     8.514    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X34Y67         FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.426    14.767    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C
                         clock pessimism              0.180    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X34Y67         FDCE (Recov_fdce_C_CLR)     -0.319    14.592    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.456ns (13.497%)  route 2.923ns (86.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         2.923     8.465    K0/reset_g
    SLICE_X34Y61         FDCE                                         f  K0/decode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.431    14.772    K0/CLK_IBUF_BUFG
    SLICE_X34Y61         FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X34Y61         FDCE (Recov_fdce_C_CLR)     -0.361    14.555    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j2_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.958%)  route 0.221ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.221     1.808    S0/reset_g
    SLICE_X30Y43         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/prev_j2_win_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    S0/prev_j2_win_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.958%)  route 0.221ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.221     1.808    S0/reset_g
    SLICE_X30Y43         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.958%)  route 0.221ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.221     1.808    S0/reset_g
    SLICE_X30Y43         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.958%)  route 0.221ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.221     1.808    S0/reset_g
    SLICE_X30Y43         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.958%)  route 0.221ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.221     1.808    S0/reset_g
    SLICE_X30Y43         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.958%)  route 0.221ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.221     1.808    S0/reset_g
    SLICE_X30Y43         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.281%)  route 0.227ns (61.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.227     1.814    S0/reset_g
    SLICE_X29Y43         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    S0/CLK_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j1_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.355%)  route 0.217ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.217     1.804    S0/reset_g
    SLICE_X32Y43         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  S0/prev_j1_win_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    S0/prev_j1_win_reg
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.609     2.196    B0/reset_g
    SLICE_X36Y48         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    B0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.609     2.196    B0/reset_g
    SLICE_X36Y48         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    B0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.577    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           482 Endpoints
Min Delay           482 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R1/yRaquetteD_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.050ns  (logic 6.148ns (40.854%)  route 8.902ns (59.146%))
  Logic Levels:           11  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[1]/C
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[1]/Q
                         net (fo=19, routed)          1.960     2.416    R1/Y_RAQUETTE_D[1]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.540 r  R1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     2.540    R1/i__carry_i_8_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.053 r  R1/i__carry_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.053    R1/i__carry_i_1__2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.170 r  R1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.170    R1/i__carry__0_i_1__2_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.389 r  R1/i__carry__1_i_1__4/O[0]
                         net (fo=2, routed)           0.942     4.331    R1/i__carry__1_i_1__4_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.295     4.626 r  R1/i__carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     4.626    R1/i__carry__1_i_4__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.176 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.456     6.632    A1/RED_OBUF[3]_inst_i_4_1[0]
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.756 f  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.298     7.054    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.178 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.128     8.306    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.124     8.430 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.118    11.548    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.050 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.050    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.677ns  (logic 6.270ns (42.722%)  route 8.407ns (57.278%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  B2/yBalle_reg[0]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[0]/Q
                         net (fo=33, routed)          2.104     2.560    B2/yBalle_reg[31]_0[0]
    SLICE_X35Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.140 r  B2/RED_OBUF[1]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.140    B2/RED_OBUF[1]_inst_i_58_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.362 r  B2/RED_OBUF[1]_inst_i_25/O[0]
                         net (fo=2, routed)           0.723     4.085    B2/RED_OBUF[1]_inst_i_25_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.299     4.384 r  B2/RED_OBUF[1]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.384    B2/RED_OBUF[1]_inst_i_61_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.917 r  B2/RED_OBUF[1]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.917    B2/RED_OBUF[1]_inst_i_23_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  B2/RED_OBUF[1]_inst_i_5/CO[3]
                         net (fo=2, routed)           1.477     6.511    A1/GREEN[1][0]
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.021     7.656    A1/is_balle
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.780 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.419     8.199    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.118     8.317 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.663    10.980    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    14.677 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.677    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.602ns  (logic 6.082ns (41.655%)  route 8.519ns (58.345%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  B2/yBalle_reg[0]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[0]/Q
                         net (fo=33, routed)          2.104     2.560    B2/yBalle_reg[31]_0[0]
    SLICE_X35Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.140 r  B2/RED_OBUF[1]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.140    B2/RED_OBUF[1]_inst_i_58_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.362 r  B2/RED_OBUF[1]_inst_i_25/O[0]
                         net (fo=2, routed)           0.723     4.085    B2/RED_OBUF[1]_inst_i_25_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.299     4.384 r  B2/RED_OBUF[1]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.384    B2/RED_OBUF[1]_inst_i_61_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.917 r  B2/RED_OBUF[1]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.917    B2/RED_OBUF[1]_inst_i_23_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  B2/RED_OBUF[1]_inst_i_5/CO[3]
                         net (fo=2, routed)           1.477     6.511    A1/GREEN[1][0]
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.021     7.656    A1/is_balle
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.780 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.419     8.199    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X29Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.323 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.775    11.098    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.602 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.602    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.601ns  (logic 6.104ns (41.802%)  route 8.498ns (58.198%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  B2/yBalle_reg[0]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[0]/Q
                         net (fo=33, routed)          2.104     2.560    B2/yBalle_reg[31]_0[0]
    SLICE_X35Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.140 r  B2/RED_OBUF[1]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.140    B2/RED_OBUF[1]_inst_i_58_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.362 r  B2/RED_OBUF[1]_inst_i_25/O[0]
                         net (fo=2, routed)           0.723     4.085    B2/RED_OBUF[1]_inst_i_25_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.299     4.384 r  B2/RED_OBUF[1]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.384    B2/RED_OBUF[1]_inst_i_61_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.917 r  B2/RED_OBUF[1]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.917    B2/RED_OBUF[1]_inst_i_23_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  B2/RED_OBUF[1]_inst_i_5/CO[3]
                         net (fo=2, routed)           1.477     6.511    A1/GREEN[1][0]
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.021     7.656    A1/is_balle
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.780 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.423     8.203    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.327 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.750    11.077    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.601 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.601    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.580ns  (logic 6.170ns (42.317%)  route 8.410ns (57.683%))
  Logic Levels:           11  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[1]/C
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[1]/Q
                         net (fo=19, routed)          1.960     2.416    R1/Y_RAQUETTE_D[1]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.540 r  R1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     2.540    R1/i__carry_i_8_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.053 r  R1/i__carry_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.053    R1/i__carry_i_1__2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.170 r  R1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.170    R1/i__carry__0_i_1__2_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.389 r  R1/i__carry__1_i_1__4/O[0]
                         net (fo=2, routed)           0.942     4.331    R1/i__carry__1_i_1__4_n_7
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.295     4.626 r  R1/i__carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     4.626    R1/i__carry__1_i_4__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.176 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.456     6.632    A1/RED_OBUF[3]_inst_i_4_1[0]
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.756 f  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.298     7.054    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.178 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.128     8.306    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.124     8.430 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.627    11.056    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.580 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.580    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.563ns  (logic 6.301ns (43.265%)  route 8.262ns (56.735%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  B2/yBalle_reg[0]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B2/yBalle_reg[0]/Q
                         net (fo=33, routed)          2.104     2.560    B2/yBalle_reg[31]_0[0]
    SLICE_X35Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.140 r  B2/RED_OBUF[1]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.140    B2/RED_OBUF[1]_inst_i_58_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.362 r  B2/RED_OBUF[1]_inst_i_25/O[0]
                         net (fo=2, routed)           0.723     4.085    B2/RED_OBUF[1]_inst_i_25_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.299     4.384 r  B2/RED_OBUF[1]_inst_i_61/O
                         net (fo=1, routed)           0.000     4.384    B2/RED_OBUF[1]_inst_i_61_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.917 r  B2/RED_OBUF[1]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.917    B2/RED_OBUF[1]_inst_i_23_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.034 r  B2/RED_OBUF[1]_inst_i_5/CO[3]
                         net (fo=2, routed)           1.477     6.511    A1/GREEN[1][0]
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.021     7.656    A1/is_balle
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.780 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.423     8.203    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.119     8.322 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.514    10.836    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.727    14.563 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.563    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.443ns  (logic 6.099ns (42.230%)  route 8.343ns (57.770%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[0]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  R1/yRaquetteG_reg[0]/Q
                         net (fo=22, routed)          2.174     2.630    R1/Y_RAQUETTE_G[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.210 r  R1/i__carry_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.210    R1/i__carry_i_1__1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.324 r  R1/i__carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.324    R1/i__carry__0_i_1__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.563 f  R1/i__carry__1_i_1__3/O[2]
                         net (fo=1, routed)           0.816     4.378    R1/R[11]
    SLICE_X29Y65         LUT1 (Prop_lut1_I0_O)        0.302     4.680 r  R1/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     4.680    R1/i__carry__1_i_2__0_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.081 f  R1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.526     6.607    A1/GREEN_OBUF[2]_inst_i_1_1[0]
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.731 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.897     7.628    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.150     7.778 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.931    10.709    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.733    14.443 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.443    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.151ns  (logic 6.091ns (43.042%)  route 8.060ns (56.958%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[0]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  R1/yRaquetteG_reg[0]/Q
                         net (fo=22, routed)          2.174     2.630    R1/Y_RAQUETTE_G[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.210 r  R1/i__carry_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.210    R1/i__carry_i_1__1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.324 r  R1/i__carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.324    R1/i__carry__0_i_1__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.563 f  R1/i__carry__1_i_1__3/O[2]
                         net (fo=1, routed)           0.816     4.378    R1/R[11]
    SLICE_X29Y65         LUT1 (Prop_lut1_I0_O)        0.302     4.680 r  R1/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     4.680    R1/i__carry__1_i_2__0_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.081 f  R1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.526     6.607    A1/GREEN_OBUF[2]_inst_i_1_1[0]
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.731 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.897     7.628    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.150     7.778 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.648    10.426    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    14.151 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.151    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.446ns  (logic 5.370ns (39.940%)  route 8.076ns (60.060%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE                         0.000     0.000 r  A1/countY_reg[8]/C
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  A1/countY_reg[8]/Q
                         net (fo=16, routed)          1.027     1.505    A1/countY_reg[9]_0[8]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.329     1.834 f  A1/RED_OBUF[3]_inst_i_41/O
                         net (fo=2, routed)           0.993     2.827    A1/RED_OBUF[3]_inst_i_41_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.332     3.159 r  A1/RED_OBUF[3]_inst_i_18/O
                         net (fo=4, routed)           1.015     4.174    A1/countY_reg[6]_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     4.298 f  A1/RED_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.877     5.175    S0/RED_OBUF[3]_inst_i_3_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I3_O)        0.152     5.327 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     5.990    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     6.316 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.736     7.051    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.175 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.765     9.941    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.446 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.446    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.324ns  (logic 5.389ns (40.443%)  route 7.936ns (59.557%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE                         0.000     0.000 r  A1/countY_reg[8]/C
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  A1/countY_reg[8]/Q
                         net (fo=16, routed)          1.027     1.505    A1/countY_reg[9]_0[8]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.329     1.834 f  A1/RED_OBUF[3]_inst_i_41/O
                         net (fo=2, routed)           0.993     2.827    A1/RED_OBUF[3]_inst_i_41_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.332     3.159 r  A1/RED_OBUF[3]_inst_i_18/O
                         net (fo=4, routed)           1.015     4.174    A1/countY_reg[6]_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     4.298 f  A1/RED_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.877     5.175    S0/RED_OBUF[3]_inst_i_3_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I3_O)        0.152     5.327 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     5.990    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     6.316 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.736     7.051    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.175 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.625     9.801    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.324 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.324    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.167ns (59.388%)  route 0.114ns (40.612%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.114     0.281    K0/ps2_keyboard_0/R0/Q[1]
    SLICE_X33Y66         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.146ns (47.040%)  route 0.164ns (52.960%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.164     0.310    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[10]
    SLICE_X32Y67         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.500%)  route 0.175ns (54.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.175     0.321    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[9]
    SLICE_X32Y67         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.445%)  route 0.175ns (54.555%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.175     0.321    K0/ps2_keyboard_0/R0/Q[0]
    SLICE_X32Y67         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE                         0.000     0.000 r  A1/countY_reg[1]/C
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A1/countY_reg[1]/Q
                         net (fo=22, routed)          0.115     0.243    A1/countY_reg[9]_0[1]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.099     0.342 r  A1/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    A1/p_0_in__1[4]
    SLICE_X35Y48         FDCE                                         r  A1/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE                         0.000     0.000 r  B1/cnt_reg[0]/C
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     0.220    B1/cnt_reg[0]
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  B1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    B1/cnt_reg[0]_i_1_n_6
    SLICE_X37Y45         FDCE                                         r  B1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.146ns (42.111%)  route 0.201ns (57.889%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.201     0.347    K0/ps2_keyboard_0/R0/Q[5]
    SLICE_X33Y66         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE                         0.000     0.000 r  B1/cnt_reg[7]/C
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    B1/cnt_reg[7]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  B1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    B1/cnt_reg[4]_i_1_n_4
    SLICE_X37Y46         FDCE                                         r  B1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE                         0.000     0.000 r  B1/cnt_reg[11]/C
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    B1/cnt_reg[11]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  B1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    B1/cnt_reg[8]_i_1_n_4
    SLICE_X37Y47         FDCE                                         r  B1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE                         0.000     0.000 r  B1/cnt_reg[15]/C
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     0.259    B1/cnt_reg[15]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  B1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    B1/cnt_reg[12]_i_1_n_4
    SLICE_X37Y48         FDCE                                         r  B1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           368 Endpoints
Min Delay           368 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.673ns  (logic 5.254ns (45.011%)  route 6.419ns (54.989%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.757     9.947    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.148    10.095 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.931    13.026    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.733    16.759 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.759    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.605ns  (logic 4.999ns (43.080%)  route 6.606ns (56.920%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.757     9.947    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.124    10.071 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.118    13.189    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.691 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.691    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.551ns  (logic 5.022ns (43.473%)  route 6.530ns (56.527%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.050    10.239    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.363 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.750    13.113    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.638 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.638    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.546ns  (logic 5.252ns (45.485%)  route 6.294ns (54.515%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.050    10.239    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I0_O)        0.152    10.391 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.514    12.906    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.727    16.632 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.632    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.441ns  (logic 5.220ns (45.628%)  route 6.221ns (54.372%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.828    10.017    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I2_O)        0.150    10.167 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.663    12.830    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    16.527 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.527    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 5.246ns (46.091%)  route 6.136ns (53.909%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.757     9.947    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.148    10.095 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.648    12.743    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    16.468 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.468    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.334ns  (logic 5.000ns (44.119%)  route 6.333ns (55.881%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.828    10.017    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.141 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.775    12.917    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.420 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.420    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.234ns  (logic 5.002ns (44.529%)  route 6.232ns (55.471%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.736     9.925    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.049 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.765    12.815    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.320 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.320    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 5.021ns (45.091%)  route 6.114ns (54.909%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.757     9.947    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.124    10.071 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.627    12.698    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.221 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.221    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 5.021ns (45.182%)  route 6.092ns (54.818%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           1.054     6.618    S0/score_1[2]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.295     6.913 f  S0/RED_OBUF[3]_inst_i_44/O
                         net (fo=1, routed)           0.520     7.434    A1/RED_OBUF[3]_inst_i_9
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  A1/RED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.493     8.051    S0/RED_OBUF[3]_inst_i_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.150     8.201 f  S0/RED_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.663     8.864    A1/GREEN_OBUF[2]_inst_i_1_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.190 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.736     9.925    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.049 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.625    12.675    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.199 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.199    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.588%)  route 0.234ns (62.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=1, routed)           0.234     1.814    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X33Y66         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.141ns (24.590%)  route 0.432ns (75.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.432     2.020    B1/reset_g
    SLICE_X37Y46         FDCE                                         f  B1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.141ns (24.590%)  route 0.432ns (75.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.432     2.020    B1/reset_g
    SLICE_X37Y46         FDCE                                         f  B1/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.141ns (24.590%)  route 0.432ns (75.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.432     2.020    B1/reset_g
    SLICE_X37Y46         FDCE                                         f  B1/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.141ns (24.590%)  route 0.432ns (75.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.432     2.020    B1/reset_g
    SLICE_X37Y46         FDCE                                         f  B1/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.141ns (22.858%)  route 0.476ns (77.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.476     2.063    B1/reset_g
    SLICE_X37Y45         FDCE                                         f  B1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.141ns (22.858%)  route 0.476ns (77.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.476     2.063    B1/reset_g
    SLICE_X37Y45         FDCE                                         f  B1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.141ns (22.858%)  route 0.476ns (77.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.476     2.063    B1/reset_g
    SLICE_X37Y45         FDCE                                         f  B1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.141ns (22.858%)  route 0.476ns (77.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=293, routed)         0.476     2.063    B1/reset_g
    SLICE_X37Y45         FDCE                                         f  B1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/yRaquetteG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.291ns (45.176%)  route 0.353ns (54.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    K0/CLK_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  K0/DECODE_CODE_reg[1]/Q
                         net (fo=6, routed)           0.181     1.770    K0/decode_code[1]
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.098     1.868 r  K0/yRaquetteG[0]_i_4/O
                         net (fo=1, routed)           0.050     1.919    K0/yRaquetteG[0]_i_4_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.964 r  K0/yRaquetteG[0]_i_1/O
                         net (fo=32, routed)          0.122     2.085    R1/yRaquetteG
    SLICE_X31Y60         FDCE                                         r  R1/yRaquetteG_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.700ns (22.967%)  route 5.702ns (77.033%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.338     5.790    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.914 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.808     6.722    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.846 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.556     7.402    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.700ns (22.967%)  route 5.702ns (77.033%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.338     5.790    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.914 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.808     6.722    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.846 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.556     7.402    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.700ns (22.967%)  route 5.702ns (77.033%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.338     5.790    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.914 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.808     6.722    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.846 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.556     7.402    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y53         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.358ns  (logic 1.700ns (23.104%)  route 5.658ns (76.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.338     5.790    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.914 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.500     6.414    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.538 r  K0/ps2_keyboard_0/D1/O_i_1/O
                         net (fo=1, routed)           0.820     7.358    K0/ps2_keyboard_0/D1/O_i_1_n_0
    SLICE_X32Y66         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.428     4.769    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.225ns  (logic 1.700ns (23.530%)  route 5.525ns (76.470%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.338     5.790    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.914 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.808     6.722    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.846 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.225    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.225ns  (logic 1.700ns (23.530%)  route 5.525ns (76.470%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.338     5.790    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.914 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.808     6.722    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.846 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.225    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.144ns  (logic 1.820ns (25.484%)  route 5.323ns (74.516%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.984     5.433    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.557 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.465     6.022    K0/ps2_keyboard_0/D0/load
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.146 r  K0/ps2_keyboard_0/D0/count[4]_i_2/O
                         net (fo=1, routed)           0.873     7.020    K0/ps2_keyboard_0/D0/count[4]_i_2_n_0
    SLICE_X31Y59         LUT3 (Prop_lut3_I1_O)        0.124     7.144 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.144    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X31Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433     4.774    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.696ns (23.968%)  route 5.382ns (76.032%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.984     5.433    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.557 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.849     6.406    K0/ps2_keyboard_0/D0/load
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.530 r  K0/ps2_keyboard_0/D0/O_i_1__0/O
                         net (fo=1, routed)           0.548     7.078    K0/ps2_keyboard_0/D0/O_i_1__0_n_0
    SLICE_X30Y60         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433     4.774    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y60         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 1.700ns (24.703%)  route 5.182ns (75.297%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.338     5.790    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.914 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.844     6.758    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  K0/ps2_keyboard_0/D1/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     6.882    K0/ps2_keyboard_0/D1/count[4]_i_2__0_n_0
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 1.696ns (26.135%)  route 4.795ns (73.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.984     5.433    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.557 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.461     6.018    K0/ps2_keyboard_0/D0/load
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.124     6.142 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.349     6.491    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X29Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y59         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.950%)  route 0.135ns (48.050%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.135     0.281    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.456%)  route 0.138ns (48.544%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.138     0.284    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X34Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.948    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.408%)  route 0.138ns (48.592%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.138     0.284    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.167ns (58.116%)  route 0.120ns (41.884%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.120     0.287    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (58.068%)  route 0.121ns (41.932%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.121     0.288    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.146ns (42.037%)  route 0.201ns (57.963%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.201     0.347    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.167ns (40.913%)  route 0.241ns (59.087%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.241     0.408    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.236ns (44.107%)  route 0.299ns (55.893%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.096     0.242    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[9]
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.287 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_3/O
                         net (fo=1, routed)           0.051     0.338    K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_3_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.383 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.152     0.535    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X34Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.948    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X34Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.146ns (26.196%)  route 0.411ns (73.804%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.411     0.557    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X30Y63         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.236ns (40.093%)  route 0.353ns (59.907%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.096     0.242    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[9]
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.287 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_3/O
                         net (fo=1, routed)           0.051     0.338    K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_3_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.383 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.205     0.589    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C





