{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701309908109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701309908110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:05:08 2023 " "Processing started: Thu Nov 30 10:05:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701309908110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309908110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vision_Tester -c Vision_Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vision_Tester -c Vision_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309908110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701309908282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701309908282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vision_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file vision_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Tester " "Found entity 1: Vision_Tester" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309913904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309913905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309913906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lattice.v 1 1 " "Found 1 design units, including 1 entities, in source file lattice.v" { { "Info" "ISGN_ENTITY_NAME" "1 lattice " "Found entity 1: lattice" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309913907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vision_tester_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vision_tester_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Tester_tb " "Found entity 1: Vision_Tester_tb" {  } { { "Vision_Tester_tb.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309913908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lattice_5to1.v " "Can't analyze file -- file lattice_5to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701309913908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 StarT " "Found entity 1: StarT" {  } { { "StarT.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/StarT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701309913909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913909 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"upper_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913909 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lower_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"lower_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913909 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"left_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913909 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"right_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913909 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_d Vision_Tester.v(35) " "Verilog HDL Implicit Net warning at Vision_Tester.v(35): created implicit net for \"confirm_d\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vision_Tester " "Elaborating entity \"Vision_Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701309913926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:Debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:Debounce\"" {  } { { "Vision_Tester.v" "Debounce" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:c1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:c1\"" {  } { { "Vision_Tester.v" "c1" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:c2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:c2\"" {  } { { "Vision_Tester.v" "c2" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lattice lattice:u0 " "Elaborating entity \"lattice\" for hierarchy \"lattice:u0\"" {  } { { "Vision_Tester.v" "u0" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lattice.v(25) " "Verilog HDL assignment warning at lattice.v(25): truncated value with size 32 to match size of target (2)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lattice.v(33) " "Verilog HDL assignment warning at lattice.v(33): truncated value with size 32 to match size of target (3)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row lattice.v(37) " "Verilog HDL Always Construct warning at lattice.v(37): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col lattice.v(37) " "Verilog HDL Always Construct warning at lattice.v(37): inferring latch(es) for variable \"col\", which holds its previous value in one or more paths through the always construct" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[0\] lattice.v(37) " "Inferred latch for \"col\[0\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[1\] lattice.v(37) " "Inferred latch for \"col\[1\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[2\] lattice.v(37) " "Inferred latch for \"col\[2\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[3\] lattice.v(37) " "Inferred latch for \"col\[3\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[4\] lattice.v(37) " "Inferred latch for \"col\[4\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[5\] lattice.v(37) " "Inferred latch for \"col\[5\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[6\] lattice.v(37) " "Inferred latch for \"col\[6\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[7\] lattice.v(37) " "Inferred latch for \"col\[7\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] lattice.v(37) " "Inferred latch for \"row\[0\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] lattice.v(37) " "Inferred latch for \"row\[1\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] lattice.v(37) " "Inferred latch for \"row\[2\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] lattice.v(37) " "Inferred latch for \"row\[3\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] lattice.v(37) " "Inferred latch for \"row\[4\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] lattice.v(37) " "Inferred latch for \"row\[5\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] lattice.v(37) " "Inferred latch for \"row\[6\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] lattice.v(37) " "Inferred latch for \"row\[7\]\" at lattice.v(37)" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309913933 "|Vision_Tester|lattice:u0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[0\] " "LATCH primitive \"lattice:u0\|row\[0\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[1\] " "LATCH primitive \"lattice:u0\|row\[1\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[2\] " "LATCH primitive \"lattice:u0\|row\[2\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[3\] " "LATCH primitive \"lattice:u0\|row\[3\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[4\] " "LATCH primitive \"lattice:u0\|row\[4\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[5\] " "LATCH primitive \"lattice:u0\|row\[5\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[6\] " "LATCH primitive \"lattice:u0\|row\[6\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|row\[7\] " "LATCH primitive \"lattice:u0\|row\[7\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[2\] " "LATCH primitive \"lattice:u0\|col\[2\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[3\] " "LATCH primitive \"lattice:u0\|col\[3\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[4\] " "LATCH primitive \"lattice:u0\|col\[4\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lattice:u0\|col\[5\] " "LATCH primitive \"lattice:u0\|col\[5\]\" is permanently enabled" {  } { { "lattice.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/lattice.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701309913980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[0\] GND " "Pin \"R_col\[0\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|R_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[1\] GND " "Pin \"R_col\[1\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|R_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[6\] GND " "Pin \"R_col\[6\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|R_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_col\[7\] GND " "Pin \"R_col\[7\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|R_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[0\] GND " "Pin \"G_col\[0\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[1\] GND " "Pin \"G_col\[1\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[2\] GND " "Pin \"G_col\[2\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[3\] GND " "Pin \"G_col\[3\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[4\] GND " "Pin \"G_col\[4\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[5\] GND " "Pin \"G_col\[5\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[6\] GND " "Pin \"G_col\[6\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_col\[7\] GND " "Pin \"G_col\[7\]\" is stuck at GND" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701309914057 "|Vision_Tester|G_col[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701309914057 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "upper " "No output dependent on input pin \"upper\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309914071 "|Vision_Tester|upper"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lower " "No output dependent on input pin \"lower\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309914071 "|Vision_Tester|lower"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "left " "No output dependent on input pin \"left\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309914071 "|Vision_Tester|left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right " "No output dependent on input pin \"right\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309914071 "|Vision_Tester|right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "confirm " "No output dependent on input pin \"confirm\"" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701309914071 "|Vision_Tester|confirm"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701309914071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701309914071 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701309914071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701309914071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701309914071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701309914090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:05:14 2023 " "Processing ended: Thu Nov 30 10:05:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701309914090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701309914090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701309914090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701309914090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701309915005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701309915006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:05:14 2023 " "Processing started: Thu Nov 30 10:05:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701309915006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701309915006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Vision_Tester -c Vision_Tester " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Vision_Tester -c Vision_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701309915006 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701309915062 ""}
{ "Info" "0" "" "Project  = Vision_Tester" {  } {  } 0 0 "Project  = Vision_Tester" 0 0 "Fitter" 0 0 1701309915063 ""}
{ "Info" "0" "" "Revision = Vision_Tester" {  } {  } 0 0 "Revision = Vision_Tester" 0 0 "Fitter" 0 0 1701309915063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701309915091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701309915091 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Vision_Tester EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"Vision_Tester\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701309915092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701309915122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701309915122 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701309915146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701309915147 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701309915180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701309915180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701309915180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701309915180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701309915180 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701309915180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vision_Tester.sdc " "Synopsys Design Constraints File file not found: 'Vision_Tester.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701309915209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701309915210 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1701309915211 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1701309915211 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701309915211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701309915211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701309915211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divider:c1\|clk_p " "   1.000 frequency_divider:c1\|clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701309915211 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701309915211 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701309915212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701309915212 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701309915215 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701309915218 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "frequency_divider:c1\|clk_p Global clock " "Automatically promoted signal \"frequency_divider:c1\|clk_p\" to use Global clock" {  } { { "frequency_divider.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/frequency_divider.v" 28 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701309915218 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst Global clock " "Automatically promoted signal \"rst\" to use Global clock" {  } { { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 4 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701309915218 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst " "Pin \"rst\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { rst } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "Vision_Tester.v" "" { Text "D:/ShuDianShiYan/Vision_Tester/Vision_Tester.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ShuDianShiYan/Vision_Tester/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1701309915218 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701309915218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1701309915219 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1701309915226 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1701309915239 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1701309915239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1701309915239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701309915239 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701309915245 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701309915247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701309915307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701309915345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701309915346 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701309915566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701309915566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701309915578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/ShuDianShiYan/Vision_Tester/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701309915644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701309915644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701309915686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701309915686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701309915686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701309915693 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701309915698 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/Vision_Tester/output_files/Vision_Tester.fit.smsg " "Generated suppressed messages file D:/ShuDianShiYan/Vision_Tester/output_files/Vision_Tester.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701309915728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6032 " "Peak virtual memory: 6032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701309915739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:05:15 2023 " "Processing ended: Thu Nov 30 10:05:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701309915739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701309915739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701309915739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701309915739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701309916562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701309916563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:05:16 2023 " "Processing started: Thu Nov 30 10:05:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701309916563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701309916563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Vision_Tester -c Vision_Tester " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Vision_Tester -c Vision_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701309916563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701309916734 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701309916756 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701309916759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701309916834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:05:16 2023 " "Processing ended: Thu Nov 30 10:05:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701309916834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701309916834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701309916834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701309916834 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701309917388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701309917740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701309917740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:05:17 2023 " "Processing started: Thu Nov 30 10:05:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701309917740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701309917740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Vision_Tester -c Vision_Tester " "Command: quartus_sta Vision_Tester -c Vision_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701309917741 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701309917802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701309917915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701309917915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701309917945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701309917945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701309917983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701309918023 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vision_Tester.sdc " "Synopsys Design Constraints File file not found: 'Vision_Tester.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701309918042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701309918042 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701309918042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:c1\|clk_p frequency_divider:c1\|clk_p " "create_clock -period 1.000 -name frequency_divider:c1\|clk_p frequency_divider:c1\|clk_p" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701309918042 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701309918042 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701309918043 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701309918050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701309918050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.179 " "Worst-case setup slack is -8.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.179            -217.942 clk  " "   -8.179            -217.942 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.523              -2.745 frequency_divider:c1\|clk_p  " "   -1.523              -2.745 frequency_divider:c1\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701309918051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.640 " "Worst-case hold slack is 1.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 clk  " "    1.640               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 frequency_divider:c1\|clk_p  " "    1.668               0.000 frequency_divider:c1\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701309918053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701309918054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701309918055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divider:c1\|clk_p  " "    0.234               0.000 frequency_divider:c1\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701309918056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701309918056 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1701309918066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701309918070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701309918071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701309918087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:05:18 2023 " "Processing ended: Thu Nov 30 10:05:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701309918087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701309918087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701309918087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701309918087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701309918871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701309918871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:05:18 2023 " "Processing started: Thu Nov 30 10:05:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701309918871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701309918871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Vision_Tester -c Vision_Tester " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Vision_Tester -c Vision_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701309918871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701309919072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Vision_Tester.vo D:/ShuDianShiYan/Vision_Tester/simulation/modelsim/ simulation " "Generated file Vision_Tester.vo in folder \"D:/ShuDianShiYan/Vision_Tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701309919099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701309919109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:05:19 2023 " "Processing ended: Thu Nov 30 10:05:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701309919109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701309919109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701309919109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701309919109 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701309919663 ""}
