{
  "Top": "myproject_galapagos",
  "RtlTop": "myproject_galapagos",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "115",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject_galapagos",
    "Version": "1.0",
    "DisplayName": "Myproject_galapagos",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/..\/myproject_galapagos.cpp",
      "..\/..\/firmware\/myproject.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/compute_layer_0_0_0_s.vhd",
      "impl\/vhdl\/conv_1d_0_0_0_0.vhd",
      "impl\/vhdl\/myproject.vhd",
      "impl\/vhdl\/myproject_galapagbkb.vhd",
      "impl\/vhdl\/myproject_galapagcud.vhd",
      "impl\/vhdl\/myproject_galapagdEe.vhd",
      "impl\/vhdl\/myproject_galapageOg.vhd",
      "impl\/vhdl\/myproject_galapagfYi.vhd",
      "impl\/vhdl\/myproject_galapagg8j.vhd",
      "impl\/vhdl\/myproject_galapaghbi.vhd",
      "impl\/vhdl\/myproject_galapagibs.vhd",
      "impl\/vhdl\/myproject_galapagjbC.vhd",
      "impl\/vhdl\/myproject_galapagkbM.vhd",
      "impl\/vhdl\/myproject_galapaglbW.vhd",
      "impl\/vhdl\/myproject_galapagmb6.vhd",
      "impl\/vhdl\/myproject_galapagncg.vhd",
      "impl\/vhdl\/myproject_galapagocq.vhd",
      "impl\/vhdl\/myproject_galapagpcA.vhd",
      "impl\/vhdl\/myproject_galapagqcK.vhd",
      "impl\/vhdl\/myproject_galapagrcU.vhd",
      "impl\/vhdl\/myproject_galapagsc4.vhd",
      "impl\/vhdl\/myproject_galapagtde.vhd",
      "impl\/vhdl\/myproject_galapagudo.vhd",
      "impl\/vhdl\/myproject_galapagvdy.vhd",
      "impl\/vhdl\/myproject_galapagwdI.vhd",
      "impl\/vhdl\/myproject_galapagxdS.vhd",
      "impl\/vhdl\/myproject_galapagyd2.vhd",
      "impl\/vhdl\/myproject_galapagzec.vhd",
      "impl\/vhdl\/relu.vhd",
      "impl\/vhdl\/softmax.vhd",
      "impl\/vhdl\/softmax_exp_table2.vhd",
      "impl\/vhdl\/softmax_invert_taAem.vhd",
      "impl\/vhdl\/myproject_galapagos.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_layer_0_0_0_s.v",
      "impl\/verilog\/conv_1d_0_0_0_0.v",
      "impl\/verilog\/myproject.v",
      "impl\/verilog\/myproject_galapagbkb.v",
      "impl\/verilog\/myproject_galapagcud.v",
      "impl\/verilog\/myproject_galapagdEe.v",
      "impl\/verilog\/myproject_galapageOg.v",
      "impl\/verilog\/myproject_galapagfYi.v",
      "impl\/verilog\/myproject_galapagg8j.v",
      "impl\/verilog\/myproject_galapaghbi.v",
      "impl\/verilog\/myproject_galapagibs.v",
      "impl\/verilog\/myproject_galapagjbC.v",
      "impl\/verilog\/myproject_galapagkbM.v",
      "impl\/verilog\/myproject_galapaglbW.v",
      "impl\/verilog\/myproject_galapagmb6.v",
      "impl\/verilog\/myproject_galapagncg.v",
      "impl\/verilog\/myproject_galapagocq.v",
      "impl\/verilog\/myproject_galapagpcA.v",
      "impl\/verilog\/myproject_galapagqcK.v",
      "impl\/verilog\/myproject_galapagrcU.v",
      "impl\/verilog\/myproject_galapagsc4.v",
      "impl\/verilog\/myproject_galapagtde.v",
      "impl\/verilog\/myproject_galapagudo.v",
      "impl\/verilog\/myproject_galapagvdy.v",
      "impl\/verilog\/myproject_galapagwdI.v",
      "impl\/verilog\/myproject_galapagxdS.v",
      "impl\/verilog\/myproject_galapagyd2.v",
      "impl\/verilog\/myproject_galapagzec.v",
      "impl\/verilog\/relu.v",
      "impl\/verilog\/softmax.v",
      "impl\/verilog\/softmax_exp_table2.v",
      "impl\/verilog\/softmax_exp_table2_rom.dat",
      "impl\/verilog\/softmax_invert_taAem.v",
      "impl\/verilog\/softmax_invert_taAem_rom.dat",
      "impl\/verilog\/myproject_galapagos.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_V_data_V": {
      "type": "ap_fifo",
      "fifo_width": "64",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_id_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_V_user_V": {
      "type": "ap_fifo",
      "fifo_width": "40",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "40"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_V_data_V": {
      "type": "ap_fifo",
      "fifo_width": "64",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_id_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_V_user_V": {
      "type": "ap_fifo",
      "fifo_width": "40",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "40"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_V_data_V_dout": {
      "dir": "in",
      "width": "64"
    },
    "in_V_data_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_data_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_dest_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_V_dest_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_dest_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_last_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_V_last_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_last_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_id_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_V_id_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_id_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_user_V_dout": {
      "dir": "in",
      "width": "40"
    },
    "in_V_user_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_user_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_V_keep_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_V_keep_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_keep_V_read": {
      "dir": "out",
      "width": "1"
    },
    "out_V_data_V_din": {
      "dir": "out",
      "width": "64"
    },
    "out_V_data_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_data_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_dest_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_V_dest_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_dest_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_last_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_V_last_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_last_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_id_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_V_id_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_id_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_user_V_din": {
      "dir": "out",
      "width": "40"
    },
    "out_V_user_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_user_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_V_keep_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_V_keep_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_keep_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "in_V_data_V": {
      "interfaceRef": "in_V_data_V",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_V_dest_V",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_V_last_V",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_V_id_V",
      "dir": "in"
    },
    "in_V_user_V": {
      "interfaceRef": "in_V_user_V",
      "dir": "in"
    },
    "in_V_keep_V": {
      "interfaceRef": "in_V_keep_V",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_V_data_V",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_V_dest_V",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "out_V_last_V": {
      "interfaceRef": "out_V_last_V",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "out_V_id_V": {
      "interfaceRef": "out_V_id_V",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "out_V_user_V": {
      "interfaceRef": "out_V_user_V",
      "dir": "out",
      "firstOutLatency": "19"
    },
    "out_V_keep_V": {
      "interfaceRef": "out_V_keep_V",
      "dir": "out",
      "firstOutLatency": "19"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject_galapagos",
      "Instances": [{
          "ModuleName": "myproject",
          "InstanceName": "grp_myproject_fu_216",
          "Instances": [
            {
              "ModuleName": "conv_1d_0_0_0_0",
              "InstanceName": "grp_conv_1d_0_0_0_0_fu_36"
            },
            {
              "ModuleName": "compute_layer_0_0_0_s",
              "InstanceName": "grp_compute_layer_0_0_0_s_fu_42"
            },
            {
              "ModuleName": "softmax",
              "InstanceName": "grp_softmax_fu_58"
            },
            {
              "ModuleName": "relu",
              "InstanceName": "call_ret2_relu_fu_72"
            }
          ]
        }]
    },
    "Metrics": {
      "conv_1d_0_0_0_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.806"
        },
        "Area": {
          "DSP48E": "504",
          "FF": "26679",
          "LUT": "9051",
          "BRAM_18K": "0"
        }
      },
      "relu": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.602"
        },
        "Area": {
          "FF": "0",
          "LUT": "612",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "compute_layer_0_0_0_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.806"
        },
        "Area": {
          "DSP48E": "288",
          "FF": "14711",
          "LUT": "5129",
          "BRAM_18K": "0"
        }
      },
      "softmax": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.958"
        },
        "Area": {
          "BRAM_18K": "18",
          "FF": "1621",
          "LUT": "7002",
          "DSP48E": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "1",
          "PipelineDepth": "15",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.168"
        },
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "792",
          "FF": "43219",
          "LUT": "21809"
        }
      },
      "myproject_galapagos": {
        "Latency": {
          "LatencyBest": "115",
          "LatencyAvg": "115",
          "LatencyWorst": "115",
          "PipelineII": "116",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.312"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "20",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "6",
                "Latency": "18",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "6",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "792",
          "FF": "44641",
          "LUT": "43343"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-31 23:52:52 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
