Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/DE4_DDR2_UniPHY/ --output-directory=C:/DE4_DDR2_UniPHY/DE4_QSYS/ --report-file=bsf:C:/DE4_DDR2_UniPHY/DE4_QSYS.bsf --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Loading DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi [altera_avalon_spi 12.1]
Progress: Parameterizing module spi
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding stored_interface_block_0 [stored_interface_block 1.0]
Progress: Parameterizing module stored_interface_block_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS.mem_if_ddr2_emif: Auto interface leveling mode set to 'Leveling'
Info: DE4_QSYS.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE4_QSYS.mem_if_ddr2_emif: mem_if_ddr2_emif.status must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/DE4_DDR2_UniPHY/ --output-directory=C:/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/DE4_DDR2_UniPHY/DE4_QSYS.sopcinfo --report-file=html:C:/DE4_DDR2_UniPHY/DE4_QSYS.html --report-file=qip:C:/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.qip --report-file=cmp:C:/DE4_DDR2_UniPHY/DE4_QSYS.cmp --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Loading DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi [altera_avalon_spi 12.1]
Progress: Parameterizing module spi
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding stored_interface_block_0 [stored_interface_block 1.0]
Progress: Parameterizing module stored_interface_block_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS.mem_if_ddr2_emif: Auto interface leveling mode set to 'Leveling'
Info: DE4_QSYS.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE4_QSYS.mem_if_ddr2_emif: mem_if_ddr2_emif.status must be exported, or connected to a matching conduit.
Info: DE4_QSYS: Generating DE4_QSYS "DE4_QSYS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 46 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 26 modules, 88 connections
Info: merlin_domain_transform: After transform: 58 modules, 239 connections
Info: merlin_router_transform: After transform: 72 modules, 281 connections
Info: merlin_traffic_limiter_transform: After transform: 75 modules, 293 connections
Info: merlin_burst_transform: After transform: 84 modules, 320 connections
Info: reset_adaptation_transform: After transform: 87 modules, 326 connections
Info: merlin_network_to_switch_transform: After transform: 114 modules, 390 connections
Info: merlin_width_transform: After transform: 116 modules, 396 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_003.src0 and cmd_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_003.src1 and cmd_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_003.src2 and cmd_xbar_mux_006.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_003.src3 and cmd_xbar_mux_007.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_003.src4 and cmd_xbar_mux_008.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src1 and rsp_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src1 and rsp_xbar_mux_003.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src1 and rsp_xbar_mux_003.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src1 and rsp_xbar_mux_003.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 138 modules, 506 connections
Info: limiter_update_transform: After transform: 138 modules, 509 connections
Info: merlin_interrupt_mapper_transform: After transform: 139 modules, 512 connections
Info: merlin_interrupt_sync_transform: After transform: 141 modules, 522 connections
Info: Starting classic module elaboration.
      0 [main] perl (2696) C:\altera\12.1\quartus\bin\cygwin\bin\perl.exe: *** fatal error - cygheap base mismatch detected - 0x612708D0/0x7E08D0.
This problem is probably due to using incompatible versions of the cygwin DLL.
Search for cygwin1.dll using the Windows Start->Find/Search facility
and delete all but the most recent version.  The most recent version *should*
reside in x:\cygwin\bin, where 'x' is the drive on which you have
installed the cygwin distribution.  Rebooting is also suggested if you
are unable to find another cygwin DLL.
C:/altera/12.1/quartus/sopc_builder/bin/sopc_builder: line 2:  3828 Segmentation fault      perl "${0}_classic.pl" "-this=`dirname \"$0\"`" "$@"
Error: Failed to elaborate classic module C:/Users/dominiho/AppData/Local/Temp/alt5686_5682196769299316173.dir/0001_sopclgen/yysystem.ptf (139)
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/dominiho/AppData/Local/Temp/alt5686_5682196769299316173.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/dominiho/AppData/Local/Temp/alt5686_5682196769299316173.dir/0001_sopclgen  --generate C:/Users/dominiho/AppData/Local/Temp/alt5686_5682196769299316173.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2012.12.12 10:10:12 (*) Success: sopc_builder finished.
Info: onchip_memory: "DE4_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Error: Generation stopped, 136 or more modules remaining
Info: DE4_QSYS: Done DE4_QSYS" with 42 modules, 3 files, 1327240 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 1 Warning
Info: Finished: Create HDL design files for synthesis
