$date
	Sun Oct 23 08:06:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#723568
b11100 !
1"
#723570
b11100 &
b11100 %
1$
#723571
0"
#723574
b1110 &
b1110 %
#723578
b111 &
b111 %
#723582
b10110 &
b10110 %
#723586
b1011 &
b1011 %
#723590
b100010 &
b100010 %
#723594
b10001 &
b10001 %
#723598
b110100 &
b110100 %
#723602
b11010 &
b11010 %
#723606
b1101 &
b1101 %
#723610
b101000 &
b101000 %
#723614
b10100 &
b10100 %
#723618
b1010 &
b1010 %
#723622
b101 &
b101 %
#723626
b10000 &
b10000 %
#723630
b1000 &
b1000 %
#723634
b100 &
b100 %
#723638
b10 &
b10 %
#723642
b1 &
b1 %
1#
#723646
b0 &
0#
b0 %
0$
#1743841
b11010 !
1"
#1743842
b11010 &
b11010 %
1$
#1743843
0"
#1743846
b1101 &
b1101 %
#1743850
b101000 &
b101000 %
#1743854
b10100 &
b10100 %
#1743858
b1010 &
b1010 %
#1743862
b101 &
b101 %
#1743866
b10000 &
b10000 %
#1743870
b1000 &
b1000 %
#1743874
b100 &
b100 %
#1743878
b10 &
b10 %
#1743882
b1 &
b1 %
1#
#1743886
b0 &
0#
b0 %
0$
#2742533
b110 !
1"
#2742534
b110 &
b110 %
1$
#2742535
0"
#2742538
b11 &
b11 %
#2742542
b1010 &
b1010 %
#2742546
b101 &
b101 %
#2742550
b10000 &
b10000 %
#2742554
b1000 &
b1000 %
#2742558
b100 &
b100 %
#2742562
b10 &
b10 %
#2742566
b1 &
1#
b1 %
#2742570
b0 &
b0 %
0#
0$
#4500012
