
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.49

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: crc_reg[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[1]$_SDFFE_PP0P_/CK (DFF_X1)
     3    5.93    0.01    0.09    0.09 v crc_reg[1]$_SDFFE_PP0P_/Q (DFF_X1)
                                         crc_reflected[1] (net)
                  0.01    0.00    0.09 v _098_/A (INV_X1)
     2    3.53    0.01    0.02    0.10 ^ _098_/ZN (INV_X1)
                                         _028_ (net)
                  0.01    0.00    0.10 ^ _147_/A2 (NOR2_X1)
     1    1.30    0.01    0.01    0.11 v _147_/ZN (NOR2_X1)
                                         _001_ (net)
                  0.01    0.00    0.11 v crc_out[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[1]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: data_in[1] (input port clocked by core_clock)
Endpoint: crc_reg[3]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v data_in[1] (in)
                                         data_in[1] (net)
                  0.00    0.00    0.20 v input2/A (BUF_X1)
     2    5.86    0.01    0.03    0.23 v input2/Z (BUF_X1)
                                         net2 (net)
                  0.01    0.00    0.23 v _107_/B (XOR2_X1)
     1    2.64    0.01    0.06    0.29 v _107_/Z (XOR2_X1)
                                         _036_ (net)
                  0.01    0.00    0.29 v _108_/B (XNOR2_X1)
     2    4.75    0.02    0.05    0.33 v _108_/ZN (XNOR2_X1)
                                         _037_ (net)
                  0.02    0.00    0.33 v _116_/A (XNOR2_X1)
     1    1.83    0.01    0.04    0.37 v _116_/ZN (XNOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.37 v _117_/A2 (NOR2_X1)
     1    2.09    0.02    0.03    0.41 ^ _117_/ZN (NOR2_X1)
                                         _045_ (net)
                  0.02    0.00    0.41 ^ _118_/S (MUX2_X1)
     1    1.13    0.01    0.06    0.46 v _118_/Z (MUX2_X1)
                                         _011_ (net)
                  0.01    0.00    0.46 v crc_reg[3]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.46   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ crc_reg[3]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: data_in[1] (input port clocked by core_clock)
Endpoint: crc_reg[3]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v data_in[1] (in)
                                         data_in[1] (net)
                  0.00    0.00    0.20 v input2/A (BUF_X1)
     2    5.86    0.01    0.03    0.23 v input2/Z (BUF_X1)
                                         net2 (net)
                  0.01    0.00    0.23 v _107_/B (XOR2_X1)
     1    2.64    0.01    0.06    0.29 v _107_/Z (XOR2_X1)
                                         _036_ (net)
                  0.01    0.00    0.29 v _108_/B (XNOR2_X1)
     2    4.75    0.02    0.05    0.33 v _108_/ZN (XNOR2_X1)
                                         _037_ (net)
                  0.02    0.00    0.33 v _116_/A (XNOR2_X1)
     1    1.83    0.01    0.04    0.37 v _116_/ZN (XNOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.37 v _117_/A2 (NOR2_X1)
     1    2.09    0.02    0.03    0.41 ^ _117_/ZN (NOR2_X1)
                                         _045_ (net)
                  0.02    0.00    0.41 ^ _118_/S (MUX2_X1)
     1    1.13    0.01    0.06    0.46 v _118_/Z (MUX2_X1)
                                         _011_ (net)
                  0.01    0.00    0.46 v crc_reg[3]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.46   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ crc_reg[3]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.1642807573080063

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8275

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
14.86890983581543

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9280

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ crc_reg[6]$_SDFFE_PP0P_/CK (DFF_X1)
   0.08    0.08 v crc_reg[6]$_SDFFE_PP0P_/Q (DFF_X1)
   0.03    0.11 v _089_/Z (BUF_X4)
   0.04    0.15 v _090_/ZN (XNOR2_X1)
   0.04    0.19 v _091_/ZN (XNOR2_X2)
   0.04    0.24 v _102_/ZN (XNOR2_X1)
   0.03    0.27 ^ _103_/ZN (NOR2_X1)
   0.06    0.33 v _104_/Z (MUX2_X1)
   0.00    0.33 v crc_reg[1]$_SDFFE_PP0P_/D (DFF_X1)
           0.33   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ crc_reg[1]$_SDFFE_PP0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ crc_reg[1]$_SDFFE_PP0P_/CK (DFF_X1)
   0.09    0.09 v crc_reg[1]$_SDFFE_PP0P_/Q (DFF_X1)
   0.02    0.10 ^ _098_/ZN (INV_X1)
   0.01    0.11 v _147_/ZN (NOR2_X1)
   0.00    0.11 v crc_out[1]$_SDFF_PN0_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ crc_out[1]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4648

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.4947

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
106.432874

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.21e-04   5.59e-06   1.27e-06   1.27e-04  56.1%
Combinational          5.95e-05   3.75e-05   2.68e-06   9.98e-05  43.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.80e-04   4.31e-05   3.94e-06   2.27e-04 100.0%
                          79.3%      19.0%       1.7%
