Analysis & Synthesis report for digit_detector
Wed May  1 20:45:23 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |digit_detector|digit_detector_control_unit:G1|present_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0|altsyncram_atg1:auto_generated
 18. Parameter Settings for User Entity Instance: digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component
 19. Parameter Settings for Inferred Entity Instance: digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May  1 20:45:23 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; digit_detector                                 ;
; Top-level Entity Name              ; digit_detector                                 ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 5,300                                          ;
;     Total combinational functions  ; 3,240                                          ;
;     Dedicated logic registers      ; 2,158                                          ;
; Total registers                    ; 2158                                           ;
; Total pins                         ; 76                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,048                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; digit_detector     ; digit_detector     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; vga_controller.vhd               ; yes             ; User VHDL File               ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd              ;         ;
; ram_image.vhd                    ; yes             ; User VHDL File               ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/ram_image.vhd                   ;         ;
; camera_interface.vhd             ; yes             ; User VHDL File               ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/camera_interface.vhd            ;         ;
; clk_25MHz.vhd                    ; yes             ; User Wizard-Generated File   ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd                   ;         ;
; digit_detector_control_unit.vhd  ; yes             ; User VHDL File               ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_control_unit.vhd ;         ;
; digit_detector_datapath.vhd      ; yes             ; User VHDL File               ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd     ;         ;
; digit_detector.vhd               ; yes             ; User VHDL File               ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/aglobal231.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/clk_25MHz_altpll.v            ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/db/clk_25MHz_altpll.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_atg1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/db/altsyncram_atg1.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                          ;
+---------------------------------------------+--------------------------------------------------------+
; Resource                                    ; Usage                                                  ;
+---------------------------------------------+--------------------------------------------------------+
; Estimated Total logic elements              ; 5,300                                                  ;
;                                             ;                                                        ;
; Total combinational functions               ; 3240                                                   ;
; Logic element usage by number of LUT inputs ;                                                        ;
;     -- 4 input functions                    ; 2840                                                   ;
;     -- 3 input functions                    ; 302                                                    ;
;     -- <=2 input functions                  ; 98                                                     ;
;                                             ;                                                        ;
; Logic elements by mode                      ;                                                        ;
;     -- normal mode                          ; 3164                                                   ;
;     -- arithmetic mode                      ; 76                                                     ;
;                                             ;                                                        ;
; Total registers                             ; 2158                                                   ;
;     -- Dedicated logic registers            ; 2158                                                   ;
;     -- I/O registers                        ; 0                                                      ;
;                                             ;                                                        ;
; I/O pins                                    ; 76                                                     ;
; Total memory bits                           ; 2048                                                   ;
;                                             ;                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                      ;
;                                             ;                                                        ;
; Total PLLs                                  ; 1                                                      ;
;     -- PLLs                                 ; 1                                                      ;
;                                             ;                                                        ;
; Maximum fan-out node                        ; digit_detector_datapath:G0|vga_controller:G3|pixel_clk ;
; Maximum fan-out                             ; 2094                                                   ;
; Total fan-out                               ; 19118                                                  ;
; Average fan-out                             ; 3.44                                                   ;
+---------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name                 ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |digit_detector                                  ; 3240 (0)            ; 2158 (0)                  ; 2048        ; 0            ; 0       ; 0         ; 76   ; 0            ; |digit_detector                                                                                                                     ; digit_detector              ; work         ;
;    |digit_detector_control_unit:G1|              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_control_unit:G1                                                                                      ; digit_detector_control_unit ; work         ;
;    |digit_detector_datapath:G0|                  ; 3238 (0)            ; 2156 (0)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0                                                                                          ; digit_detector_datapath     ; work         ;
;       |camera_interface:G1|                      ; 77 (77)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|camera_interface:G1                                                                      ; camera_interface            ; work         ;
;          |clk_25MHz:G0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0                                                         ; clk_25MHz                   ; work         ;
;             |altpll:altpll_component|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component                                 ; altpll                      ; work         ;
;                |clk_25MHz_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component|clk_25MHz_altpll:auto_generated ; clk_25MHz_altpll            ; work         ;
;       |ram_image:G2|                             ; 3064 (3064)         ; 2072 (2072)               ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|ram_image:G2                                                                             ; ram_image                   ; work         ;
;          |altsyncram:grayscale_image_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0                                            ; altsyncram                  ; work         ;
;             |altsyncram_atg1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0|altsyncram_atg1:auto_generated             ; altsyncram_atg1             ; work         ;
;       |vga_controller:G3|                        ; 97 (97)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digit_detector|digit_detector_datapath:G0|vga_controller:G3                                                                        ; vga_controller              ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0|altsyncram_atg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |digit_detector|digit_detector_control_unit:G1|present_state                                                                                                                             ;
+------------------------------------+--------------------+-------------------------+------------------------------------+------------------------------+----------------------------+---------------------+
; Name                               ; present_state.DONE ; present_state.DETECTION ; present_state.CONVERT_TO_GRAYSCALE ; present_state.CONVERT_TO_RGB ; present_state.TAKING_PHOTO ; present_state.START ;
+------------------------------------+--------------------+-------------------------+------------------------------------+------------------------------+----------------------------+---------------------+
; present_state.START                ; 0                  ; 0                       ; 0                                  ; 0                            ; 0                          ; 0                   ;
; present_state.TAKING_PHOTO         ; 0                  ; 0                       ; 0                                  ; 0                            ; 1                          ; 1                   ;
; present_state.CONVERT_TO_RGB       ; 0                  ; 0                       ; 0                                  ; 1                            ; 0                          ; 1                   ;
; present_state.CONVERT_TO_GRAYSCALE ; 0                  ; 0                       ; 1                                  ; 0                            ; 0                          ; 1                   ;
; present_state.DETECTION            ; 0                  ; 1                       ; 0                                  ; 0                            ; 0                          ; 1                   ;
; present_state.DONE                 ; 1                  ; 0                       ; 0                                  ; 0                            ; 0                          ; 1                   ;
+------------------------------------+--------------------+-------------------------+------------------------------------+------------------------------+----------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                    ;
+-----------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                                ; Latch Enable Signal                               ; Free of Timing Hazards ;
+-----------------------------------------------------------+---------------------------------------------------+------------------------+
; digit_detector_datapath:G0|vga_controller:G3|vga_red[0]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_red[1]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_red[2]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_red[3]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_red[4]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_red[5]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_red[6]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_red[7]   ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[0] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[1] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[2] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[3] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[4] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[5] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[6] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_green[7] ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[0]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[1]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[2]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[3]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[4]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[5]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[6]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|vga_blue[7]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[0]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[1]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[2]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[3]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[4]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[5]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[6]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; digit_detector_datapath:G0|vga_controller:G3|mem_addr[7]  ; digit_detector_datapath:G0|vga_controller:G3|dena ; yes                    ;
; Number of user-specified and inferred latches = 32        ;                                                   ;                        ;
+-----------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+-------------------------------------------------------------------+----------------------------------------+
; Register name                                                     ; Reason for Removal                     ;
+-------------------------------------------------------------------+----------------------------------------+
; digit_detector_datapath:G0|ram_image:G2|stop_photo                ; Stuck at GND due to stuck port data_in ;
; digit_detector_control_unit:G1|present_state.CONVERT_TO_RGB       ; Stuck at GND due to stuck port data_in ;
; digit_detector_control_unit:G1|present_state.DONE                 ; Stuck at GND due to stuck port data_in ;
; digit_detector_datapath:G0|rgb_done                               ; Stuck at GND due to stuck port data_in ;
; digit_detector_datapath:G0|counter_rgb[0..8]                      ; Stuck at GND due to stuck port data_in ;
; digit_detector_control_unit:G1|present_state.CONVERT_TO_GRAYSCALE ; Stuck at GND due to stuck port data_in ;
; digit_detector_control_unit:G1|present_state.DETECTION            ; Stuck at GND due to stuck port data_in ;
; digit_detector_datapath:G0|grayscale_done                         ; Stuck at GND due to stuck port data_in ;
; digit_detector_datapath:G0|counter_grayscale[0..8]                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 25                            ;                                        ;
+-------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                     ;
+-------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; digit_detector_datapath:G0|ram_image:G2|stop_photo                ; Stuck at GND              ; digit_detector_datapath:G0|rgb_done, digit_detector_datapath:G0|counter_rgb[0], ;
;                                                                   ; due to stuck port data_in ; digit_detector_datapath:G0|counter_rgb[1],                                      ;
;                                                                   ;                           ; digit_detector_datapath:G0|counter_rgb[2],                                      ;
;                                                                   ;                           ; digit_detector_datapath:G0|counter_rgb[3],                                      ;
;                                                                   ;                           ; digit_detector_datapath:G0|counter_rgb[4],                                      ;
;                                                                   ;                           ; digit_detector_datapath:G0|counter_rgb[5]                                       ;
; digit_detector_control_unit:G1|present_state.CONVERT_TO_GRAYSCALE ; Stuck at GND              ; digit_detector_control_unit:G1|present_state.DETECTION,                         ;
;                                                                   ; due to stuck port data_in ; digit_detector_datapath:G0|grayscale_done,                                      ;
;                                                                   ;                           ; digit_detector_datapath:G0|counter_grayscale[7],                                ;
;                                                                   ;                           ; digit_detector_datapath:G0|counter_grayscale[8]                                 ;
; digit_detector_control_unit:G1|present_state.CONVERT_TO_RGB       ; Stuck at GND              ; digit_detector_datapath:G0|counter_rgb[7],                                      ;
;                                                                   ; due to stuck port data_in ; digit_detector_datapath:G0|counter_rgb[8]                                       ;
+-------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2158  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2098  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; digit_detector_datapath:G0|vga_controller:G3|Hcount[0] ; 3       ;
; digit_detector_datapath:G0|vga_controller:G3|Vcount[0] ; 6       ;
; Total number of inverted registers = 2                 ;         ;
+--------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                        ;
+--------------------------------------------------------------+---------------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                                  ; Type ;
+--------------------------------------------------------------+---------------------------------------------------------------+------+
; digit_detector_datapath:G0|ram_image:G2|dout_grayscale[0..7] ; digit_detector_datapath:G0|ram_image:G2|grayscale_image_rtl_0 ; RAM  ;
+--------------------------------------------------------------+---------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G0|counter_rgb[0]                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G0|counter_grayscale[8]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |digit_detector|digit_detector_datapath:G0|camera_interface:G1|data_write[0] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |digit_detector|digit_detector_datapath:G0|ram_image:G2|grayscale_image      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0|altsyncram_atg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                               ;
+-------------------------------+-----------------------------+--------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                            ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_25MHz ; Untyped                                                            ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                            ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                            ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                            ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                            ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                            ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                            ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                            ;
; LOCK_LOW                      ; 1                           ; Untyped                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                            ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                            ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                            ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                            ;
; BANDWIDTH                     ; 0                           ; Untyped                                                            ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                            ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                            ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                            ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                            ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                            ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                            ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                            ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                            ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                            ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                                            ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                                            ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                                                            ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                                                     ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                            ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                            ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                            ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                            ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                            ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                            ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                                            ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                                            ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                                                            ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer                                                     ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                            ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                            ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                            ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                            ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                            ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                            ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                            ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                                                            ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                            ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                            ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                            ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                            ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                            ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                            ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                            ;
; VCO_MIN                       ; 0                           ; Untyped                                                            ;
; VCO_MAX                       ; 0                           ; Untyped                                                            ;
; VCO_CENTER                    ; 0                           ; Untyped                                                            ;
; PFD_MIN                       ; 0                           ; Untyped                                                            ;
; PFD_MAX                       ; 0                           ; Untyped                                                            ;
; M_INITIAL                     ; 0                           ; Untyped                                                            ;
; M                             ; 0                           ; Untyped                                                            ;
; N                             ; 1                           ; Untyped                                                            ;
; M2                            ; 1                           ; Untyped                                                            ;
; N2                            ; 1                           ; Untyped                                                            ;
; SS                            ; 1                           ; Untyped                                                            ;
; C0_HIGH                       ; 0                           ; Untyped                                                            ;
; C1_HIGH                       ; 0                           ; Untyped                                                            ;
; C2_HIGH                       ; 0                           ; Untyped                                                            ;
; C3_HIGH                       ; 0                           ; Untyped                                                            ;
; C4_HIGH                       ; 0                           ; Untyped                                                            ;
; C5_HIGH                       ; 0                           ; Untyped                                                            ;
; C6_HIGH                       ; 0                           ; Untyped                                                            ;
; C7_HIGH                       ; 0                           ; Untyped                                                            ;
; C8_HIGH                       ; 0                           ; Untyped                                                            ;
; C9_HIGH                       ; 0                           ; Untyped                                                            ;
; C0_LOW                        ; 0                           ; Untyped                                                            ;
; C1_LOW                        ; 0                           ; Untyped                                                            ;
; C2_LOW                        ; 0                           ; Untyped                                                            ;
; C3_LOW                        ; 0                           ; Untyped                                                            ;
; C4_LOW                        ; 0                           ; Untyped                                                            ;
; C5_LOW                        ; 0                           ; Untyped                                                            ;
; C6_LOW                        ; 0                           ; Untyped                                                            ;
; C7_LOW                        ; 0                           ; Untyped                                                            ;
; C8_LOW                        ; 0                           ; Untyped                                                            ;
; C9_LOW                        ; 0                           ; Untyped                                                            ;
; C0_INITIAL                    ; 0                           ; Untyped                                                            ;
; C1_INITIAL                    ; 0                           ; Untyped                                                            ;
; C2_INITIAL                    ; 0                           ; Untyped                                                            ;
; C3_INITIAL                    ; 0                           ; Untyped                                                            ;
; C4_INITIAL                    ; 0                           ; Untyped                                                            ;
; C5_INITIAL                    ; 0                           ; Untyped                                                            ;
; C6_INITIAL                    ; 0                           ; Untyped                                                            ;
; C7_INITIAL                    ; 0                           ; Untyped                                                            ;
; C8_INITIAL                    ; 0                           ; Untyped                                                            ;
; C9_INITIAL                    ; 0                           ; Untyped                                                            ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                            ;
; C0_PH                         ; 0                           ; Untyped                                                            ;
; C1_PH                         ; 0                           ; Untyped                                                            ;
; C2_PH                         ; 0                           ; Untyped                                                            ;
; C3_PH                         ; 0                           ; Untyped                                                            ;
; C4_PH                         ; 0                           ; Untyped                                                            ;
; C5_PH                         ; 0                           ; Untyped                                                            ;
; C6_PH                         ; 0                           ; Untyped                                                            ;
; C7_PH                         ; 0                           ; Untyped                                                            ;
; C8_PH                         ; 0                           ; Untyped                                                            ;
; C9_PH                         ; 0                           ; Untyped                                                            ;
; L0_HIGH                       ; 1                           ; Untyped                                                            ;
; L1_HIGH                       ; 1                           ; Untyped                                                            ;
; G0_HIGH                       ; 1                           ; Untyped                                                            ;
; G1_HIGH                       ; 1                           ; Untyped                                                            ;
; G2_HIGH                       ; 1                           ; Untyped                                                            ;
; G3_HIGH                       ; 1                           ; Untyped                                                            ;
; E0_HIGH                       ; 1                           ; Untyped                                                            ;
; E1_HIGH                       ; 1                           ; Untyped                                                            ;
; E2_HIGH                       ; 1                           ; Untyped                                                            ;
; E3_HIGH                       ; 1                           ; Untyped                                                            ;
; L0_LOW                        ; 1                           ; Untyped                                                            ;
; L1_LOW                        ; 1                           ; Untyped                                                            ;
; G0_LOW                        ; 1                           ; Untyped                                                            ;
; G1_LOW                        ; 1                           ; Untyped                                                            ;
; G2_LOW                        ; 1                           ; Untyped                                                            ;
; G3_LOW                        ; 1                           ; Untyped                                                            ;
; E0_LOW                        ; 1                           ; Untyped                                                            ;
; E1_LOW                        ; 1                           ; Untyped                                                            ;
; E2_LOW                        ; 1                           ; Untyped                                                            ;
; E3_LOW                        ; 1                           ; Untyped                                                            ;
; L0_INITIAL                    ; 1                           ; Untyped                                                            ;
; L1_INITIAL                    ; 1                           ; Untyped                                                            ;
; G0_INITIAL                    ; 1                           ; Untyped                                                            ;
; G1_INITIAL                    ; 1                           ; Untyped                                                            ;
; G2_INITIAL                    ; 1                           ; Untyped                                                            ;
; G3_INITIAL                    ; 1                           ; Untyped                                                            ;
; E0_INITIAL                    ; 1                           ; Untyped                                                            ;
; E1_INITIAL                    ; 1                           ; Untyped                                                            ;
; E2_INITIAL                    ; 1                           ; Untyped                                                            ;
; E3_INITIAL                    ; 1                           ; Untyped                                                            ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                            ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                            ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                            ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                            ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                            ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                            ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                            ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                            ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                            ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                            ;
; L0_PH                         ; 0                           ; Untyped                                                            ;
; L1_PH                         ; 0                           ; Untyped                                                            ;
; G0_PH                         ; 0                           ; Untyped                                                            ;
; G1_PH                         ; 0                           ; Untyped                                                            ;
; G2_PH                         ; 0                           ; Untyped                                                            ;
; G3_PH                         ; 0                           ; Untyped                                                            ;
; E0_PH                         ; 0                           ; Untyped                                                            ;
; E1_PH                         ; 0                           ; Untyped                                                            ;
; E2_PH                         ; 0                           ; Untyped                                                            ;
; E3_PH                         ; 0                           ; Untyped                                                            ;
; M_PH                          ; 0                           ; Untyped                                                            ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                            ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                            ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                            ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                            ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                            ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                            ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                            ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                            ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                            ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                            ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                            ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                            ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                            ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                            ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                            ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                            ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                            ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                            ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                            ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                            ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                            ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                            ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                            ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                            ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                            ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                            ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                            ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                            ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                            ;
; CBXI_PARAMETER                ; clk_25MHz_altpll            ; Untyped                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                            ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                            ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                                     ;
+-------------------------------+-----------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_atg1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                        ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; Value                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                   ;
; Entity Instance               ; digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                   ;
+-------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                        ;
; Entity Instance                           ; digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 2158                        ;
;     CLR               ; 2                           ;
;     ENA               ; 2098                        ;
;     plain             ; 58                          ;
; cycloneiii_lcell_comb ; 3242                        ;
;     arith             ; 76                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 13                          ;
;     normal            ; 3166                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 289                         ;
;         4 data inputs ; 2840                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 13.40                       ;
; Average LUT depth     ; 9.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed May  1 20:45:07 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digit_detector -c digit_detector
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 23
    Info (12023): Found entity 1: vga_controller File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ram_image.vhd
    Info (12022): Found design unit 1: ram_image-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/ram_image.vhd Line: 16
    Info (12023): Found entity 1: ram_image File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/ram_image.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file camera_interface.vhd
    Info (12022): Found design unit 1: camera_interface-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/camera_interface.vhd Line: 25
    Info (12023): Found entity 1: camera_interface File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/camera_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clk_25MHz.vhd
    Info (12022): Found design unit 1: clk_25mhz-SYN File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd Line: 53
    Info (12023): Found entity 1: clk_25MHz File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file digit_detector_control_unit.vhd
    Info (12022): Found design unit 1: digit_detector_control_unit-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_control_unit.vhd Line: 22
    Info (12023): Found entity 1: digit_detector_control_unit File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_control_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file digit_detector_datapath.vhd
    Info (12022): Found design unit 1: digit_detector_datapath-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd Line: 38
    Info (12023): Found entity 1: digit_detector_datapath File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file digit_detector.vhd
    Info (12022): Found design unit 1: digit_detector-rtl File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 33
    Info (12023): Found entity 1: digit_detector File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 10
Info (12127): Elaborating entity "digit_detector" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[7..3]" at digit_detector.vhd(28) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
Warning (10873): Using initial value X (don't care) for net "LEDR[17..5]" at digit_detector.vhd(29) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
Info (12128): Elaborating entity "digit_detector_datapath" for hierarchy "digit_detector_datapath:G0" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 93
Warning (10541): VHDL Signal Declaration warning at digit_detector_datapath.vhd(16): used implicit default value for signal "detection_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd Line: 16
Info (12128): Elaborating entity "camera_interface" for hierarchy "digit_detector_datapath:G0|camera_interface:G1" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd Line: 132
Info (12128): Elaborating entity "clk_25MHz" for hierarchy "digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/camera_interface.vhd Line: 53
Info (12128): Elaborating entity "altpll" for hierarchy "digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd Line: 140
Info (12133): Instantiated megafunction "digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component" with the following parameter: File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_25MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_25MHz_altpll.v
    Info (12023): Found entity 1: clk_25MHz_altpll File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/db/clk_25MHz_altpll.v Line: 31
Info (12128): Elaborating entity "clk_25MHz_altpll" for hierarchy "digit_detector_datapath:G0|camera_interface:G1|clk_25MHz:G0|altpll:altpll_component|clk_25MHz_altpll:auto_generated" File: /home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ram_image" for hierarchy "digit_detector_datapath:G0|ram_image:G2" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd Line: 147
Info (12128): Elaborating entity "vga_controller" for hierarchy "digit_detector_datapath:G0|vga_controller:G3" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd Line: 158
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(97): signal "dena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 97
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(99): signal "Hcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 99
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(99): signal "Vcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 99
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(100): signal "Vcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 100
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(100): signal "Hcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 100
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(102): signal "mem_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 102
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(103): signal "mem_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 103
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(104): signal "mem_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 104
Warning (10631): VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable "mem_addr", which holds its previous value in one or more paths through the process File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Warning (10631): VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable "vga_red", which holds its previous value in one or more paths through the process File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Warning (10631): VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable "vga_green", which holds its previous value in one or more paths through the process File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Warning (10631): VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable "vga_blue", which holds its previous value in one or more paths through the process File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[0]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[1]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[2]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[3]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[4]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[5]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[6]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_blue[7]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[0]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[1]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[2]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[3]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[4]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[5]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[6]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_green[7]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[0]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[1]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[2]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[3]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[4]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[5]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[6]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "vga_red[7]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[0]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[1]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[2]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[3]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[4]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[5]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[6]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (10041): Inferred latch for "mem_addr[7]" at vga_controller.vhd(94) File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Info (12128): Elaborating entity "digit_detector_control_unit" for hierarchy "digit_detector_control_unit:G1" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 124
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "digit_detector_datapath:G0|ram_image:G2|bayer_image" is uninferred due to asynchronous read logic File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/ram_image.vhd Line: 18
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "digit_detector_datapath:G0|ram_image:G2|grayscale_image_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0"
Info (12133): Instantiated megafunction "digit_detector_datapath:G0|ram_image:G2|altsyncram:grayscale_image_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf
    Info (12023): Found entity 1: altsyncram_atg1 File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/db/altsyncram_atg1.tdf Line: 28
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[0]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[0]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[0]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[0]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[1]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[1]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[1]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[1]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[2]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[2]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[2]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[2]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[3]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[3]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[3]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[3]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[4]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[4]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[4]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[4]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[5]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[5]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[5]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[5]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[6]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[6]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[6]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[6]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_green[7]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[7]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
    Info (13026): Duplicate LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_blue[7]" merged with LATCH primitive "digit_detector_datapath:G0|vga_controller:G3|vga_red[7]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd Line: 94
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CMOS_SDAT" is stuck at VCC File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 14
    Warning (13410): Pin "CMOS_SCLK" is stuck at VCC File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 15
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 25
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 26
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 28
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 12
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 12
    Warning (15610): No output dependent on input pin "CMOS_FVAL" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 16
    Warning (15610): No output dependent on input pin "CMOS_DATA[0]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 19
    Warning (15610): No output dependent on input pin "CMOS_DATA[1]" File: /home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd Line: 19
Info (21057): Implemented 5401 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 5316 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 502 megabytes
    Info: Processing ended: Wed May  1 20:45:23 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:33


