// Seed: 2575702487
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input wand id_3,
    output wire id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output supply1 id_10,
    output tri id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    input supply0 id_16,
    input wor id_17,
    input wand id_18,
    output tri1 id_19,
    input uwire id_20,
    output tri id_21,
    input tri0 id_22,
    output tri id_23,
    output wire id_24,
    input tri0 id_25
);
  wire id_27;
  module_0(
      id_27, id_27, id_27
  );
endmodule
