Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Mar 16 22:07:06 2021
| Host         : ballroom running 64-bit openSUSE Leap 15.2
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                   Path #1                                                                                                                                                                                                  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                                                     64.000 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                                                     63.512 |
| Logic Delay               | 17.725(28%)                                                                                                                                                                                                                                                                                                                                                                                                |
| Net Delay                 | 45.787(72%)                                                                                                                                                                                                                                                                                                                                                                                                |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                                                     -0.180 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                                                      0.238 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                               |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                                                         67 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                                                         62 |
| Logical Path              | RAMB36E1 RAMB36E1 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 CARRY4 CARRY4 LUT5 LUT4 CARRY4 LUT4 LUT4 CARRY4 LUT6 LUT4 CARRY4 LUT4 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 LUT4 LUT4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 LUT4 LUT4 CARRY4 LUT5 LUT6 CARRY4 LUT3 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 CARRY4 CARRY4 LUT6 FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                         |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                         |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                       |
| BRAM                      | No DO_REG                                                                                                                                                                                                                                                                                                                                                                                                  |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                                                        481 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| Start Point Pin Primitive | RAMB36E1/CLKBWRCLK                                                                                                                                                                                                                                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                     |
| Start Point Pin           | IDRAM_reg_0_15/CLKBWRCLK                                                                                                                                                                                                                                                                                                                                                                                   |
| End Point Pin             | state_reg[0]/D                                                                                                                                                                                                                                                                                                                                                                                             |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+----+----+---+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1 |  2 | 3 | 57 |  58 |  59 |  60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 |
+------------------------------------+-------------+----+----+----+---+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 64.000ns    |  0 |  0 |  0 | 0 | 40 | 312 | 168 | 120 | 48 | 50 | 66 |  5 |  5 |  4 |  6 |  4 |  4 |  4 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 | 24 |  0 | 0 |  0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 12 | 10 | 25 | 5 |  0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+----+----+---+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


