
*** Running vivado
    with args -log fpga_top_ap_fadd_3_full_dsp_32.vds -m64 -mode batch -messageDb vivado.pb -notrace -source fpga_top_ap_fadd_3_full_dsp_32.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source fpga_top_ap_fadd_3_full_dsp_32.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx1/Vivado/2015.4/data/ip'.
Command: synth_design -top fpga_top_ap_fadd_3_full_dsp_32 -part xc7z020clg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'fpga_top_ap_fadd_3_full_dsp_32' is locked:
* Current project part 'xc7z020clg484-1' and the part 'xc7z010iclg225-1L' used to customize the IP 'fpga_top_ap_fadd_3_full_dsp_32' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40344 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.145 ; gain = 180.055 ; free physical = 6335 ; free virtual = 13189
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_top_ap_fadd_3_full_dsp_32' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/synth/fpga_top_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/synth/fpga_top_ap_fadd_3_full_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
INFO: [Synth 8-3919] null assignment ignored [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (1#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (1#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (2#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (2#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (2#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (2#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (2#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (2#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (3#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (4#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (5#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (6#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'm2' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36318]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36324]
INFO: [Synth 8-113] binding component instance 'm0' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36330]
INFO: [Synth 8-113] binding component instance 'round_lut' to cell 'LUT6' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36337]
INFO: [Synth 8-113] binding component instance 'zero_lut_s' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36349]
INFO: [Synth 8-113] binding component instance 'zero_lut_di' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36359]
INFO: [Synth 8-113] binding component instance 'lsb_lut' to cell 'LUT6' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36370]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (7#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (8#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (9#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (9#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (9#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (9#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (9#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (9#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (10#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'compare' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (11#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (12#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (13#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (14#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (15#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (16#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (17#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'fpga_top_ap_fadd_3_full_dsp_32' (18#1) [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/synth/fpga_top_ap_fadd_3_full_dsp_32.vhd:72]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.910 ; gain = 248.820 ; free physical = 6261 ; free virtual = 13117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.910 ; gain = 248.820 ; free physical = 6261 ; free virtual = 13116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.914 ; gain = 256.824 ; free physical = 6261 ; free virtual = 13116
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.930 ; gain = 272.840 ; free physical = 6247 ; free virtual = 13102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.938 ; gain = 323.848 ; free physical = 6202 ; free virtual = 13057
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.938 ; gain = 331.848 ; free physical = 6195 ; free virtual = 13050
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.938 ; gain = 331.848 ; free physical = 6195 ; free virtual = 13050

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to 'U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] '
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ) is unused and will be removed from module floating_point_v7_1_1_viv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6177 ; free virtual = 13032
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6177 ; free virtual = 13032

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6177 ; free virtual = 13032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     3|
|3     |DSP48E1 |     2|
|4     |LUT1    |     4|
|5     |LUT2    |    24|
|6     |LUT3    |    61|
|7     |LUT4    |    44|
|8     |LUT5    |    60|
|9     |LUT6    |    73|
|10    |MUXCY   |    58|
|11    |MUXF7   |     1|
|12    |XORCY   |    17|
|13    |FDE     |     3|
|14    |FDRE    |   110|
|15    |IBUF    |    68|
|16    |OBUF    |    33|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.953 ; gain = 230.008 ; free physical = 6176 ; free virtual = 13031
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.953 ; gain = 347.863 ; free physical = 6176 ; free virtual = 13031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
553 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1300.973 ; gain = 382.551 ; free physical = 6109 ; free virtual = 12964
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1332.988 ; gain = 0.000 ; free physical = 6107 ; free virtual = 12962
INFO: [Common 17-206] Exiting Vivado at Wed May 29 02:14:43 2019...
