$date
	Sun Oct 23 06:29:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#594757
b1110 !
1"
#594758
b1110 &
b1110 %
1$
#594759
0"
#594762
b111 &
b111 %
#594766
b10110 &
b10110 %
#594770
b1011 &
b1011 %
#594774
b100010 &
b100010 %
#594778
b10001 &
b10001 %
#594782
b110100 &
b110100 %
#594786
b11010 &
b11010 %
#594790
b1101 &
b1101 %
#594794
b101000 &
b101000 %
#594798
b10100 &
b10100 %
#594802
b1010 &
b1010 %
#594806
b101 &
b101 %
#594810
b10000 &
b10000 %
#594814
b1000 &
b1000 %
#594818
b100 &
b100 %
#594822
b10 &
b10 %
#594826
b1 &
b1 %
1#
#594830
b0 &
0#
b0 %
0$
#1605343
b1011 !
1"
#1605346
b1011 &
b1011 %
1$
#1605347
0"
#1605350
b100010 &
b100010 %
#1605354
b10001 &
b10001 %
#1605358
b110100 &
b110100 %
#1605362
b11010 &
b11010 %
#1605366
b1101 &
b1101 %
#1605370
b101000 &
b101000 %
#1605374
b10100 &
b10100 %
#1605378
b1010 &
b1010 %
#1605382
b101 &
b101 %
#1605386
b10000 &
b10000 %
#1605390
b1000 &
b1000 %
#1605394
b100 &
b100 %
#1605398
b10 &
b10 %
#1605402
b1 &
b1 %
1#
#1605406
b0 &
0#
b0 %
0$
#2666284
b10 !
1"
#2666286
b10 &
b10 %
1$
#2666287
0"
#2666290
b1 &
b1 %
1#
#2666294
b0 &
0#
b0 %
0$
#4500012
