Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Apr  8 13:34:56 2025
| Host         : Mallikarjun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_System_4bit_Gated_timing_summary_routed.rpt -pb ALU_System_4bit_Gated_timing_summary_routed.pb -rpx ALU_System_4bit_Gated_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_System_4bit_Gated
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (12)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_divided_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            change_detected_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.128ns  (logic 1.998ns (38.970%)  route 3.129ns (61.030%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=8, routed)           1.675     2.682    A_IBUF[1]
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.153     2.835 r  d_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.425     3.261    d_out_reg[2]_i_4_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I1_O)        0.327     3.588 r  d_out_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     3.588    d_out_reg[2]_i_2_n_0
    SLICE_X0Y57          MUXF7 (Prop_muxf7_I0_O)      0.212     3.800 r  d_out_reg_reg[2]_i_1/O
                         net (fo=3, routed)           1.029     4.829    p_0_out[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.299     5.128 r  change_detected_i_1/O
                         net (fo=1, routed)           0.000     5.128    change_detected_i_1_n_0
    SLICE_X1Y62          FDCE                                         r  change_detected_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divided_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 3.104ns (61.414%)  route 1.950ns (38.586%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  clk_divided_reg/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_divided_reg/Q
                         net (fo=8, routed)           1.950     2.406    clk_out_OBUF
    U17                  OBUF (Prop_obuf_I_O)         2.648     5.054 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.054    clk_out
    U17                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            prev_result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 1.473ns (30.101%)  route 3.421ns (69.899%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 f  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.688     2.675    B_IBUF[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124     2.799 r  d_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.658     3.458    d_out_reg[3]_i_4_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I1_O)        0.124     3.582 r  d_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     3.582    d_out_reg[3]_i_2_n_0
    SLICE_X0Y57          MUXF7 (Prop_muxf7_I0_O)      0.238     3.820 r  d_out_reg_reg[3]_i_1/O
                         net (fo=3, routed)           1.074     4.894    p_0_out[3]
    SLICE_X1Y62          FDCE                                         r  prev_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.822ns  (logic 3.098ns (64.241%)  route 1.724ns (35.759%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE                         0.000     0.000 r  d_out_reg_reg[3]/C
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  d_out_reg_reg[3]/Q
                         net (fo=1, routed)           1.724     2.180    d_out_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         2.642     4.822 r  d_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.822    d_out[3]
    U18                                                               r  d_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.782ns  (logic 3.110ns (65.033%)  route 1.672ns (34.967%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  d_out_reg_reg[0]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  d_out_reg_reg[0]/Q
                         net (fo=1, routed)           1.672     2.128    d_out_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         2.654     4.782 r  d_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.782    d_out[0]
    T11                                                               r  d_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.778ns  (logic 3.104ns (64.973%)  route 1.673ns (35.027%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE                         0.000     0.000 r  d_out_reg_reg[2]/C
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  d_out_reg_reg[2]/Q
                         net (fo=1, routed)           1.673     2.129    d_out_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         2.648     4.778 r  d_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.778    d_out[2]
    U16                                                               r  d_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.773ns  (logic 3.101ns (64.968%)  route 1.672ns (35.032%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE                         0.000     0.000 r  d_out_reg_reg[1]/C
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  d_out_reg_reg[1]/Q
                         net (fo=1, routed)           1.672     2.128    d_out_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         2.645     4.773 r  d_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.773    d_out[1]
    V17                                                               r  d_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            d_out_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.704ns  (logic 1.473ns (31.312%)  route 3.231ns (68.688%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 f  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.688     2.675    B_IBUF[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124     2.799 r  d_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.658     3.458    d_out_reg[3]_i_4_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I1_O)        0.124     3.582 r  d_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     3.582    d_out_reg[3]_i_2_n_0
    SLICE_X0Y57          MUXF7 (Prop_muxf7_I0_O)      0.238     3.820 r  d_out_reg_reg[3]_i_1/O
                         net (fo=3, routed)           0.885     4.704    p_0_out[3]
    SLICE_X0Y62          FDCE                                         r  d_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            d_out_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.554ns  (logic 1.699ns (37.311%)  route 2.855ns (62.689%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=8, routed)           1.675     2.682    A_IBUF[1]
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.153     2.835 r  d_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.425     3.261    d_out_reg[2]_i_4_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I1_O)        0.327     3.588 r  d_out_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     3.588    d_out_reg[2]_i_2_n_0
    SLICE_X0Y57          MUXF7 (Prop_muxf7_I0_O)      0.212     3.800 r  d_out_reg_reg[2]_i_1/O
                         net (fo=3, routed)           0.755     4.554    p_0_out[2]
    SLICE_X0Y62          FDCE                                         r  d_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            prev_result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.554ns  (logic 1.699ns (37.311%)  route 2.855ns (62.689%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=8, routed)           1.675     2.682    A_IBUF[1]
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.153     2.835 r  d_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.425     3.261    d_out_reg[2]_i_4_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I1_O)        0.327     3.588 r  d_out_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     3.588    d_out_reg[2]_i_2_n_0
    SLICE_X0Y57          MUXF7 (Prop_muxf7_I0_O)      0.212     3.800 r  d_out_reg_reg[2]_i_1/O
                         net (fo=3, routed)           0.755     4.554    p_0_out[2]
    SLICE_X1Y62          FDCE                                         r  prev_result_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divided_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divided_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  clk_divided_reg/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divided_reg/Q
                         net (fo=8, routed)           0.187     0.328    clk_out_OBUF
    SLICE_X0Y56          LUT4 (Prop_lut4_I3_O)        0.045     0.373 r  clk_divided_i_1/O
                         net (fo=1, routed)           0.000     0.373    clk_divided_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  clk_divided_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  counter_reg[2]/Q
                         net (fo=3, routed)           0.173     0.301    counter[2]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.099     0.400 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.400    counter[0]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.172     0.300    counter[2]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.102     0.402 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.402    counter[2]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_result_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            change_detected_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.225%)  route 0.216ns (53.775%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE                         0.000     0.000 r  prev_result_reg[2]/C
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  prev_result_reg[2]/Q
                         net (fo=1, routed)           0.216     0.357    prev_result[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.402 r  change_detected_i_1/O
                         net (fo=1, routed)           0.000     0.402    change_detected_i_1_n_0
    SLICE_X1Y62          FDCE                                         r  change_detected_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.236     0.377    counter[0]
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.420 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    counter[1]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            d_out_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.274ns (33.158%)  route 0.552ns (66.842%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  opcode_IBUF[1]_inst/O
                         net (fo=7, routed)           0.365     0.594    opcode_IBUF[1]
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.045     0.639 r  d_out_reg[0]_i_1/O
                         net (fo=3, routed)           0.187     0.826    p_0_out[0]
    SLICE_X0Y61          FDCE                                         r  d_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d_out_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.852ns  (logic 0.268ns (31.499%)  route 0.584ns (68.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.630    reset_n_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.675 f  counter[2]_i_2/O
                         net (fo=13, routed)          0.177     0.852    counter[2]_i_2_n_0
    SLICE_X0Y61          FDCE                                         f  d_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            prev_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.274ns (30.982%)  route 0.610ns (69.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  opcode_IBUF[1]_inst/O
                         net (fo=7, routed)           0.365     0.594    opcode_IBUF[1]
    SLICE_X0Y58          LUT6 (Prop_lut6_I3_O)        0.045     0.639 r  d_out_reg[0]_i_1/O
                         net (fo=3, routed)           0.245     0.884    p_0_out[0]
    SLICE_X1Y62          FDCE                                         r  prev_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            change_detected_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.268ns (29.735%)  route 0.634ns (70.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.630    reset_n_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.675 f  counter[2]_i_2/O
                         net (fo=13, routed)          0.227     0.903    counter[2]_i_2_n_0
    SLICE_X1Y62          FDCE                                         f  change_detected_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            prev_result_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.268ns (29.735%)  route 0.634ns (70.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.630    reset_n_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.675 f  counter[2]_i_2/O
                         net (fo=13, routed)          0.227     0.903    counter[2]_i_2_n_0
    SLICE_X1Y62          FDCE                                         f  prev_result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





