$date
	Wed May 13 12:41:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reg_file_tb_groundtruth $end
$var wire 8 ! REGOUT1 [7:0] $end
$var wire 8 " REGOUT2 [7:0] $end
$var reg 1 # CLK $end
$var reg 3 $ READREG1 [2:0] $end
$var reg 3 % READREG2 [2:0] $end
$var reg 1 & RESET $end
$var reg 8 ' WRITEDATA [7:0] $end
$var reg 1 ( WRITEENABLE $end
$var reg 3 ) WRITEREG [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
0(
bx '
0&
bx %
bx $
1#
bx "
bx !
$end
#1000000000
b100 %
b0 $
1&
#1000000004
b0 "
b0 !
#5000000000
0#
#9000000000
0&
#10000000000
1#
#15000000000
0#
#20000000000
1#
1(
b1011111 '
b10 )
b10 $
#20000000004
b1011111 !
#25000000000
0#
#30000000000
1#
0(
#35000000000
0#
#40000000000
1#
b1 $
1(
b11100 '
b1 )
#40000000002
b0 !
#40000000004
b11100 !
#45000000000
0#
#50000000000
1#
0(
#55000000000
0#
#60000000000
1#
1(
b110 '
b100 )
#60000000004
b110 "
#65000000000
0#
#70000000000
1#
b1111 '
#70000000004
b1111 "
#75000000000
0#
#80000000000
1#
0(
#85000000000
0#
#86000000000
1(
b110010 '
b1 )
#90000000000
1#
#90000000004
b110010 !
#91000000000
0(
#95000000000
0#
#100000000000
1#
#101000000000
