$date
	Thu Oct 30 17:04:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 32 ! ALURes [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 4 # ALUOp [3:0] $end
$var reg 32 $ B [31:0] $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 4 & ALUOp [3:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( ALURes [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 (
b101 '
b0 &
b1010 %
b101 $
b0 #
b1010 "
b1111 !
$end
#10000
b11111111111111111111111111110110 !
b11111111111111111111111111110110 (
b1000 #
b1000 &
b10100 $
b10100 '
#20000
b1100 !
b1100 (
b1 #
b1 &
b10 $
b10 '
b11 "
b11 %
#30000
b1 !
b1 (
b10 #
b10 &
b11 $
b11 '
b11111111111111111111111111111011 "
b11111111111111111111111111111011 %
#40000
b0 !
b0 (
b11 #
b11 &
#50000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 (
b100 #
b100 &
b1111000011110000111100001111 $
b1111000011110000111100001111 '
b11110000111100001111000011110000 "
b11110000111100001111000011110000 %
#60000
b11111111111111111111111111111000 !
b11111111111111111111111111111000 (
b1101 #
b1101 &
b11 $
b11 '
b11111111111111111111111111000000 "
b11111111111111111111111111000000 %
#70000
b10101010101010101011101110111011 !
b10101010101010101011101110111011 (
b110 #
b110 &
b1011101110111011 $
b1011101110111011 '
b10101010101010100000000000000000 "
b10101010101010100000000000000000 %
#80000
b111111110000000000000000 !
b111111110000000000000000 (
b111 #
b111 &
b111111110000000011111111 $
b111111110000000011111111 '
b11111111111111110000000000000000 "
b11111111111111110000000000000000 %
#90000
b10000111011001010100001100100001 !
b10000111011001010100001100100001 (
b1001 #
b1001 &
b10000111011001010100001100100001 $
b10000111011001010100001100100001 '
b10010001101000101011001111000 "
b10010001101000101011001111000 %
#110000
