xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_13,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_addsub_v12_0_vh_rfs.vhd,
c_gate_bit_v12_0_vh_rfs.vhd,vhdl,c_gate_bit_v12_0_6,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_gate_bit_v12_0_vh_rfs.vhd,
xbip_counter_v3_0_vh_rfs.vhd,vhdl,xbip_counter_v3_0_6,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_counter_v3_0_vh_rfs.vhd,
c_counter_binary_v12_0_vh_rfs.vhd,vhdl,c_counter_binary_v12_0_13,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_counter_binary_v12_0_vh_rfs.vhd,
CT_TIMER.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/sim/CT_TIMER.vhd,
SDDR_CT.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/c9c6/src/SDDR_CT.vhd,
ISERDES_WRAPPER.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/c9c6/src/ISERDES_WRAPPER.vhd,
SDDR_CT_AXI_SDDR_CT_0_0.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/sim/SDDR_CT_AXI_SDDR_CT_0_0.vhd,
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_21,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd,
SDDR_CT_AXI_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_axi_gpio_0_0/sim/SDDR_CT_AXI_axi_gpio_0_0.vhd,
SDDR_CT_AXI_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_axi_gpio_0_1/sim/SDDR_CT_AXI_axi_gpio_0_1.vhd,
SDDR_CT_AXI_CTA_SPLIT_0_0.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_CTA_SPLIT_0_0/sim/SDDR_CT_AXI_CTA_SPLIT_0_0.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_4,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_4,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_4,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v,
SDDR_CT_AXI_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_fifo_generator_0_0/sim/SDDR_CT_AXI_fifo_generator_0_0.v,
SDDR_CT_AXI_CT_FIFO_R_CT_0_0.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_CT_FIFO_R_CT_0_0/sim/SDDR_CT_AXI_CT_FIFO_R_CT_0_0.vhd,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_3,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v,
SDDR_CT_AXI_xlconcat_0_1.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlconcat_0_1/sim/SDDR_CT_AXI_xlconcat_0_1.v,
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v,
SDDR_CT_AXI_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_0_0/sim/SDDR_CT_AXI_util_vector_logic_0_0.v,
SDDR_CT_AXI_util_vector_logic_0_1.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_0_1/sim/SDDR_CT_AXI_util_vector_logic_0_1.v,
SDDR_CT_AXI_ct_capacity_controll_0_0.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_ct_capacity_controll_0_0/sim/SDDR_CT_AXI_ct_capacity_controll_0_0.vhd,
SDDR_CT_AXI_util_vector_logic_2_0.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_2_0/sim/SDDR_CT_AXI_util_vector_logic_2_0.v,
SDDR_CT_AXI_util_vector_logic_3_0.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_3_0/sim/SDDR_CT_AXI_util_vector_logic_3_0.v,
SDDR_CT_AXI_xlconcat_1_1.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlconcat_1_1/sim/SDDR_CT_AXI_xlconcat_1_1.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v,
SDDR_CT_AXI_xlslice_0_0.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlslice_0_0/sim/SDDR_CT_AXI_xlslice_0_0.v,
SDDR_CT_AXI_xlslice_0_1.v,verilog,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlslice_0_1/sim/SDDR_CT_AXI_xlslice_0_1.v,
SDDR_CT_AXI.vhd,vhdl,xil_defaultlib,../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/sim/SDDR_CT_AXI.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
