# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 17:34:56  October 28, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Lab6_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Lab6
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:34:56  OCTOBER 28, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name SYSTEMVERILOG_FILE src/tristate.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/testbench.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/test_memory.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Synchronizers.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/SLC3_2.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/slc3.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Register_unit.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Reg_16.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/multiplexer.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/memory_contents.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Mem2IO.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/lab6_toplevel.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/ISDU.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/HexDriver.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/BEN.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/ALU.sv
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation