

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_244_4'
================================================================
* Date:           Tue Apr 30 21:48:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.374 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      276|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       14|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      165|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      165|      344|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_64_1_1_U296  |sparsemux_7_2_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln244_1_fu_202_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln244_2_fu_166_p2   |         +|   0|  0|  72|          65|          33|
    |add_ln244_fu_157_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln247_fu_229_p2     |         +|   0|  0|  14|           7|           6|
    |icmp_ln244_1_fu_208_p2  |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln244_fu_152_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln244_fu_214_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 276|         202|         109|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|   32|         64|
    |phi_mul_fu_56            |   9|          2|   65|        130|
    |phi_urem_fu_52           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  132|        264|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_1_reg_297              |  32|   0|   32|          0|
    |i_fu_60                  |  32|   0|   32|          0|
    |phi_mul_fu_56            |  65|   0|   65|          0|
    |phi_urem_fu_52           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 165|   0|  165|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|mul56                   |   in|   32|     ap_none|                                mul56|        scalar|
|this_m_pcVecs_address0  |  out|    7|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_ce0       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_we0       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_d0        |  out|   64|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_address1  |  out|    7|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_ce1       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_we1       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_d1        |  out|   64|   ap_memory|                        this_m_pcVecs|         array|
|pcVecsNorm_address0     |  out|    4|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_ce0          |  out|    1|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_q0           |   in|   64|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_1_address0   |  out|    4|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_1_ce0        |  out|    1|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_1_q0         |   in|   64|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_2_address0   |  out|    4|   ap_memory|                         pcVecsNorm_2|         array|
|pcVecsNorm_2_ce0        |  out|    1|   ap_memory|                         pcVecsNorm_2|         array|
|pcVecsNorm_2_q0         |   in|   64|   ap_memory|                         pcVecsNorm_2|         array|
+------------------------+-----+-----+------------+-------------------------------------+--------------+

