# MIPS-Processor
Implementation of a processor with the MIPS architecture and the HDL Verilog.

## Modules:
- [ ] ALU.
- [x] ALU Control.
- [x] Register File.
- [x] Sign extend.
- [x] Shift left 2.
- [x] Instruction Memory.
- [x] Program Counter.
- [ ] Main Control Unit.
- [ ] Data Memory.
- [ ] MUX (1 from 4).
- [ ] Adder(1 from 2). 
  

###### Participants:
- Gonzalo Alfaro Caso.
- Esteban Principe.
