$date
	Sun Oct 23 07:13:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#909264
b1100 !
1"
#909266
b1100 &
b1100 %
1$
#909267
0"
#909270
b110 &
b110 %
#909274
b11 &
b11 %
#909278
b1010 &
b1010 %
#909282
b101 &
b101 %
#909286
b10000 &
b10000 %
#909290
b1000 &
b1000 %
#909294
b100 &
b100 %
#909298
b10 &
b10 %
#909302
b1 &
1#
b1 %
#909306
b0 &
b0 %
0#
0$
#1904845
b101 !
1"
#1904846
b101 &
b101 %
1$
#1904847
0"
#1904850
b10000 &
b10000 %
#1904854
b1000 &
b1000 %
#1904858
b100 &
b100 %
#1904862
b10 &
b10 %
#1904866
b1 &
b1 %
1#
#1904870
b0 &
0#
b0 %
0$
#2971672
b10011 !
1"
#2971674
b10011 &
b10011 %
1$
#2971675
0"
#2971678
b111010 &
b111010 %
#2971682
b11101 &
b11101 %
#2971686
b1011000 &
b1011000 %
#2971690
b101100 &
b101100 %
#2971694
b10110 &
b10110 %
#2971698
b1011 &
b1011 %
#2971702
b100010 &
b100010 %
#2971706
b10001 &
b10001 %
#2971710
b110100 &
b110100 %
#2971714
b11010 &
b11010 %
#2971718
b1101 &
b1101 %
#2971722
b101000 &
b101000 %
#2971726
b10100 &
b10100 %
#2971730
b1010 &
b1010 %
#2971734
b101 &
b101 %
#2971738
b10000 &
b10000 %
#2971742
b1000 &
b1000 %
#2971746
b100 &
b100 %
#2971750
b10 &
b10 %
#2971754
b1 &
b1 %
1#
#2971758
b0 &
0#
b0 %
0$
#4500012
