// Generated from java-escape by ANTLR 4.13.0
package com.alchitry.labs2.parsers.grammar

import org.antlr.v4.kotlinruntime.ParserRuleContext
import org.antlr.v4.kotlinruntime.tree.ErrorNode
import org.antlr.v4.kotlinruntime.tree.TerminalNode

/**
 * This class provides an empty implementation of {@link VerilogParserListener},
 * which can be extended to create a listener which only needs to handle a subset
 * of the available methods.
 */
open class VerilogParserBaseListener : VerilogParserListener {
    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLibrary_text(ctx: VerilogParser.Library_textContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLibrary_text(ctx: VerilogParser.Library_textContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLibrary_description(ctx: VerilogParser.Library_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLibrary_description(ctx: VerilogParser.Library_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLibrary_declaration(ctx: VerilogParser.Library_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLibrary_declaration(ctx: VerilogParser.Library_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLibrary_incdir(ctx: VerilogParser.Library_incdirContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLibrary_incdir(ctx: VerilogParser.Library_incdirContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInclude_statement(ctx: VerilogParser.Include_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInclude_statement(ctx: VerilogParser.Include_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFile_path_spec(ctx: VerilogParser.File_path_specContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFile_path_spec(ctx: VerilogParser.File_path_specContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSource_text(ctx: VerilogParser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSource_text(ctx: VerilogParser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDescription(ctx: VerilogParser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDescription(ctx: VerilogParser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_declaration(ctx: VerilogParser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_declaration(ctx: VerilogParser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_keyword(ctx: VerilogParser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_keyword(ctx: VerilogParser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_parameter_port_list(ctx: VerilogParser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_parameter_port_list(ctx: VerilogParser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_port_declarations(ctx: VerilogParser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_port_declarations(ctx: VerilogParser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort(ctx: VerilogParser.PortContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort(ctx: VerilogParser.PortContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_implicit(ctx: VerilogParser.Port_implicitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_implicit(ctx: VerilogParser.Port_implicitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_explicit(ctx: VerilogParser.Port_explicitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_explicit(ctx: VerilogParser.Port_explicitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_expression(ctx: VerilogParser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_expression(ctx: VerilogParser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_reference(ctx: VerilogParser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_reference(ctx: VerilogParser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_declaration(ctx: VerilogParser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_declaration(ctx: VerilogParser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_item(ctx: VerilogParser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_item(ctx: VerilogParser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_or_generate_item(ctx: VerilogParser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_or_generate_item(ctx: VerilogParser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_or_generate_item_declaration(ctx: VerilogParser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_or_generate_item_declaration(ctx: VerilogParser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_override(ctx: VerilogParser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_override(ctx: VerilogParser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConfig_declaration(ctx: VerilogParser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConfig_declaration(ctx: VerilogParser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDesign_statement(ctx: VerilogParser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDesign_statement(ctx: VerilogParser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDesign_statement_item(ctx: VerilogParser.Design_statement_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDesign_statement_item(ctx: VerilogParser.Design_statement_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConfig_rule_statement(ctx: VerilogParser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConfig_rule_statement(ctx: VerilogParser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDefault_clause(ctx: VerilogParser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDefault_clause(ctx: VerilogParser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInst_clause(ctx: VerilogParser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInst_clause(ctx: VerilogParser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInst_name(ctx: VerilogParser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInst_name(ctx: VerilogParser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCell_clause(ctx: VerilogParser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCell_clause(ctx: VerilogParser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLiblist_clause(ctx: VerilogParser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLiblist_clause(ctx: VerilogParser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUse_clause(ctx: VerilogParser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUse_clause(ctx: VerilogParser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLocal_parameter_declaration(ctx: VerilogParser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLocal_parameter_declaration(ctx: VerilogParser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_declaration(ctx: VerilogParser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_declaration(ctx: VerilogParser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecparam_declaration(ctx: VerilogParser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecparam_declaration(ctx: VerilogParser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_type(ctx: VerilogParser.Parameter_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_type(ctx: VerilogParser.Parameter_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInout_declaration(ctx: VerilogParser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInout_declaration(ctx: VerilogParser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_declaration(ctx: VerilogParser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_declaration(ctx: VerilogParser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_declaration(ctx: VerilogParser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_declaration(ctx: VerilogParser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_declaration(ctx: VerilogParser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_declaration(ctx: VerilogParser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInteger_declaration(ctx: VerilogParser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInteger_declaration(ctx: VerilogParser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_declaration(ctx: VerilogParser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_declaration(ctx: VerilogParser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReal_declaration(ctx: VerilogParser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReal_declaration(ctx: VerilogParser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRealtime_declaration(ctx: VerilogParser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRealtime_declaration(ctx: VerilogParser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReg_declaration(ctx: VerilogParser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReg_declaration(ctx: VerilogParser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTime_declaration(ctx: VerilogParser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTime_declaration(ctx: VerilogParser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_type(ctx: VerilogParser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_type(ctx: VerilogParser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_variable_type(ctx: VerilogParser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_variable_type(ctx: VerilogParser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReal_type(ctx: VerilogParser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReal_type(ctx: VerilogParser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_type(ctx: VerilogParser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_type(ctx: VerilogParser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDrive_strength(ctx: VerilogParser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDrive_strength(ctx: VerilogParser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStrength0(ctx: VerilogParser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStrength0(ctx: VerilogParser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStrength1(ctx: VerilogParser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStrength1(ctx: VerilogParser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCharge_strength(ctx: VerilogParser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCharge_strength(ctx: VerilogParser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay3(ctx: VerilogParser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay3(ctx: VerilogParser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay2(ctx: VerilogParser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay2(ctx: VerilogParser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay_value(ctx: VerilogParser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay_value(ctx: VerilogParser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_defparam_assignments(ctx: VerilogParser.List_of_defparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_defparam_assignments(ctx: VerilogParser.List_of_defparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_event_identifiers(ctx: VerilogParser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_event_identifiers(ctx: VerilogParser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_id(ctx: VerilogParser.Event_idContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_id(ctx: VerilogParser.Event_idContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_net_decl_assignments(ctx: VerilogParser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_net_decl_assignments(ctx: VerilogParser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_net_identifiers(ctx: VerilogParser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_net_identifiers(ctx: VerilogParser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_id(ctx: VerilogParser.Net_idContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_id(ctx: VerilogParser.Net_idContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_param_assignments(ctx: VerilogParser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_param_assignments(ctx: VerilogParser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_port_identifiers(ctx: VerilogParser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_port_identifiers(ctx: VerilogParser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_real_identifiers(ctx: VerilogParser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_real_identifiers(ctx: VerilogParser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_specparam_assignments(ctx: VerilogParser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_specparam_assignments(ctx: VerilogParser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_variable_identifiers(ctx: VerilogParser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_variable_identifiers(ctx: VerilogParser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_variable_port_identifiers(ctx: VerilogParser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_variable_port_identifiers(ctx: VerilogParser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVar_port_id(ctx: VerilogParser.Var_port_idContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVar_port_id(ctx: VerilogParser.Var_port_idContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDefparam_assignment(ctx: VerilogParser.Defparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDefparam_assignment(ctx: VerilogParser.Defparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_decl_assignment(ctx: VerilogParser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_decl_assignment(ctx: VerilogParser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParam_assignment(ctx: VerilogParser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParam_assignment(ctx: VerilogParser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecparam_assignment(ctx: VerilogParser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecparam_assignment(ctx: VerilogParser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPulse_control_specparam(ctx: VerilogParser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPulse_control_specparam(ctx: VerilogParser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterError_limit_value(ctx: VerilogParser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitError_limit_value(ctx: VerilogParser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReject_limit_value(ctx: VerilogParser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReject_limit_value(ctx: VerilogParser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLimit_value(ctx: VerilogParser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLimit_value(ctx: VerilogParser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDimension(ctx: VerilogParser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDimension(ctx: VerilogParser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRange_(ctx: VerilogParser.Range_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRange_(ctx: VerilogParser.Range_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_declaration(ctx: VerilogParser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_declaration(ctx: VerilogParser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_item_declaration(ctx: VerilogParser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_item_declaration(ctx: VerilogParser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_port_list(ctx: VerilogParser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_port_list(ctx: VerilogParser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunc_port_item(ctx: VerilogParser.Func_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunc_port_item(ctx: VerilogParser.Func_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_range_or_type(ctx: VerilogParser.Function_range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_range_or_type(ctx: VerilogParser.Function_range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_declaration(ctx: VerilogParser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_declaration(ctx: VerilogParser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_item_declaration(ctx: VerilogParser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_item_declaration(ctx: VerilogParser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_port_list(ctx: VerilogParser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_port_list(ctx: VerilogParser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_port_item(ctx: VerilogParser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_port_item(ctx: VerilogParser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTf_input_declaration(ctx: VerilogParser.Tf_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTf_input_declaration(ctx: VerilogParser.Tf_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTf_output_declaration(ctx: VerilogParser.Tf_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTf_output_declaration(ctx: VerilogParser.Tf_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTf_inout_declaration(ctx: VerilogParser.Tf_inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTf_inout_declaration(ctx: VerilogParser.Tf_inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_port_type(ctx: VerilogParser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_port_type(ctx: VerilogParser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_item_declaration(ctx: VerilogParser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_item_declaration(ctx: VerilogParser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_block_variable_identifiers(ctx: VerilogParser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_block_variable_identifiers(ctx: VerilogParser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_block_real_identifiers(ctx: VerilogParser.List_of_block_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_block_real_identifiers(ctx: VerilogParser.List_of_block_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_variable_type(ctx: VerilogParser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_variable_type(ctx: VerilogParser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_real_type(ctx: VerilogParser.Block_real_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_real_type(ctx: VerilogParser.Block_real_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGate_instantiation(ctx: VerilogParser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGate_instantiation(ctx: VerilogParser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCmos_switch_instance(ctx: VerilogParser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCmos_switch_instance(ctx: VerilogParser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnable_gate_instance(ctx: VerilogParser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnable_gate_instance(ctx: VerilogParser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMos_switch_instance(ctx: VerilogParser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMos_switch_instance(ctx: VerilogParser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_input_gate_instance(ctx: VerilogParser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_input_gate_instance(ctx: VerilogParser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_output_gate_instance(ctx: VerilogParser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_output_gate_instance(ctx: VerilogParser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_switch_instance(ctx: VerilogParser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_switch_instance(ctx: VerilogParser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_enable_switch_instance(ctx: VerilogParser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_enable_switch_instance(ctx: VerilogParser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPull_gate_instance(ctx: VerilogParser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPull_gate_instance(ctx: VerilogParser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterName_of_gate_instance(ctx: VerilogParser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitName_of_gate_instance(ctx: VerilogParser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPulldown_strength(ctx: VerilogParser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPulldown_strength(ctx: VerilogParser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPullup_strength(ctx: VerilogParser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPullup_strength(ctx: VerilogParser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnable_terminal(ctx: VerilogParser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnable_terminal(ctx: VerilogParser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInout_terminal(ctx: VerilogParser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInout_terminal(ctx: VerilogParser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_terminal(ctx: VerilogParser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_terminal(ctx: VerilogParser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNcontrol_terminal(ctx: VerilogParser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNcontrol_terminal(ctx: VerilogParser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_terminal(ctx: VerilogParser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_terminal(ctx: VerilogParser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPcontrol_terminal(ctx: VerilogParser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPcontrol_terminal(ctx: VerilogParser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCmos_switchtype(ctx: VerilogParser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCmos_switchtype(ctx: VerilogParser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnable_gatetype(ctx: VerilogParser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnable_gatetype(ctx: VerilogParser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMos_switchtype(ctx: VerilogParser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMos_switchtype(ctx: VerilogParser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_input_gatetype(ctx: VerilogParser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_input_gatetype(ctx: VerilogParser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_output_gatetype(ctx: VerilogParser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_output_gatetype(ctx: VerilogParser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_en_switchtype(ctx: VerilogParser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_en_switchtype(ctx: VerilogParser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_switchtype(ctx: VerilogParser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_switchtype(ctx: VerilogParser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_instantiation(ctx: VerilogParser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_instantiation(ctx: VerilogParser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_value_assignment(ctx: VerilogParser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_value_assignment(ctx: VerilogParser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_parameter_assignments(ctx: VerilogParser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_parameter_assignments(ctx: VerilogParser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOrdered_parameter_assignment(ctx: VerilogParser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOrdered_parameter_assignment(ctx: VerilogParser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNamed_parameter_assignment(ctx: VerilogParser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNamed_parameter_assignment(ctx: VerilogParser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_instance(ctx: VerilogParser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_instance(ctx: VerilogParser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterName_of_module_instance(ctx: VerilogParser.Name_of_module_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitName_of_module_instance(ctx: VerilogParser.Name_of_module_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_port_connections(ctx: VerilogParser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_port_connections(ctx: VerilogParser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOrdered_port_connection(ctx: VerilogParser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOrdered_port_connection(ctx: VerilogParser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNamed_port_connection(ctx: VerilogParser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNamed_port_connection(ctx: VerilogParser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_region(ctx: VerilogParser.Generate_regionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_region(ctx: VerilogParser.Generate_regionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_declaration(ctx: VerilogParser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_declaration(ctx: VerilogParser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_genvar_identifiers(ctx: VerilogParser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_genvar_identifiers(ctx: VerilogParser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLoop_generate_construct(ctx: VerilogParser.Loop_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLoop_generate_construct(ctx: VerilogParser.Loop_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_initialization(ctx: VerilogParser.Genvar_initializationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_initialization(ctx: VerilogParser.Genvar_initializationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_expression(ctx: VerilogParser.Genvar_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_expression(ctx: VerilogParser.Genvar_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_iteration(ctx: VerilogParser.Genvar_iterationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_iteration(ctx: VerilogParser.Genvar_iterationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConditional_generate_construct(ctx: VerilogParser.Conditional_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConditional_generate_construct(ctx: VerilogParser.Conditional_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterIf_generate_construct(ctx: VerilogParser.If_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitIf_generate_construct(ctx: VerilogParser.If_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCase_generate_construct(ctx: VerilogParser.Case_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCase_generate_construct(ctx: VerilogParser.Case_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCase_generate_item(ctx: VerilogParser.Case_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCase_generate_item(ctx: VerilogParser.Case_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_block(ctx: VerilogParser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_block(ctx: VerilogParser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_block_name(ctx: VerilogParser.Generate_block_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_block_name(ctx: VerilogParser.Generate_block_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_block_or_null(ctx: VerilogParser.Generate_block_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_block_or_null(ctx: VerilogParser.Generate_block_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_declaration(ctx: VerilogParser.Udp_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_declaration(ctx: VerilogParser.Udp_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_port_list(ctx: VerilogParser.Udp_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_port_list(ctx: VerilogParser.Udp_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_declaration_port_list(ctx: VerilogParser.Udp_declaration_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_declaration_port_list(ctx: VerilogParser.Udp_declaration_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_port_declaration(ctx: VerilogParser.Udp_port_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_port_declaration(ctx: VerilogParser.Udp_port_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_output_declaration(ctx: VerilogParser.Udp_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_output_declaration(ctx: VerilogParser.Udp_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_input_declaration(ctx: VerilogParser.Udp_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_input_declaration(ctx: VerilogParser.Udp_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_reg_declaration(ctx: VerilogParser.Udp_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_reg_declaration(ctx: VerilogParser.Udp_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_body(ctx: VerilogParser.Udp_bodyContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_body(ctx: VerilogParser.Udp_bodyContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCombinational_body(ctx: VerilogParser.Combinational_bodyContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCombinational_body(ctx: VerilogParser.Combinational_bodyContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCombinational_entry(ctx: VerilogParser.Combinational_entryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCombinational_entry(ctx: VerilogParser.Combinational_entryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSequential_body(ctx: VerilogParser.Sequential_bodyContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSequential_body(ctx: VerilogParser.Sequential_bodyContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_initial_statement(ctx: VerilogParser.Udp_initial_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_initial_statement(ctx: VerilogParser.Udp_initial_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInit_val(ctx: VerilogParser.Init_valContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInit_val(ctx: VerilogParser.Init_valContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSequential_entry(ctx: VerilogParser.Sequential_entryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSequential_entry(ctx: VerilogParser.Sequential_entryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSeq_input_list(ctx: VerilogParser.Seq_input_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSeq_input_list(ctx: VerilogParser.Seq_input_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLevel_input_list(ctx: VerilogParser.Level_input_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLevel_input_list(ctx: VerilogParser.Level_input_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_input_list(ctx: VerilogParser.Edge_input_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_input_list(ctx: VerilogParser.Edge_input_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_indicator(ctx: VerilogParser.Edge_indicatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_indicator(ctx: VerilogParser.Edge_indicatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCurrent_state(ctx: VerilogParser.Current_stateContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCurrent_state(ctx: VerilogParser.Current_stateContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNext_state(ctx: VerilogParser.Next_stateContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNext_state(ctx: VerilogParser.Next_stateContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_symbol(ctx: VerilogParser.Output_symbolContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_symbol(ctx: VerilogParser.Output_symbolContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLevel_symbol(ctx: VerilogParser.Level_symbolContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLevel_symbol(ctx: VerilogParser.Level_symbolContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_symbol(ctx: VerilogParser.Edge_symbolContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_symbol(ctx: VerilogParser.Edge_symbolContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_instantiation(ctx: VerilogParser.Udp_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_instantiation(ctx: VerilogParser.Udp_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_instance(ctx: VerilogParser.Udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_instance(ctx: VerilogParser.Udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterName_of_udp_instance(ctx: VerilogParser.Name_of_udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitName_of_udp_instance(ctx: VerilogParser.Name_of_udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterContinuous_assign(ctx: VerilogParser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitContinuous_assign(ctx: VerilogParser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_net_assignments(ctx: VerilogParser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_net_assignments(ctx: VerilogParser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_assignment(ctx: VerilogParser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_assignment(ctx: VerilogParser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInitial_construct(ctx: VerilogParser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInitial_construct(ctx: VerilogParser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAlways_construct(ctx: VerilogParser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAlways_construct(ctx: VerilogParser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlocking_assignment(ctx: VerilogParser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlocking_assignment(ctx: VerilogParser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNonblocking_assignment(ctx: VerilogParser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNonblocking_assignment(ctx: VerilogParser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterProcedural_continuous_assignments(ctx: VerilogParser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitProcedural_continuous_assignments(ctx: VerilogParser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_assignment(ctx: VerilogParser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_assignment(ctx: VerilogParser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPar_block(ctx: VerilogParser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPar_block(ctx: VerilogParser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_name(ctx: VerilogParser.Block_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_name(ctx: VerilogParser.Block_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSeq_block(ctx: VerilogParser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSeq_block(ctx: VerilogParser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStatement(ctx: VerilogParser.StatementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStatement(ctx: VerilogParser.StatementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStatement_or_null(ctx: VerilogParser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStatement_or_null(ctx: VerilogParser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_statement(ctx: VerilogParser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_statement(ctx: VerilogParser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay_control(ctx: VerilogParser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay_control(ctx: VerilogParser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay_or_event_control(ctx: VerilogParser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay_or_event_control(ctx: VerilogParser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDisable_statement(ctx: VerilogParser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDisable_statement(ctx: VerilogParser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_control(ctx: VerilogParser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_control(ctx: VerilogParser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_trigger(ctx: VerilogParser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_trigger(ctx: VerilogParser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_expression(ctx: VerilogParser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_expression(ctx: VerilogParser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterProcedural_timing_control(ctx: VerilogParser.Procedural_timing_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitProcedural_timing_control(ctx: VerilogParser.Procedural_timing_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterProcedural_timing_control_statement(ctx: VerilogParser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitProcedural_timing_control_statement(ctx: VerilogParser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterWait_statement(ctx: VerilogParser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitWait_statement(ctx: VerilogParser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConditional_statement(ctx: VerilogParser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConditional_statement(ctx: VerilogParser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCase_statement(ctx: VerilogParser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCase_statement(ctx: VerilogParser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCase_item(ctx: VerilogParser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCase_item(ctx: VerilogParser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLoop_statement(ctx: VerilogParser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLoop_statement(ctx: VerilogParser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_task_enable(ctx: VerilogParser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_task_enable(ctx: VerilogParser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSys_task_en_port_list(ctx: VerilogParser.Sys_task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSys_task_en_port_list(ctx: VerilogParser.Sys_task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSys_task_en_port_item(ctx: VerilogParser.Sys_task_en_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSys_task_en_port_item(ctx: VerilogParser.Sys_task_en_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_enable(ctx: VerilogParser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_enable(ctx: VerilogParser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_en_port_list(ctx: VerilogParser.Task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_en_port_list(ctx: VerilogParser.Task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_block(ctx: VerilogParser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_block(ctx: VerilogParser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_item(ctx: VerilogParser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_item(ctx: VerilogParser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPulsestyle_declaration(ctx: VerilogParser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPulsestyle_declaration(ctx: VerilogParser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterShowcancelled_declaration(ctx: VerilogParser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitShowcancelled_declaration(ctx: VerilogParser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPath_declaration(ctx: VerilogParser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPath_declaration(ctx: VerilogParser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSimple_path_declaration(ctx: VerilogParser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSimple_path_declaration(ctx: VerilogParser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParallel_path_description(ctx: VerilogParser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParallel_path_description(ctx: VerilogParser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFull_path_description(ctx: VerilogParser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFull_path_description(ctx: VerilogParser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_path_inputs(ctx: VerilogParser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_path_inputs(ctx: VerilogParser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_path_outputs(ctx: VerilogParser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_path_outputs(ctx: VerilogParser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_input_terminal_descriptor(ctx: VerilogParser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_input_terminal_descriptor(ctx: VerilogParser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_output_terminal_descriptor(ctx: VerilogParser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_output_terminal_descriptor(ctx: VerilogParser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_identifier(ctx: VerilogParser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_identifier(ctx: VerilogParser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_identifier(ctx: VerilogParser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_identifier(ctx: VerilogParser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPath_delay_value(ctx: VerilogParser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPath_delay_value(ctx: VerilogParser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_path_delay_expressions(ctx: VerilogParser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_path_delay_expressions(ctx: VerilogParser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT_path_delay_expression(ctx: VerilogParser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT_path_delay_expression(ctx: VerilogParser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTrise_path_delay_expression(ctx: VerilogParser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTrise_path_delay_expression(ctx: VerilogParser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTfall_path_delay_expression(ctx: VerilogParser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTfall_path_delay_expression(ctx: VerilogParser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTz_path_delay_expression(ctx: VerilogParser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTz_path_delay_expression(ctx: VerilogParser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT01_path_delay_expression(ctx: VerilogParser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT01_path_delay_expression(ctx: VerilogParser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT10_path_delay_expression(ctx: VerilogParser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT10_path_delay_expression(ctx: VerilogParser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT0z_path_delay_expression(ctx: VerilogParser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT0z_path_delay_expression(ctx: VerilogParser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTz1_path_delay_expression(ctx: VerilogParser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTz1_path_delay_expression(ctx: VerilogParser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT1z_path_delay_expression(ctx: VerilogParser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT1z_path_delay_expression(ctx: VerilogParser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTz0_path_delay_expression(ctx: VerilogParser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTz0_path_delay_expression(ctx: VerilogParser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT0x_path_delay_expression(ctx: VerilogParser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT0x_path_delay_expression(ctx: VerilogParser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTx1_path_delay_expression(ctx: VerilogParser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTx1_path_delay_expression(ctx: VerilogParser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT1x_path_delay_expression(ctx: VerilogParser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT1x_path_delay_expression(ctx: VerilogParser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTx0_path_delay_expression(ctx: VerilogParser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTx0_path_delay_expression(ctx: VerilogParser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTxz_path_delay_expression(ctx: VerilogParser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTxz_path_delay_expression(ctx: VerilogParser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTzx_path_delay_expression(ctx: VerilogParser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTzx_path_delay_expression(ctx: VerilogParser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPath_delay_expression(ctx: VerilogParser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPath_delay_expression(ctx: VerilogParser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_sensitive_path_declaration(ctx: VerilogParser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_sensitive_path_declaration(ctx: VerilogParser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParallel_edge_sensitive_path_description(ctx: VerilogParser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParallel_edge_sensitive_path_description(ctx: VerilogParser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFull_edge_sensitive_path_description(ctx: VerilogParser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFull_edge_sensitive_path_description(ctx: VerilogParser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterData_source_expression(ctx: VerilogParser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitData_source_expression(ctx: VerilogParser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_identifier(ctx: VerilogParser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_identifier(ctx: VerilogParser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterState_dependent_path_declaration(ctx: VerilogParser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitState_dependent_path_declaration(ctx: VerilogParser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPolarity_operator(ctx: VerilogParser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPolarity_operator(ctx: VerilogParser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_timing_check(ctx: VerilogParser.System_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_timing_check(ctx: VerilogParser.System_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSetup_timing_check(ctx: VerilogParser.Setup_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSetup_timing_check(ctx: VerilogParser.Setup_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNotifier_opt(ctx: VerilogParser.Notifier_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNotifier_opt(ctx: VerilogParser.Notifier_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHold_timing_check(ctx: VerilogParser.Hold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHold_timing_check(ctx: VerilogParser.Hold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSetuphold_timing_check(ctx: VerilogParser.Setuphold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSetuphold_timing_check(ctx: VerilogParser.Setuphold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTiming_check_opt(ctx: VerilogParser.Timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTiming_check_opt(ctx: VerilogParser.Timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStamptime_cond_opt(ctx: VerilogParser.Stamptime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStamptime_cond_opt(ctx: VerilogParser.Stamptime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterChecktime_cond_opt(ctx: VerilogParser.Checktime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitChecktime_cond_opt(ctx: VerilogParser.Checktime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelayed_ref_opt(ctx: VerilogParser.Delayed_ref_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelayed_ref_opt(ctx: VerilogParser.Delayed_ref_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelayed_data_opt(ctx: VerilogParser.Delayed_data_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelayed_data_opt(ctx: VerilogParser.Delayed_data_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRecovery_timing_check(ctx: VerilogParser.Recovery_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRecovery_timing_check(ctx: VerilogParser.Recovery_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRemoval_timing_check(ctx: VerilogParser.Removal_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRemoval_timing_check(ctx: VerilogParser.Removal_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRecrem_timing_check(ctx: VerilogParser.Recrem_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRecrem_timing_check(ctx: VerilogParser.Recrem_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSkew_timing_check(ctx: VerilogParser.Skew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSkew_timing_check(ctx: VerilogParser.Skew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTimeskew_timing_check(ctx: VerilogParser.Timeskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTimeskew_timing_check(ctx: VerilogParser.Timeskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSkew_timing_check_opt(ctx: VerilogParser.Skew_timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSkew_timing_check_opt(ctx: VerilogParser.Skew_timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_based_flag_opt(ctx: VerilogParser.Event_based_flag_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_based_flag_opt(ctx: VerilogParser.Event_based_flag_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRemain_active_flag_opt(ctx: VerilogParser.Remain_active_flag_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRemain_active_flag_opt(ctx: VerilogParser.Remain_active_flag_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFullskew_timing_check(ctx: VerilogParser.Fullskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFullskew_timing_check(ctx: VerilogParser.Fullskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPeriod_timing_check(ctx: VerilogParser.Period_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPeriod_timing_check(ctx: VerilogParser.Period_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterWidth_timing_check(ctx: VerilogParser.Width_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitWidth_timing_check(ctx: VerilogParser.Width_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterThreshold_opt(ctx: VerilogParser.Threshold_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitThreshold_opt(ctx: VerilogParser.Threshold_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNochange_timing_check(ctx: VerilogParser.Nochange_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNochange_timing_check(ctx: VerilogParser.Nochange_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterChecktime_condition(ctx: VerilogParser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitChecktime_condition(ctx: VerilogParser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterControlled_reference_event(ctx: VerilogParser.Controlled_reference_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitControlled_reference_event(ctx: VerilogParser.Controlled_reference_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterData_event(ctx: VerilogParser.Data_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitData_event(ctx: VerilogParser.Data_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelayed_data(ctx: VerilogParser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelayed_data(ctx: VerilogParser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelayed_reference(ctx: VerilogParser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelayed_reference(ctx: VerilogParser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnd_edge_offset(ctx: VerilogParser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnd_edge_offset(ctx: VerilogParser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_based_flag(ctx: VerilogParser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_based_flag(ctx: VerilogParser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNotifier(ctx: VerilogParser.NotifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNotifier(ctx: VerilogParser.NotifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReference_event(ctx: VerilogParser.Reference_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReference_event(ctx: VerilogParser.Reference_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRemain_active_flag(ctx: VerilogParser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRemain_active_flag(ctx: VerilogParser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStamptime_condition(ctx: VerilogParser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStamptime_condition(ctx: VerilogParser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStart_edge_offset(ctx: VerilogParser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStart_edge_offset(ctx: VerilogParser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterThreshold(ctx: VerilogParser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitThreshold(ctx: VerilogParser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTiming_check_limit(ctx: VerilogParser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTiming_check_limit(ctx: VerilogParser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTiming_check_event(ctx: VerilogParser.Timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTiming_check_event(ctx: VerilogParser.Timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterControlled_timing_check_event(ctx: VerilogParser.Controlled_timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitControlled_timing_check_event(ctx: VerilogParser.Controlled_timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTiming_check_event_control(ctx: VerilogParser.Timing_check_event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTiming_check_event_control(ctx: VerilogParser.Timing_check_event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_terminal_descriptor(ctx: VerilogParser.Specify_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_terminal_descriptor(ctx: VerilogParser.Specify_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_control_specifier(ctx: VerilogParser.Edge_control_specifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_control_specifier(ctx: VerilogParser.Edge_control_specifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_descriptor(ctx: VerilogParser.Edge_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_descriptor(ctx: VerilogParser.Edge_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTiming_check_condition(ctx: VerilogParser.Timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTiming_check_condition(ctx: VerilogParser.Timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterScalar_timing_check_condition(ctx: VerilogParser.Scalar_timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitScalar_timing_check_condition(ctx: VerilogParser.Scalar_timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterScalar_constant(ctx: VerilogParser.Scalar_constantContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitScalar_constant(ctx: VerilogParser.Scalar_constantContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConcatenation(ctx: VerilogParser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConcatenation(ctx: VerilogParser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_concatenation(ctx: VerilogParser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_concatenation(ctx: VerilogParser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_multiple_concatenation(ctx: VerilogParser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_multiple_concatenation(ctx: VerilogParser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_concatenation(ctx: VerilogParser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_concatenation(ctx: VerilogParser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_multiple_concatenation(ctx: VerilogParser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_multiple_concatenation(ctx: VerilogParser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMultiple_concatenation(ctx: VerilogParser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMultiple_concatenation(ctx: VerilogParser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_function_call(ctx: VerilogParser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_function_call(ctx: VerilogParser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_system_function_call(ctx: VerilogParser.Constant_system_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_system_function_call(ctx: VerilogParser.Constant_system_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_call(ctx: VerilogParser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_call(ctx: VerilogParser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_function_call(ctx: VerilogParser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_function_call(ctx: VerilogParser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSys_func_call_port_list(ctx: VerilogParser.Sys_func_call_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSys_func_call_port_list(ctx: VerilogParser.Sys_func_call_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBase_expression(ctx: VerilogParser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBase_expression(ctx: VerilogParser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_base_expression(ctx: VerilogParser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_base_expression(ctx: VerilogParser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_expression(ctx: VerilogParser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_expression(ctx: VerilogParser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_mintypmax_expression(ctx: VerilogParser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_mintypmax_expression(ctx: VerilogParser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_range_expression(ctx: VerilogParser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_range_expression(ctx: VerilogParser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDimension_constant_expression(ctx: VerilogParser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDimension_constant_expression(ctx: VerilogParser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterExpression(ctx: VerilogParser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitExpression(ctx: VerilogParser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLsb_constant_expression(ctx: VerilogParser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLsb_constant_expression(ctx: VerilogParser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMintypmax_expression(ctx: VerilogParser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMintypmax_expression(ctx: VerilogParser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_expression(ctx: VerilogParser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_expression(ctx: VerilogParser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_mintypmax_expression(ctx: VerilogParser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_mintypmax_expression(ctx: VerilogParser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMsb_constant_expression(ctx: VerilogParser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMsb_constant_expression(ctx: VerilogParser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRange_expression(ctx: VerilogParser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRange_expression(ctx: VerilogParser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterWidth_constant_expression(ctx: VerilogParser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitWidth_constant_expression(ctx: VerilogParser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_primary(ctx: VerilogParser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_primary(ctx: VerilogParser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_primary(ctx: VerilogParser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_primary(ctx: VerilogParser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPrimary(ctx: VerilogParser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPrimary(ctx: VerilogParser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSelect_(ctx: VerilogParser.Select_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSelect_(ctx: VerilogParser.Select_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBit_select(ctx: VerilogParser.Bit_selectContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBit_select(ctx: VerilogParser.Bit_selectContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_lvalue(ctx: VerilogParser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_lvalue(ctx: VerilogParser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConst_select(ctx: VerilogParser.Const_selectContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConst_select(ctx: VerilogParser.Const_selectContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConst_bit_select(ctx: VerilogParser.Const_bit_selectContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConst_bit_select(ctx: VerilogParser.Const_bit_selectContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_lvalue(ctx: VerilogParser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_lvalue(ctx: VerilogParser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUnary_operator(ctx: VerilogParser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUnary_operator(ctx: VerilogParser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUnary_module_path_operator(ctx: VerilogParser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUnary_module_path_operator(ctx: VerilogParser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNumber(ctx: VerilogParser.NumberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNumber(ctx: VerilogParser.NumberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReal_number(ctx: VerilogParser.Real_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReal_number(ctx: VerilogParser.Real_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDecimal_number(ctx: VerilogParser.Decimal_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDecimal_number(ctx: VerilogParser.Decimal_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBinary_number(ctx: VerilogParser.Binary_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBinary_number(ctx: VerilogParser.Binary_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOctal_number(ctx: VerilogParser.Octal_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOctal_number(ctx: VerilogParser.Octal_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHex_number(ctx: VerilogParser.Hex_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHex_number(ctx: VerilogParser.Hex_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSize(ctx: VerilogParser.SizeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSize(ctx: VerilogParser.SizeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFixed_point_number(ctx: VerilogParser.Fixed_point_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFixed_point_number(ctx: VerilogParser.Fixed_point_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterExponential_number(ctx: VerilogParser.Exponential_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitExponential_number(ctx: VerilogParser.Exponential_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUnsigned_number(ctx: VerilogParser.Unsigned_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUnsigned_number(ctx: VerilogParser.Unsigned_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDecimal_value(ctx: VerilogParser.Decimal_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDecimal_value(ctx: VerilogParser.Decimal_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBinary_value(ctx: VerilogParser.Binary_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBinary_value(ctx: VerilogParser.Binary_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOctal_value(ctx: VerilogParser.Octal_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOctal_value(ctx: VerilogParser.Octal_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHex_value(ctx: VerilogParser.Hex_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHex_value(ctx: VerilogParser.Hex_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDecimal_base(ctx: VerilogParser.Decimal_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDecimal_base(ctx: VerilogParser.Decimal_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBinary_base(ctx: VerilogParser.Binary_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBinary_base(ctx: VerilogParser.Binary_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOctal_base(ctx: VerilogParser.Octal_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOctal_base(ctx: VerilogParser.Octal_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHex_base(ctx: VerilogParser.Hex_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHex_base(ctx: VerilogParser.Hex_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterString_(ctx: VerilogParser.String_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitString_(ctx: VerilogParser.String_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAttribute_instance(ctx: VerilogParser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAttribute_instance(ctx: VerilogParser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAttr_spec(ctx: VerilogParser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAttr_spec(ctx: VerilogParser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAttr_name(ctx: VerilogParser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAttr_name(ctx: VerilogParser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_identifier(ctx: VerilogParser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_identifier(ctx: VerilogParser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCell_identifier(ctx: VerilogParser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCell_identifier(ctx: VerilogParser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConfig_identifier(ctx: VerilogParser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConfig_identifier(ctx: VerilogParser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEscaped_identifier(ctx: VerilogParser.Escaped_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEscaped_identifier(ctx: VerilogParser.Escaped_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_identifier(ctx: VerilogParser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_identifier(ctx: VerilogParser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_identifier(ctx: VerilogParser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_identifier(ctx: VerilogParser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGate_instance_identifier(ctx: VerilogParser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGate_instance_identifier(ctx: VerilogParser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_block_identifier(ctx: VerilogParser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_block_identifier(ctx: VerilogParser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_identifier(ctx: VerilogParser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_identifier(ctx: VerilogParser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_identifier(ctx: VerilogParser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_identifier(ctx: VerilogParser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHier_ref(ctx: VerilogParser.Hier_refContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHier_ref(ctx: VerilogParser.Hier_refContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterIdentifier(ctx: VerilogParser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitIdentifier(ctx: VerilogParser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_port_identifier(ctx: VerilogParser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_port_identifier(ctx: VerilogParser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInstance_identifier(ctx: VerilogParser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInstance_identifier(ctx: VerilogParser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLibrary_identifier(ctx: VerilogParser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLibrary_identifier(ctx: VerilogParser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_identifier(ctx: VerilogParser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_identifier(ctx: VerilogParser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_instance_identifier(ctx: VerilogParser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_instance_identifier(ctx: VerilogParser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_identifier(ctx: VerilogParser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_identifier(ctx: VerilogParser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_port_identifier(ctx: VerilogParser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_port_identifier(ctx: VerilogParser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_identifier(ctx: VerilogParser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_identifier(ctx: VerilogParser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_identifier(ctx: VerilogParser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_identifier(ctx: VerilogParser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReal_identifier(ctx: VerilogParser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReal_identifier(ctx: VerilogParser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSimple_identifier(ctx: VerilogParser.Simple_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSimple_identifier(ctx: VerilogParser.Simple_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecparam_identifier(ctx: VerilogParser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecparam_identifier(ctx: VerilogParser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_function_identifier(ctx: VerilogParser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_function_identifier(ctx: VerilogParser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_task_identifier(ctx: VerilogParser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_task_identifier(ctx: VerilogParser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_identifier(ctx: VerilogParser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_identifier(ctx: VerilogParser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTerminal_identifier(ctx: VerilogParser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTerminal_identifier(ctx: VerilogParser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTopmodule_identifier(ctx: VerilogParser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTopmodule_identifier(ctx: VerilogParser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_identifier(ctx: VerilogParser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_identifier(ctx: VerilogParser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_instance_identifier(ctx: VerilogParser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_instance_identifier(ctx: VerilogParser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_identifier(ctx: VerilogParser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_identifier(ctx: VerilogParser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun visitTerminal(node: TerminalNode) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun visitErrorNode(node: ErrorNode) {}
}

/**
 * This class provides an empty implementation of {@link VerilogParserListener},
 * which can be extended to create a listener which only needs to handle a subset
 * of the available methods.
 */
open class SuspendVerilogParserBaseListener : SuspendVerilogParserListener {
    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLibrary_text(ctx: VerilogParser.Library_textContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLibrary_text(ctx: VerilogParser.Library_textContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLibrary_description(ctx: VerilogParser.Library_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLibrary_description(ctx: VerilogParser.Library_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLibrary_declaration(ctx: VerilogParser.Library_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLibrary_declaration(ctx: VerilogParser.Library_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLibrary_incdir(ctx: VerilogParser.Library_incdirContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLibrary_incdir(ctx: VerilogParser.Library_incdirContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInclude_statement(ctx: VerilogParser.Include_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInclude_statement(ctx: VerilogParser.Include_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFile_path_spec(ctx: VerilogParser.File_path_specContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFile_path_spec(ctx: VerilogParser.File_path_specContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSource_text(ctx: VerilogParser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSource_text(ctx: VerilogParser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDescription(ctx: VerilogParser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDescription(ctx: VerilogParser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_declaration(ctx: VerilogParser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_declaration(ctx: VerilogParser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_keyword(ctx: VerilogParser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_keyword(ctx: VerilogParser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_parameter_port_list(ctx: VerilogParser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_parameter_port_list(ctx: VerilogParser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_port_declarations(ctx: VerilogParser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_port_declarations(ctx: VerilogParser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort(ctx: VerilogParser.PortContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort(ctx: VerilogParser.PortContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_implicit(ctx: VerilogParser.Port_implicitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_implicit(ctx: VerilogParser.Port_implicitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_explicit(ctx: VerilogParser.Port_explicitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_explicit(ctx: VerilogParser.Port_explicitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_expression(ctx: VerilogParser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_expression(ctx: VerilogParser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_reference(ctx: VerilogParser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_reference(ctx: VerilogParser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_declaration(ctx: VerilogParser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_declaration(ctx: VerilogParser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_item(ctx: VerilogParser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_item(ctx: VerilogParser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_or_generate_item(ctx: VerilogParser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_or_generate_item(ctx: VerilogParser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_or_generate_item_declaration(ctx: VerilogParser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_or_generate_item_declaration(ctx: VerilogParser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_override(ctx: VerilogParser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_override(ctx: VerilogParser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConfig_declaration(ctx: VerilogParser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConfig_declaration(ctx: VerilogParser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDesign_statement(ctx: VerilogParser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDesign_statement(ctx: VerilogParser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDesign_statement_item(ctx: VerilogParser.Design_statement_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDesign_statement_item(ctx: VerilogParser.Design_statement_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConfig_rule_statement(ctx: VerilogParser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConfig_rule_statement(ctx: VerilogParser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDefault_clause(ctx: VerilogParser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDefault_clause(ctx: VerilogParser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInst_clause(ctx: VerilogParser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInst_clause(ctx: VerilogParser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInst_name(ctx: VerilogParser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInst_name(ctx: VerilogParser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCell_clause(ctx: VerilogParser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCell_clause(ctx: VerilogParser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLiblist_clause(ctx: VerilogParser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLiblist_clause(ctx: VerilogParser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUse_clause(ctx: VerilogParser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUse_clause(ctx: VerilogParser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLocal_parameter_declaration(ctx: VerilogParser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLocal_parameter_declaration(ctx: VerilogParser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_declaration(ctx: VerilogParser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_declaration(ctx: VerilogParser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecparam_declaration(ctx: VerilogParser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecparam_declaration(ctx: VerilogParser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_type(ctx: VerilogParser.Parameter_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_type(ctx: VerilogParser.Parameter_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInout_declaration(ctx: VerilogParser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInout_declaration(ctx: VerilogParser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_declaration(ctx: VerilogParser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_declaration(ctx: VerilogParser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_declaration(ctx: VerilogParser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_declaration(ctx: VerilogParser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_declaration(ctx: VerilogParser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_declaration(ctx: VerilogParser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInteger_declaration(ctx: VerilogParser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInteger_declaration(ctx: VerilogParser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_declaration(ctx: VerilogParser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_declaration(ctx: VerilogParser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReal_declaration(ctx: VerilogParser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReal_declaration(ctx: VerilogParser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRealtime_declaration(ctx: VerilogParser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRealtime_declaration(ctx: VerilogParser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReg_declaration(ctx: VerilogParser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReg_declaration(ctx: VerilogParser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTime_declaration(ctx: VerilogParser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTime_declaration(ctx: VerilogParser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_type(ctx: VerilogParser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_type(ctx: VerilogParser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_variable_type(ctx: VerilogParser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_variable_type(ctx: VerilogParser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReal_type(ctx: VerilogParser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReal_type(ctx: VerilogParser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_type(ctx: VerilogParser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_type(ctx: VerilogParser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDrive_strength(ctx: VerilogParser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDrive_strength(ctx: VerilogParser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStrength0(ctx: VerilogParser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStrength0(ctx: VerilogParser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStrength1(ctx: VerilogParser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStrength1(ctx: VerilogParser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCharge_strength(ctx: VerilogParser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCharge_strength(ctx: VerilogParser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay3(ctx: VerilogParser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay3(ctx: VerilogParser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay2(ctx: VerilogParser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay2(ctx: VerilogParser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay_value(ctx: VerilogParser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay_value(ctx: VerilogParser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_defparam_assignments(ctx: VerilogParser.List_of_defparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_defparam_assignments(ctx: VerilogParser.List_of_defparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_event_identifiers(ctx: VerilogParser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_event_identifiers(ctx: VerilogParser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_id(ctx: VerilogParser.Event_idContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_id(ctx: VerilogParser.Event_idContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_net_decl_assignments(ctx: VerilogParser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_net_decl_assignments(ctx: VerilogParser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_net_identifiers(ctx: VerilogParser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_net_identifiers(ctx: VerilogParser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_id(ctx: VerilogParser.Net_idContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_id(ctx: VerilogParser.Net_idContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_param_assignments(ctx: VerilogParser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_param_assignments(ctx: VerilogParser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_port_identifiers(ctx: VerilogParser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_port_identifiers(ctx: VerilogParser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_real_identifiers(ctx: VerilogParser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_real_identifiers(ctx: VerilogParser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_specparam_assignments(ctx: VerilogParser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_specparam_assignments(ctx: VerilogParser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_variable_identifiers(ctx: VerilogParser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_variable_identifiers(ctx: VerilogParser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_variable_port_identifiers(ctx: VerilogParser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_variable_port_identifiers(ctx: VerilogParser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVar_port_id(ctx: VerilogParser.Var_port_idContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVar_port_id(ctx: VerilogParser.Var_port_idContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDefparam_assignment(ctx: VerilogParser.Defparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDefparam_assignment(ctx: VerilogParser.Defparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_decl_assignment(ctx: VerilogParser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_decl_assignment(ctx: VerilogParser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParam_assignment(ctx: VerilogParser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParam_assignment(ctx: VerilogParser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecparam_assignment(ctx: VerilogParser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecparam_assignment(ctx: VerilogParser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPulse_control_specparam(ctx: VerilogParser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPulse_control_specparam(ctx: VerilogParser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterError_limit_value(ctx: VerilogParser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitError_limit_value(ctx: VerilogParser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReject_limit_value(ctx: VerilogParser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReject_limit_value(ctx: VerilogParser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLimit_value(ctx: VerilogParser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLimit_value(ctx: VerilogParser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDimension(ctx: VerilogParser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDimension(ctx: VerilogParser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRange_(ctx: VerilogParser.Range_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRange_(ctx: VerilogParser.Range_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_declaration(ctx: VerilogParser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_declaration(ctx: VerilogParser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_item_declaration(ctx: VerilogParser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_item_declaration(ctx: VerilogParser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_port_list(ctx: VerilogParser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_port_list(ctx: VerilogParser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunc_port_item(ctx: VerilogParser.Func_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunc_port_item(ctx: VerilogParser.Func_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_range_or_type(ctx: VerilogParser.Function_range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_range_or_type(ctx: VerilogParser.Function_range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_declaration(ctx: VerilogParser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_declaration(ctx: VerilogParser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_item_declaration(ctx: VerilogParser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_item_declaration(ctx: VerilogParser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_port_list(ctx: VerilogParser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_port_list(ctx: VerilogParser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_port_item(ctx: VerilogParser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_port_item(ctx: VerilogParser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTf_input_declaration(ctx: VerilogParser.Tf_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTf_input_declaration(ctx: VerilogParser.Tf_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTf_output_declaration(ctx: VerilogParser.Tf_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTf_output_declaration(ctx: VerilogParser.Tf_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTf_inout_declaration(ctx: VerilogParser.Tf_inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTf_inout_declaration(ctx: VerilogParser.Tf_inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_port_type(ctx: VerilogParser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_port_type(ctx: VerilogParser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_item_declaration(ctx: VerilogParser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_item_declaration(ctx: VerilogParser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_block_variable_identifiers(ctx: VerilogParser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_block_variable_identifiers(ctx: VerilogParser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_block_real_identifiers(ctx: VerilogParser.List_of_block_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_block_real_identifiers(ctx: VerilogParser.List_of_block_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_variable_type(ctx: VerilogParser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_variable_type(ctx: VerilogParser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_real_type(ctx: VerilogParser.Block_real_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_real_type(ctx: VerilogParser.Block_real_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGate_instantiation(ctx: VerilogParser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGate_instantiation(ctx: VerilogParser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCmos_switch_instance(ctx: VerilogParser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCmos_switch_instance(ctx: VerilogParser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnable_gate_instance(ctx: VerilogParser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnable_gate_instance(ctx: VerilogParser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMos_switch_instance(ctx: VerilogParser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMos_switch_instance(ctx: VerilogParser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_input_gate_instance(ctx: VerilogParser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_input_gate_instance(ctx: VerilogParser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_output_gate_instance(ctx: VerilogParser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_output_gate_instance(ctx: VerilogParser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_switch_instance(ctx: VerilogParser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_switch_instance(ctx: VerilogParser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_enable_switch_instance(ctx: VerilogParser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_enable_switch_instance(ctx: VerilogParser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPull_gate_instance(ctx: VerilogParser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPull_gate_instance(ctx: VerilogParser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterName_of_gate_instance(ctx: VerilogParser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitName_of_gate_instance(ctx: VerilogParser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPulldown_strength(ctx: VerilogParser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPulldown_strength(ctx: VerilogParser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPullup_strength(ctx: VerilogParser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPullup_strength(ctx: VerilogParser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnable_terminal(ctx: VerilogParser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnable_terminal(ctx: VerilogParser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInout_terminal(ctx: VerilogParser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInout_terminal(ctx: VerilogParser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_terminal(ctx: VerilogParser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_terminal(ctx: VerilogParser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNcontrol_terminal(ctx: VerilogParser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNcontrol_terminal(ctx: VerilogParser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_terminal(ctx: VerilogParser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_terminal(ctx: VerilogParser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPcontrol_terminal(ctx: VerilogParser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPcontrol_terminal(ctx: VerilogParser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCmos_switchtype(ctx: VerilogParser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCmos_switchtype(ctx: VerilogParser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnable_gatetype(ctx: VerilogParser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnable_gatetype(ctx: VerilogParser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMos_switchtype(ctx: VerilogParser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMos_switchtype(ctx: VerilogParser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_input_gatetype(ctx: VerilogParser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_input_gatetype(ctx: VerilogParser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_output_gatetype(ctx: VerilogParser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_output_gatetype(ctx: VerilogParser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_en_switchtype(ctx: VerilogParser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_en_switchtype(ctx: VerilogParser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_switchtype(ctx: VerilogParser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_switchtype(ctx: VerilogParser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_instantiation(ctx: VerilogParser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_instantiation(ctx: VerilogParser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_value_assignment(ctx: VerilogParser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_value_assignment(ctx: VerilogParser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_parameter_assignments(ctx: VerilogParser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_parameter_assignments(ctx: VerilogParser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOrdered_parameter_assignment(ctx: VerilogParser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOrdered_parameter_assignment(ctx: VerilogParser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNamed_parameter_assignment(ctx: VerilogParser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNamed_parameter_assignment(ctx: VerilogParser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_instance(ctx: VerilogParser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_instance(ctx: VerilogParser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterName_of_module_instance(ctx: VerilogParser.Name_of_module_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitName_of_module_instance(ctx: VerilogParser.Name_of_module_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_port_connections(ctx: VerilogParser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_port_connections(ctx: VerilogParser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOrdered_port_connection(ctx: VerilogParser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOrdered_port_connection(ctx: VerilogParser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNamed_port_connection(ctx: VerilogParser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNamed_port_connection(ctx: VerilogParser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_region(ctx: VerilogParser.Generate_regionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_region(ctx: VerilogParser.Generate_regionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_declaration(ctx: VerilogParser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_declaration(ctx: VerilogParser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_genvar_identifiers(ctx: VerilogParser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_genvar_identifiers(ctx: VerilogParser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLoop_generate_construct(ctx: VerilogParser.Loop_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLoop_generate_construct(ctx: VerilogParser.Loop_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_initialization(ctx: VerilogParser.Genvar_initializationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_initialization(ctx: VerilogParser.Genvar_initializationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_expression(ctx: VerilogParser.Genvar_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_expression(ctx: VerilogParser.Genvar_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_iteration(ctx: VerilogParser.Genvar_iterationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_iteration(ctx: VerilogParser.Genvar_iterationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConditional_generate_construct(ctx: VerilogParser.Conditional_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConditional_generate_construct(ctx: VerilogParser.Conditional_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterIf_generate_construct(ctx: VerilogParser.If_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitIf_generate_construct(ctx: VerilogParser.If_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCase_generate_construct(ctx: VerilogParser.Case_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCase_generate_construct(ctx: VerilogParser.Case_generate_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCase_generate_item(ctx: VerilogParser.Case_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCase_generate_item(ctx: VerilogParser.Case_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_block(ctx: VerilogParser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_block(ctx: VerilogParser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_block_name(ctx: VerilogParser.Generate_block_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_block_name(ctx: VerilogParser.Generate_block_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_block_or_null(ctx: VerilogParser.Generate_block_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_block_or_null(ctx: VerilogParser.Generate_block_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_declaration(ctx: VerilogParser.Udp_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_declaration(ctx: VerilogParser.Udp_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_port_list(ctx: VerilogParser.Udp_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_port_list(ctx: VerilogParser.Udp_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_declaration_port_list(ctx: VerilogParser.Udp_declaration_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_declaration_port_list(ctx: VerilogParser.Udp_declaration_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_port_declaration(ctx: VerilogParser.Udp_port_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_port_declaration(ctx: VerilogParser.Udp_port_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_output_declaration(ctx: VerilogParser.Udp_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_output_declaration(ctx: VerilogParser.Udp_output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_input_declaration(ctx: VerilogParser.Udp_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_input_declaration(ctx: VerilogParser.Udp_input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_reg_declaration(ctx: VerilogParser.Udp_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_reg_declaration(ctx: VerilogParser.Udp_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_body(ctx: VerilogParser.Udp_bodyContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_body(ctx: VerilogParser.Udp_bodyContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCombinational_body(ctx: VerilogParser.Combinational_bodyContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCombinational_body(ctx: VerilogParser.Combinational_bodyContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCombinational_entry(ctx: VerilogParser.Combinational_entryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCombinational_entry(ctx: VerilogParser.Combinational_entryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSequential_body(ctx: VerilogParser.Sequential_bodyContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSequential_body(ctx: VerilogParser.Sequential_bodyContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_initial_statement(ctx: VerilogParser.Udp_initial_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_initial_statement(ctx: VerilogParser.Udp_initial_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInit_val(ctx: VerilogParser.Init_valContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInit_val(ctx: VerilogParser.Init_valContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSequential_entry(ctx: VerilogParser.Sequential_entryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSequential_entry(ctx: VerilogParser.Sequential_entryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSeq_input_list(ctx: VerilogParser.Seq_input_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSeq_input_list(ctx: VerilogParser.Seq_input_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLevel_input_list(ctx: VerilogParser.Level_input_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLevel_input_list(ctx: VerilogParser.Level_input_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_input_list(ctx: VerilogParser.Edge_input_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_input_list(ctx: VerilogParser.Edge_input_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_indicator(ctx: VerilogParser.Edge_indicatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_indicator(ctx: VerilogParser.Edge_indicatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCurrent_state(ctx: VerilogParser.Current_stateContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCurrent_state(ctx: VerilogParser.Current_stateContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNext_state(ctx: VerilogParser.Next_stateContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNext_state(ctx: VerilogParser.Next_stateContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_symbol(ctx: VerilogParser.Output_symbolContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_symbol(ctx: VerilogParser.Output_symbolContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLevel_symbol(ctx: VerilogParser.Level_symbolContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLevel_symbol(ctx: VerilogParser.Level_symbolContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_symbol(ctx: VerilogParser.Edge_symbolContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_symbol(ctx: VerilogParser.Edge_symbolContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_instantiation(ctx: VerilogParser.Udp_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_instantiation(ctx: VerilogParser.Udp_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_instance(ctx: VerilogParser.Udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_instance(ctx: VerilogParser.Udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterName_of_udp_instance(ctx: VerilogParser.Name_of_udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitName_of_udp_instance(ctx: VerilogParser.Name_of_udp_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterContinuous_assign(ctx: VerilogParser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitContinuous_assign(ctx: VerilogParser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_net_assignments(ctx: VerilogParser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_net_assignments(ctx: VerilogParser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_assignment(ctx: VerilogParser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_assignment(ctx: VerilogParser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInitial_construct(ctx: VerilogParser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInitial_construct(ctx: VerilogParser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAlways_construct(ctx: VerilogParser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAlways_construct(ctx: VerilogParser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlocking_assignment(ctx: VerilogParser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlocking_assignment(ctx: VerilogParser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNonblocking_assignment(ctx: VerilogParser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNonblocking_assignment(ctx: VerilogParser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterProcedural_continuous_assignments(ctx: VerilogParser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitProcedural_continuous_assignments(ctx: VerilogParser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_assignment(ctx: VerilogParser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_assignment(ctx: VerilogParser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPar_block(ctx: VerilogParser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPar_block(ctx: VerilogParser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_name(ctx: VerilogParser.Block_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_name(ctx: VerilogParser.Block_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSeq_block(ctx: VerilogParser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSeq_block(ctx: VerilogParser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStatement(ctx: VerilogParser.StatementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStatement(ctx: VerilogParser.StatementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStatement_or_null(ctx: VerilogParser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStatement_or_null(ctx: VerilogParser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_statement(ctx: VerilogParser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_statement(ctx: VerilogParser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay_control(ctx: VerilogParser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay_control(ctx: VerilogParser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay_or_event_control(ctx: VerilogParser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay_or_event_control(ctx: VerilogParser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDisable_statement(ctx: VerilogParser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDisable_statement(ctx: VerilogParser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_control(ctx: VerilogParser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_control(ctx: VerilogParser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_trigger(ctx: VerilogParser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_trigger(ctx: VerilogParser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_expression(ctx: VerilogParser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_expression(ctx: VerilogParser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterProcedural_timing_control(ctx: VerilogParser.Procedural_timing_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitProcedural_timing_control(ctx: VerilogParser.Procedural_timing_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterProcedural_timing_control_statement(ctx: VerilogParser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitProcedural_timing_control_statement(ctx: VerilogParser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterWait_statement(ctx: VerilogParser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitWait_statement(ctx: VerilogParser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConditional_statement(ctx: VerilogParser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConditional_statement(ctx: VerilogParser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCase_statement(ctx: VerilogParser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCase_statement(ctx: VerilogParser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCase_item(ctx: VerilogParser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCase_item(ctx: VerilogParser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLoop_statement(ctx: VerilogParser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLoop_statement(ctx: VerilogParser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_task_enable(ctx: VerilogParser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_task_enable(ctx: VerilogParser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSys_task_en_port_list(ctx: VerilogParser.Sys_task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSys_task_en_port_list(ctx: VerilogParser.Sys_task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSys_task_en_port_item(ctx: VerilogParser.Sys_task_en_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSys_task_en_port_item(ctx: VerilogParser.Sys_task_en_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_enable(ctx: VerilogParser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_enable(ctx: VerilogParser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_en_port_list(ctx: VerilogParser.Task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_en_port_list(ctx: VerilogParser.Task_en_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_block(ctx: VerilogParser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_block(ctx: VerilogParser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_item(ctx: VerilogParser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_item(ctx: VerilogParser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPulsestyle_declaration(ctx: VerilogParser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPulsestyle_declaration(ctx: VerilogParser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterShowcancelled_declaration(ctx: VerilogParser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitShowcancelled_declaration(ctx: VerilogParser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPath_declaration(ctx: VerilogParser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPath_declaration(ctx: VerilogParser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSimple_path_declaration(ctx: VerilogParser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSimple_path_declaration(ctx: VerilogParser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParallel_path_description(ctx: VerilogParser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParallel_path_description(ctx: VerilogParser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFull_path_description(ctx: VerilogParser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFull_path_description(ctx: VerilogParser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_path_inputs(ctx: VerilogParser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_path_inputs(ctx: VerilogParser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_path_outputs(ctx: VerilogParser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_path_outputs(ctx: VerilogParser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_input_terminal_descriptor(ctx: VerilogParser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_input_terminal_descriptor(ctx: VerilogParser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_output_terminal_descriptor(ctx: VerilogParser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_output_terminal_descriptor(ctx: VerilogParser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_identifier(ctx: VerilogParser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_identifier(ctx: VerilogParser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_identifier(ctx: VerilogParser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_identifier(ctx: VerilogParser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPath_delay_value(ctx: VerilogParser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPath_delay_value(ctx: VerilogParser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_path_delay_expressions(ctx: VerilogParser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_path_delay_expressions(ctx: VerilogParser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT_path_delay_expression(ctx: VerilogParser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT_path_delay_expression(ctx: VerilogParser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTrise_path_delay_expression(ctx: VerilogParser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTrise_path_delay_expression(ctx: VerilogParser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTfall_path_delay_expression(ctx: VerilogParser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTfall_path_delay_expression(ctx: VerilogParser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTz_path_delay_expression(ctx: VerilogParser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTz_path_delay_expression(ctx: VerilogParser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT01_path_delay_expression(ctx: VerilogParser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT01_path_delay_expression(ctx: VerilogParser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT10_path_delay_expression(ctx: VerilogParser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT10_path_delay_expression(ctx: VerilogParser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT0z_path_delay_expression(ctx: VerilogParser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT0z_path_delay_expression(ctx: VerilogParser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTz1_path_delay_expression(ctx: VerilogParser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTz1_path_delay_expression(ctx: VerilogParser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT1z_path_delay_expression(ctx: VerilogParser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT1z_path_delay_expression(ctx: VerilogParser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTz0_path_delay_expression(ctx: VerilogParser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTz0_path_delay_expression(ctx: VerilogParser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT0x_path_delay_expression(ctx: VerilogParser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT0x_path_delay_expression(ctx: VerilogParser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTx1_path_delay_expression(ctx: VerilogParser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTx1_path_delay_expression(ctx: VerilogParser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT1x_path_delay_expression(ctx: VerilogParser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT1x_path_delay_expression(ctx: VerilogParser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTx0_path_delay_expression(ctx: VerilogParser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTx0_path_delay_expression(ctx: VerilogParser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTxz_path_delay_expression(ctx: VerilogParser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTxz_path_delay_expression(ctx: VerilogParser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTzx_path_delay_expression(ctx: VerilogParser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTzx_path_delay_expression(ctx: VerilogParser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPath_delay_expression(ctx: VerilogParser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPath_delay_expression(ctx: VerilogParser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_sensitive_path_declaration(ctx: VerilogParser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_sensitive_path_declaration(ctx: VerilogParser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParallel_edge_sensitive_path_description(ctx: VerilogParser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParallel_edge_sensitive_path_description(ctx: VerilogParser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFull_edge_sensitive_path_description(ctx: VerilogParser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFull_edge_sensitive_path_description(ctx: VerilogParser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterData_source_expression(ctx: VerilogParser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitData_source_expression(ctx: VerilogParser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_identifier(ctx: VerilogParser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_identifier(ctx: VerilogParser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterState_dependent_path_declaration(ctx: VerilogParser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitState_dependent_path_declaration(ctx: VerilogParser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPolarity_operator(ctx: VerilogParser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPolarity_operator(ctx: VerilogParser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_timing_check(ctx: VerilogParser.System_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_timing_check(ctx: VerilogParser.System_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSetup_timing_check(ctx: VerilogParser.Setup_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSetup_timing_check(ctx: VerilogParser.Setup_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNotifier_opt(ctx: VerilogParser.Notifier_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNotifier_opt(ctx: VerilogParser.Notifier_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHold_timing_check(ctx: VerilogParser.Hold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHold_timing_check(ctx: VerilogParser.Hold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSetuphold_timing_check(ctx: VerilogParser.Setuphold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSetuphold_timing_check(ctx: VerilogParser.Setuphold_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTiming_check_opt(ctx: VerilogParser.Timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTiming_check_opt(ctx: VerilogParser.Timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStamptime_cond_opt(ctx: VerilogParser.Stamptime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStamptime_cond_opt(ctx: VerilogParser.Stamptime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterChecktime_cond_opt(ctx: VerilogParser.Checktime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitChecktime_cond_opt(ctx: VerilogParser.Checktime_cond_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelayed_ref_opt(ctx: VerilogParser.Delayed_ref_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelayed_ref_opt(ctx: VerilogParser.Delayed_ref_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelayed_data_opt(ctx: VerilogParser.Delayed_data_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelayed_data_opt(ctx: VerilogParser.Delayed_data_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRecovery_timing_check(ctx: VerilogParser.Recovery_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRecovery_timing_check(ctx: VerilogParser.Recovery_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRemoval_timing_check(ctx: VerilogParser.Removal_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRemoval_timing_check(ctx: VerilogParser.Removal_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRecrem_timing_check(ctx: VerilogParser.Recrem_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRecrem_timing_check(ctx: VerilogParser.Recrem_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSkew_timing_check(ctx: VerilogParser.Skew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSkew_timing_check(ctx: VerilogParser.Skew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTimeskew_timing_check(ctx: VerilogParser.Timeskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTimeskew_timing_check(ctx: VerilogParser.Timeskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSkew_timing_check_opt(ctx: VerilogParser.Skew_timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSkew_timing_check_opt(ctx: VerilogParser.Skew_timing_check_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_based_flag_opt(ctx: VerilogParser.Event_based_flag_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_based_flag_opt(ctx: VerilogParser.Event_based_flag_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRemain_active_flag_opt(ctx: VerilogParser.Remain_active_flag_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRemain_active_flag_opt(ctx: VerilogParser.Remain_active_flag_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFullskew_timing_check(ctx: VerilogParser.Fullskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFullskew_timing_check(ctx: VerilogParser.Fullskew_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPeriod_timing_check(ctx: VerilogParser.Period_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPeriod_timing_check(ctx: VerilogParser.Period_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterWidth_timing_check(ctx: VerilogParser.Width_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitWidth_timing_check(ctx: VerilogParser.Width_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterThreshold_opt(ctx: VerilogParser.Threshold_optContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitThreshold_opt(ctx: VerilogParser.Threshold_optContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNochange_timing_check(ctx: VerilogParser.Nochange_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNochange_timing_check(ctx: VerilogParser.Nochange_timing_checkContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterChecktime_condition(ctx: VerilogParser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitChecktime_condition(ctx: VerilogParser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterControlled_reference_event(ctx: VerilogParser.Controlled_reference_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitControlled_reference_event(ctx: VerilogParser.Controlled_reference_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterData_event(ctx: VerilogParser.Data_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitData_event(ctx: VerilogParser.Data_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelayed_data(ctx: VerilogParser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelayed_data(ctx: VerilogParser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelayed_reference(ctx: VerilogParser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelayed_reference(ctx: VerilogParser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnd_edge_offset(ctx: VerilogParser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnd_edge_offset(ctx: VerilogParser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_based_flag(ctx: VerilogParser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_based_flag(ctx: VerilogParser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNotifier(ctx: VerilogParser.NotifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNotifier(ctx: VerilogParser.NotifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReference_event(ctx: VerilogParser.Reference_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReference_event(ctx: VerilogParser.Reference_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRemain_active_flag(ctx: VerilogParser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRemain_active_flag(ctx: VerilogParser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStamptime_condition(ctx: VerilogParser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStamptime_condition(ctx: VerilogParser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStart_edge_offset(ctx: VerilogParser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStart_edge_offset(ctx: VerilogParser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterThreshold(ctx: VerilogParser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitThreshold(ctx: VerilogParser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTiming_check_limit(ctx: VerilogParser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTiming_check_limit(ctx: VerilogParser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTiming_check_event(ctx: VerilogParser.Timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTiming_check_event(ctx: VerilogParser.Timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterControlled_timing_check_event(ctx: VerilogParser.Controlled_timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitControlled_timing_check_event(ctx: VerilogParser.Controlled_timing_check_eventContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTiming_check_event_control(ctx: VerilogParser.Timing_check_event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTiming_check_event_control(ctx: VerilogParser.Timing_check_event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_terminal_descriptor(ctx: VerilogParser.Specify_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_terminal_descriptor(ctx: VerilogParser.Specify_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_control_specifier(ctx: VerilogParser.Edge_control_specifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_control_specifier(ctx: VerilogParser.Edge_control_specifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_descriptor(ctx: VerilogParser.Edge_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_descriptor(ctx: VerilogParser.Edge_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTiming_check_condition(ctx: VerilogParser.Timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTiming_check_condition(ctx: VerilogParser.Timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterScalar_timing_check_condition(ctx: VerilogParser.Scalar_timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitScalar_timing_check_condition(ctx: VerilogParser.Scalar_timing_check_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterScalar_constant(ctx: VerilogParser.Scalar_constantContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitScalar_constant(ctx: VerilogParser.Scalar_constantContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConcatenation(ctx: VerilogParser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConcatenation(ctx: VerilogParser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_concatenation(ctx: VerilogParser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_concatenation(ctx: VerilogParser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_multiple_concatenation(ctx: VerilogParser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_multiple_concatenation(ctx: VerilogParser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_concatenation(ctx: VerilogParser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_concatenation(ctx: VerilogParser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_multiple_concatenation(ctx: VerilogParser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_multiple_concatenation(ctx: VerilogParser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMultiple_concatenation(ctx: VerilogParser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMultiple_concatenation(ctx: VerilogParser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_function_call(ctx: VerilogParser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_function_call(ctx: VerilogParser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_system_function_call(ctx: VerilogParser.Constant_system_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_system_function_call(ctx: VerilogParser.Constant_system_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_call(ctx: VerilogParser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_call(ctx: VerilogParser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_function_call(ctx: VerilogParser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_function_call(ctx: VerilogParser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSys_func_call_port_list(ctx: VerilogParser.Sys_func_call_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSys_func_call_port_list(ctx: VerilogParser.Sys_func_call_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBase_expression(ctx: VerilogParser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBase_expression(ctx: VerilogParser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_base_expression(ctx: VerilogParser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_base_expression(ctx: VerilogParser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_expression(ctx: VerilogParser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_expression(ctx: VerilogParser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_mintypmax_expression(ctx: VerilogParser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_mintypmax_expression(ctx: VerilogParser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_range_expression(ctx: VerilogParser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_range_expression(ctx: VerilogParser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDimension_constant_expression(ctx: VerilogParser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDimension_constant_expression(ctx: VerilogParser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterExpression(ctx: VerilogParser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitExpression(ctx: VerilogParser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLsb_constant_expression(ctx: VerilogParser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLsb_constant_expression(ctx: VerilogParser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMintypmax_expression(ctx: VerilogParser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMintypmax_expression(ctx: VerilogParser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_expression(ctx: VerilogParser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_expression(ctx: VerilogParser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_mintypmax_expression(ctx: VerilogParser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_mintypmax_expression(ctx: VerilogParser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMsb_constant_expression(ctx: VerilogParser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMsb_constant_expression(ctx: VerilogParser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRange_expression(ctx: VerilogParser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRange_expression(ctx: VerilogParser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterWidth_constant_expression(ctx: VerilogParser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitWidth_constant_expression(ctx: VerilogParser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_primary(ctx: VerilogParser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_primary(ctx: VerilogParser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_primary(ctx: VerilogParser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_primary(ctx: VerilogParser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPrimary(ctx: VerilogParser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPrimary(ctx: VerilogParser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSelect_(ctx: VerilogParser.Select_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSelect_(ctx: VerilogParser.Select_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBit_select(ctx: VerilogParser.Bit_selectContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBit_select(ctx: VerilogParser.Bit_selectContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_lvalue(ctx: VerilogParser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_lvalue(ctx: VerilogParser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConst_select(ctx: VerilogParser.Const_selectContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConst_select(ctx: VerilogParser.Const_selectContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConst_bit_select(ctx: VerilogParser.Const_bit_selectContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConst_bit_select(ctx: VerilogParser.Const_bit_selectContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_lvalue(ctx: VerilogParser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_lvalue(ctx: VerilogParser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUnary_operator(ctx: VerilogParser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUnary_operator(ctx: VerilogParser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUnary_module_path_operator(ctx: VerilogParser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUnary_module_path_operator(ctx: VerilogParser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNumber(ctx: VerilogParser.NumberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNumber(ctx: VerilogParser.NumberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReal_number(ctx: VerilogParser.Real_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReal_number(ctx: VerilogParser.Real_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDecimal_number(ctx: VerilogParser.Decimal_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDecimal_number(ctx: VerilogParser.Decimal_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBinary_number(ctx: VerilogParser.Binary_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBinary_number(ctx: VerilogParser.Binary_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOctal_number(ctx: VerilogParser.Octal_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOctal_number(ctx: VerilogParser.Octal_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHex_number(ctx: VerilogParser.Hex_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHex_number(ctx: VerilogParser.Hex_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSize(ctx: VerilogParser.SizeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSize(ctx: VerilogParser.SizeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFixed_point_number(ctx: VerilogParser.Fixed_point_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFixed_point_number(ctx: VerilogParser.Fixed_point_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterExponential_number(ctx: VerilogParser.Exponential_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitExponential_number(ctx: VerilogParser.Exponential_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUnsigned_number(ctx: VerilogParser.Unsigned_numberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUnsigned_number(ctx: VerilogParser.Unsigned_numberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDecimal_value(ctx: VerilogParser.Decimal_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDecimal_value(ctx: VerilogParser.Decimal_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBinary_value(ctx: VerilogParser.Binary_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBinary_value(ctx: VerilogParser.Binary_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOctal_value(ctx: VerilogParser.Octal_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOctal_value(ctx: VerilogParser.Octal_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHex_value(ctx: VerilogParser.Hex_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHex_value(ctx: VerilogParser.Hex_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDecimal_base(ctx: VerilogParser.Decimal_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDecimal_base(ctx: VerilogParser.Decimal_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBinary_base(ctx: VerilogParser.Binary_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBinary_base(ctx: VerilogParser.Binary_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOctal_base(ctx: VerilogParser.Octal_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOctal_base(ctx: VerilogParser.Octal_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHex_base(ctx: VerilogParser.Hex_baseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHex_base(ctx: VerilogParser.Hex_baseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterString_(ctx: VerilogParser.String_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitString_(ctx: VerilogParser.String_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAttribute_instance(ctx: VerilogParser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAttribute_instance(ctx: VerilogParser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAttr_spec(ctx: VerilogParser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAttr_spec(ctx: VerilogParser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAttr_name(ctx: VerilogParser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAttr_name(ctx: VerilogParser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_identifier(ctx: VerilogParser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_identifier(ctx: VerilogParser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCell_identifier(ctx: VerilogParser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCell_identifier(ctx: VerilogParser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConfig_identifier(ctx: VerilogParser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConfig_identifier(ctx: VerilogParser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEscaped_identifier(ctx: VerilogParser.Escaped_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEscaped_identifier(ctx: VerilogParser.Escaped_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_identifier(ctx: VerilogParser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_identifier(ctx: VerilogParser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_identifier(ctx: VerilogParser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_identifier(ctx: VerilogParser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGate_instance_identifier(ctx: VerilogParser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGate_instance_identifier(ctx: VerilogParser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_block_identifier(ctx: VerilogParser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_block_identifier(ctx: VerilogParser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_identifier(ctx: VerilogParser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_identifier(ctx: VerilogParser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_identifier(ctx: VerilogParser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_identifier(ctx: VerilogParser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHier_ref(ctx: VerilogParser.Hier_refContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHier_ref(ctx: VerilogParser.Hier_refContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterIdentifier(ctx: VerilogParser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitIdentifier(ctx: VerilogParser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_port_identifier(ctx: VerilogParser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_port_identifier(ctx: VerilogParser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInstance_identifier(ctx: VerilogParser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInstance_identifier(ctx: VerilogParser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLibrary_identifier(ctx: VerilogParser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLibrary_identifier(ctx: VerilogParser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_identifier(ctx: VerilogParser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_identifier(ctx: VerilogParser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_instance_identifier(ctx: VerilogParser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_instance_identifier(ctx: VerilogParser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_identifier(ctx: VerilogParser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_identifier(ctx: VerilogParser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_port_identifier(ctx: VerilogParser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_port_identifier(ctx: VerilogParser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_identifier(ctx: VerilogParser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_identifier(ctx: VerilogParser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_identifier(ctx: VerilogParser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_identifier(ctx: VerilogParser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReal_identifier(ctx: VerilogParser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReal_identifier(ctx: VerilogParser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSimple_identifier(ctx: VerilogParser.Simple_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSimple_identifier(ctx: VerilogParser.Simple_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecparam_identifier(ctx: VerilogParser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecparam_identifier(ctx: VerilogParser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_function_identifier(ctx: VerilogParser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_function_identifier(ctx: VerilogParser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_task_identifier(ctx: VerilogParser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_task_identifier(ctx: VerilogParser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_identifier(ctx: VerilogParser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_identifier(ctx: VerilogParser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTerminal_identifier(ctx: VerilogParser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTerminal_identifier(ctx: VerilogParser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTopmodule_identifier(ctx: VerilogParser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTopmodule_identifier(ctx: VerilogParser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_identifier(ctx: VerilogParser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_identifier(ctx: VerilogParser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_instance_identifier(ctx: VerilogParser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_instance_identifier(ctx: VerilogParser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_identifier(ctx: VerilogParser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_identifier(ctx: VerilogParser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun visitTerminal(node: TerminalNode) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun visitErrorNode(node: ErrorNode) {}
}