module fsm_module (
    input clk,
    input reset,
    input shared_signal,
    input start,
    output fsm1_out,
    output fsm2_out
);

    parameter WIDTH = 2;
    parameter X = 2'b00;
    parameter Y = 2'b01;
    parameter Z = 2'b10;
    parameter deadlock_state = 2'b11;
    
    reg [WIDTH-1:0] current_state1 = X;
    reg [WIDTH-1:0] current_state2 = X;
    
    reg [WIDTH-1:0] next_state1 = X;
    reg [WIDTH-1:0] next_state2 = X;
    
    reg fsm1_out_reg = 0;
    reg fsm2_out_reg = 0;
    
    reg shared_signal_reg = 0;
    wire shared_signal_r = shared_signal_reg;
    
    // FSM1 (CWE 364)
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state1 <= X;
        end else begin
            current_state1 <= next_state1;
        end
    end
    
    always @* begin
        next_state1 = current_state1;
        case (current_state1)
            X: begin
                if (start)
                    next_state1 = Y;
                else
                    next_state1 = deadlock_state;
            end
            Y: begin
                next_state1 = Z;
            end
            Z: begin
                next_state1 = X;
            end
            deadlock_state: begin
                next_state1 = deadlock_state;
            end
        endcase
    end
    
    // FSM2 (CWE 364)
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state2 <= X;
        end else begin
            current_state2 <= next_state2;
        end
    end
    
    always @* begin
        next_state2 = current_state2;
        case (current_state2)
            X: begin
                if (start)
                    next_state2 = Y;
                else
                    next_state2 = deadlock_state;
            end
            Y: begin
                next_state2 = Z;
            end
            Z: begin
                next_state2 = X;
            end
            deadlock_state: begin
                next_state2 = deadlock_state;
            end
        endcase
    end
    
    always @(posedge clk) begin
        shared_signal_reg <= shared_signal;
    end
    
    assign fsm1_out = fsm1_out_reg;
    assign fsm2_out = fsm2_out_reg;
    
    // Weakness: Signal handler race condition due to shared_signal_r
endmodule