{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1569242547551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1569242547552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 18:12:26 2019 " "Processing started: Mon Sep 23 18:12:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1569242547552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1569242547552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off E7_Priority_Encoder -c E7_Priority_Encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off E7_Priority_Encoder -c E7_Priority_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1569242547553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1569242547701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "E7_Priority_Encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file E7_Priority_Encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 E7_Priority_Encoder " "Found entity 1: E7_Priority_Encoder" {  } { { "E7_Priority_Encoder.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab7/E7_Priority_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569242547767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569242547767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V E7_Priority_Encoder.v(11) " "Verilog HDL Implicit Net warning at E7_Priority_Encoder.v(11): created implicit net for \"V\"" {  } { { "E7_Priority_Encoder.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab7/E7_Priority_Encoder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569242547768 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "V E7_Priority_Encoder.v(1) " "Verilog HDL Module Declaration error at E7_Priority_Encoder.v(1): port \"V\" is not declared as port" {  } { { "E7_Priority_Encoder.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab7/E7_Priority_Encoder.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1569242547768 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Z E7_Priority_Encoder.v(3) " "Verilog HDL Module Declaration error at E7_Priority_Encoder.v(3): top module port \"Z\" is not found in the port list" {  } { { "E7_Priority_Encoder.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab7/E7_Priority_Encoder.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1569242547768 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1569242547811 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 23 18:12:27 2019 " "Processing ended: Mon Sep 23 18:12:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1569242547811 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1569242547811 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1569242547811 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1569242547811 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1569242548397 ""}
