<module name="ABE_CM_CORE_AON" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_ABE_CLKSTCTRL" acronym="CM_ABE_CLKSTCTRL" offset="0x0" width="32" description="This register enables the ABE domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PAD_SLIMBUS1_CLK" width="1" begin="15" end="15" resetval="0" description="This field indicates the state of the SLIMBUS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_PAD_SLIMBUS1_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_PAD_SLIMBUS1_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PAD_CLKS" width="1" begin="14" end="14" resetval="0" description="This field indicates the state of the PAD_CLKS clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_PAD_CLKS_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_PAD_CLKS_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ABE_24M_GFCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the ABE_24M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_ABE_24M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_ABE_24M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ABE_32K_CLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the ABE_32K_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_ABE_32K_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_ABE_32K_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ABE_SYS_CLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the ABE_SYS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_ABE_SYS_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_ABE_SYS_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_FUNC_24M_GFCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the FUNC_24M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_FUNC_24M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_FUNC_24M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ABE_GICLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the ABE_GICLK interface clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_ABE_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_ABE_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DPLL_ABE_X2_CLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the DPLL_ABE_X2_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_DPLL_ABE_X2_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_DPLL_ABE_X2_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the ABE clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_ABE_L4_ABE_CLKCTRL" acronym="CM_ABE_L4_ABE_CLKCTRL" offset="0x20" width="32" description="This register manages the L4ABE clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_ABE_AESS_CLKCTRL" acronym="CM_ABE_AESS_CLKCTRL" offset="0x28" width="32" description="This register manages the AESS clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_AESS_FCLK" width="1" begin="24" end="24" resetval="0" description="Selects the ratio of AESS_FCLK to ABE_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="DIV1" token="CLKSEL_AESS_FCLK_0" description="AESS_FCLK is divide by 1 of ABE_CLK"/>
      <bitenum value="1" id="DIV2" token="CLKSEL_AESS_FCLK_1" description="AESS_FCLK is divide by 2 of ABE_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_MCPDM_CLKCTRL" acronym="CM_ABE_MCPDM_CLKCTRL" offset="0x30" width="32" description="This register manages the McPDM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_DMIC_CLKCTRL" acronym="CM_ABE_DMIC_CLKCTRL" offset="0x38" width="32" description="This register manages the DMIC clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_INTERNAL_SOURCE" width="2" begin="27" end="26" resetval="0x0" description="Selects the internal clock to be used as the functional clock in case CLKSEL_SOURCE selects the internal clock source as the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M" token="CLKSEL_INTERNAL_SOURCE_0" description="24MHz clock derived from DPLL_ABE is selected"/>
      <bitenum value="1" id="SEL_ABE_SYSCLK" token="CLKSEL_INTERNAL_SOURCE_1" description="ABE_SYS_CLK is selected"/>
      <bitenum value="2" id="SEL_PER_24M" token="CLKSEL_INTERNAL_SOURCE_2" description="24MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_INTERNAL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="2" begin="25" end="24" resetval="0x0" description="Selects the source of the functional clock between, internal source, CLKS pad and Audio SLIMBUS_CLK pad. The switching between the clocks is not guaranteed to be glitchless." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_INTERNAL" token="CLKSEL_SOURCE_0" description="Functional clock is sourced from an internal clock"/>
      <bitenum value="1" id="SEL_CLKS" token="CLKSEL_SOURCE_1" description="Functional clock is sourced from CLKS pad"/>
      <bitenum value="2" id="SEL_SLIMBUS_CLK" token="CLKSEL_SOURCE_2" description="Functional clock is sourced from Audio SLIMBUS pad"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_MCASP_CLKCTRL" acronym="CM_ABE_MCASP_CLKCTRL" offset="0x40" width="32" description="This register manages the MCASP clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_INTERNAL_SOURCE" width="2" begin="27" end="26" resetval="0x0" description="Selects the internal clock to be used as the functional clock in case CLKSEL_SOURCE selects the internal clock source as the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M" token="CLKSEL_INTERNAL_SOURCE_0" description="24MHz clock derived from DPLL_ABE is selected"/>
      <bitenum value="1" id="SEL_ABE_SYSCLK" token="CLKSEL_INTERNAL_SOURCE_1" description="ABE_SYS_CLK is selected"/>
      <bitenum value="2" id="SEL_PER_24M" token="CLKSEL_INTERNAL_SOURCE_2" description="24MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_INTERNAL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="2" begin="25" end="24" resetval="0x0" description="Selects the source of the functional clock between, internal source, CLKS pad and Audio SLIMBUS_CLK pad. The switching between the clocks is not guaranteed to be glitchless." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_INTERNAL" token="CLKSEL_SOURCE_0" description="Functional clock is sourced from an internal clock"/>
      <bitenum value="1" id="SEL_CLKS" token="CLKSEL_SOURCE_1" description="Functional clock is sourced from CLKS pad"/>
      <bitenum value="2" id="SEL_SLIMBUS_CLK" token="CLKSEL_SOURCE_2" description="Functional clock is sourced from Audio SIMBUS pad"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_MCBSP1_CLKCTRL" acronym="CM_ABE_MCBSP1_CLKCTRL" offset="0x48" width="32" description="This register manages the MCBSP1 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_INTERNAL_SOURCE" width="2" begin="27" end="26" resetval="0x0" description="Selects the internal clock to be used as the functional clock in case CLKSEL_SOURCE selects the internal clock source as the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M" token="CLKSEL_INTERNAL_SOURCE_0" description="24MHz clock derived from DPLL_ABE is selected"/>
      <bitenum value="1" id="SEL_ABE_SYSCLK" token="CLKSEL_INTERNAL_SOURCE_1" description="ABE_SYS_CLK is selected"/>
      <bitenum value="2" id="SEL_PER_24M" token="CLKSEL_INTERNAL_SOURCE_2" description="24MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_INTERNAL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="2" begin="25" end="24" resetval="0x0" description="Selects the source of the functional clock between, internal source, CLKS pad and Audio SLIMBUS_CLK pad. The switching between the clocks is not guaranteed to be glitchless." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_INTERNAL" token="CLKSEL_SOURCE_0" description="Functional clock is sourced from an internal clock"/>
      <bitenum value="1" id="SEL_CLKS" token="CLKSEL_SOURCE_1" description="Functional clock is sourced from CLKS pad"/>
      <bitenum value="2" id="SEL_SLIMBUS_CLK" token="CLKSEL_SOURCE_2" description="Functional clock is sourced from Audio SIMBUS pad"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_MCBSP2_CLKCTRL" acronym="CM_ABE_MCBSP2_CLKCTRL" offset="0x50" width="32" description="This register manages the MCBSP2 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_INTERNAL_SOURCE" width="2" begin="27" end="26" resetval="0x0" description="Selects the internal clock to be used as the functional clock in case CLKSEL_SOURCE selects the internal clock source as the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M" token="CLKSEL_INTERNAL_SOURCE_0" description="24MHz clock derived from DPLL_ABE is selected"/>
      <bitenum value="1" id="SEL_ABE_SYSCLK" token="CLKSEL_INTERNAL_SOURCE_1" description="ABE_SYS_CLK is selected"/>
      <bitenum value="2" id="SEL_PER_24M" token="CLKSEL_INTERNAL_SOURCE_2" description="24MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_INTERNAL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="2" begin="25" end="24" resetval="0x0" description="Selects the source of the functional clock between, internal source, CLKS pad and Audio SLIMBUS_CLK pad. The switching between the clocks is not guaranteed to be glitchless." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_INTERNAL" token="CLKSEL_SOURCE_0" description="Functional clock is sourced from an internal clock"/>
      <bitenum value="1" id="SEL_CLKS" token="CLKSEL_SOURCE_1" description="Functional clock is sourced from CLKS pad"/>
      <bitenum value="2" id="SEL_SLIMBUS_CLK" token="CLKSEL_SOURCE_2" description="Functional clock is sourced from Audio SIMBUS pad"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_MCBSP3_CLKCTRL" acronym="CM_ABE_MCBSP3_CLKCTRL" offset="0x58" width="32" description="This register manages the MCBSP3 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_INTERNAL_SOURCE" width="2" begin="27" end="26" resetval="0x0" description="Selects the internal clock to be used as the functional clock in case CLKSEL_SOURCE selects the internal clock source as the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M" token="CLKSEL_INTERNAL_SOURCE_0" description="24MHz clock derived from DPLL_ABE is selected"/>
      <bitenum value="1" id="SEL_ABE_SYSCLK" token="CLKSEL_INTERNAL_SOURCE_1" description="ABE_SYS_CLK is selected"/>
      <bitenum value="2" id="SEL_PER_24M" token="CLKSEL_INTERNAL_SOURCE_2" description="24MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_INTERNAL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="2" begin="25" end="24" resetval="0x0" description="Selects the source of the functional clock between, internal source, CLKS pad and Audio SLIMBUS_CLK pad. The switching between the clocks is not guaranteed to be glitchless." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_INTERNAL" token="CLKSEL_SOURCE_0" description="Functional clock is sourced from an internal clock"/>
      <bitenum value="1" id="SEL_CLKS" token="CLKSEL_SOURCE_1" description="Functional clock is sourced from CLKS pad"/>
      <bitenum value="2" id="SEL_SLIMBUS_CLK" token="CLKSEL_SOURCE_2" description="Functional clock is sourced from Audio SLIMBUS pad"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_SOURCE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_TIMER5_CLKCTRL" acronym="CM_ABE_TIMER5_CLKCTRL" offset="0x68" width="32" description="This register manages the TIMER5 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Selects between ABE_SYS_CLK and ABE_32K_CLK as the timer functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_SYSCLK" token="CLKSEL_0" description="Selects ABE_SYS_CLK as the functional clock"/>
      <bitenum value="1" id="SEL_ABE_ALWON_32K_CLK" token="CLKSEL_1" description="Selects ABE_32K_CLK as the functional clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_TIMER6_CLKCTRL" acronym="CM_ABE_TIMER6_CLKCTRL" offset="0x70" width="32" description="This register manages the TIMER6 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Selects between ABE_SYS_CLK and ABE_32K_CLK as the timer functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_SYSCLK" token="CLKSEL_0" description="Selects ABE_SYS_CLK as the functional clock"/>
      <bitenum value="1" id="SEL_ABE_ALWON_32K_CLK" token="CLKSEL_1" description="Selects ABE_32K_CLK as the functional clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_TIMER7_CLKCTRL" acronym="CM_ABE_TIMER7_CLKCTRL" offset="0x78" width="32" description="This register manages the TIMER7 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Selects between ABE_SYS_CLK and ABE_32K_CLK as the timer functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_SYSCLK" token="CLKSEL_0" description="Selects ABE_SYS_CLK as the functional clock"/>
      <bitenum value="1" id="SEL_ABE_ALWON_32K_CLK" token="CLKSEL_1" description="Selects ABE_32K_CLK as the functional clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_TIMER8_CLKCTRL" acronym="CM_ABE_TIMER8_CLKCTRL" offset="0x80" width="32" description="This register manages the TIMER8 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Selects between ABE_SYS_CLK and ABE_32K_CLK as the timer functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_SYSCLK" token="CLKSEL_0" description="Selects ABE_SYS_CLK as the functional clock"/>
      <bitenum value="1" id="SEL_ABE_ALWON_32K_CLK" token="CLKSEL_1" description="Selects ABE_32K_CLK as the functional clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ABE_WD_TIMER3_CLKCTRL" acronym="CM_ABE_WD_TIMER3_CLKCTRL" offset="0x88" width="32" description="This register manages the WD_TIMER3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
