$date
	Mon Aug 15 22:26:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q2 $end
$var reg 8 ! b [7:0] $end
$upscope $end
$scope module q2 $end
$var reg 8 " c [7:0] $end
$upscope $end
$scope module q2 $end
$var reg 8 # d [7:0] $end
$upscope $end
$scope module q2 $end
$var reg 8 $ a [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#5
b1000 "
b111 #
b110 !
b101 $
#10
b100 #
b100 "
b100 !
b100 $
