[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefParamFromParam/slpp_all/surelog.log.

LIB:  work
FILE: ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<98> s<97> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
n<fifo> u<3> t<StringConst> p<29> s<28> l<1:8> el<1:12>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<2:15> el<2:15>
n<width1> u<5> t<StringConst> p<12> s<11> l<2:15> el<2:21>
n<9> u<6> t<IntConst> p<7> l<2:24> el<2:25>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:24> el<2:25>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:24> el<2:25>
n<> u<9> t<Constant_expression> p<10> c<8> l<2:24> el<2:25>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<2:24> el<2:25>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<2:24> el<2:25>
n<> u<12> t<Param_assignment> p<13> c<5> l<2:15> el<2:25>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<2:15> el<2:25>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<2:5> el<2:25>
n<> u<15> t<Parameter_port_declaration> p<28> c<14> s<27> l<2:5> el<2:25>
n<> u<16> t<Data_type_or_implicit> p<26> s<25> l<3:15> el<3:15>
n<width2> u<17> t<StringConst> p<24> s<23> l<3:15> el<3:21>
n<8> u<18> t<IntConst> p<19> l<3:24> el<3:25>
n<> u<19> t<Primary_literal> p<20> c<18> l<3:24> el<3:25>
n<> u<20> t<Constant_primary> p<21> c<19> l<3:24> el<3:25>
n<> u<21> t<Constant_expression> p<22> c<20> l<3:24> el<3:25>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<3:24> el<3:25>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<3:24> el<3:25>
n<> u<24> t<Param_assignment> p<25> c<17> l<3:15> el<3:25>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<3:15> el<3:25>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<3:5> el<3:25>
n<> u<27> t<Parameter_port_declaration> p<28> c<26> l<3:5> el<3:25>
n<> u<28> t<Parameter_port_list> p<29> c<15> l<1:13> el<4:2>
n<> u<29> t<Module_ansi_header> p<30> c<2> l<1:1> el<4:3>
n<> u<30> t<Module_declaration> p<31> c<29> l<1:1> el<5:10>
n<> u<31> t<Description> p<97> c<30> s<96> l<1:1> el<5:10>
n<> u<32> t<Module_keyword> p<59> s<33> l<6:1> el<6:7>
n<top> u<33> t<StringConst> p<59> s<58> l<6:8> el<6:11>
n<> u<34> t<Data_type_or_implicit> p<44> s<43> l<7:15> el<7:15>
n<width_a> u<35> t<StringConst> p<42> s<41> l<7:15> el<7:22>
n<10> u<36> t<IntConst> p<37> l<7:25> el<7:27>
n<> u<37> t<Primary_literal> p<38> c<36> l<7:25> el<7:27>
n<> u<38> t<Constant_primary> p<39> c<37> l<7:25> el<7:27>
n<> u<39> t<Constant_expression> p<40> c<38> l<7:25> el<7:27>
n<> u<40> t<Constant_mintypmax_expression> p<41> c<39> l<7:25> el<7:27>
n<> u<41> t<Constant_param_expression> p<42> c<40> l<7:25> el<7:27>
n<> u<42> t<Param_assignment> p<43> c<35> l<7:15> el<7:27>
n<> u<43> t<List_of_param_assignments> p<44> c<42> l<7:15> el<7:27>
n<> u<44> t<Parameter_declaration> p<45> c<34> l<7:5> el<7:27>
n<> u<45> t<Parameter_port_declaration> p<58> c<44> s<57> l<7:5> el<7:27>
n<> u<46> t<Data_type_or_implicit> p<56> s<55> l<8:15> el<8:15>
n<width_b> u<47> t<StringConst> p<54> s<53> l<8:15> el<8:22>
n<width_a> u<48> t<StringConst> p<49> l<8:25> el<8:32>
n<> u<49> t<Primary_literal> p<50> c<48> l<8:25> el<8:32>
n<> u<50> t<Constant_primary> p<51> c<49> l<8:25> el<8:32>
n<> u<51> t<Constant_expression> p<52> c<50> l<8:25> el<8:32>
n<> u<52> t<Constant_mintypmax_expression> p<53> c<51> l<8:25> el<8:32>
n<> u<53> t<Constant_param_expression> p<54> c<52> l<8:25> el<8:32>
n<> u<54> t<Param_assignment> p<55> c<47> l<8:15> el<8:32>
n<> u<55> t<List_of_param_assignments> p<56> c<54> l<8:15> el<8:32>
n<> u<56> t<Parameter_declaration> p<57> c<46> l<8:5> el<8:32>
n<> u<57> t<Parameter_port_declaration> p<58> c<56> l<8:5> el<8:32>
n<> u<58> t<Parameter_port_list> p<59> c<45> l<6:12> el<9:2>
n<> u<59> t<Module_ansi_header> p<95> c<32> s<68> l<6:1> el<9:3>
n<fifo> u<60> t<StringConst> p<66> s<65> l<10:5> el<10:9>
n<fifo_inst> u<61> t<StringConst> p<62> l<10:10> el<10:19>
n<> u<62> t<Name_of_instance> p<65> c<61> s<64> l<10:10> el<10:19>
n<> u<63> t<Ordered_port_connection> p<64> l<10:21> el<10:21>
n<> u<64> t<List_of_port_connections> p<65> c<63> l<10:21> el<10:21>
n<> u<65> t<Hierarchical_instance> p<66> c<62> l<10:10> el<10:22>
n<> u<66> t<Module_instantiation> p<67> c<60> l<10:5> el<10:23>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<10:5> el<10:23>
n<> u<68> t<Non_port_module_item> p<95> c<67> s<81> l<10:5> el<10:23>
n<fifo_inst> u<69> t<StringConst> p<71> s<70> l<11:14> el<11:23>
n<width1> u<70> t<StringConst> p<71> l<11:24> el<11:30>
n<> u<71> t<Hierarchical_identifier> p<77> c<69> s<76> l<11:14> el<11:30>
n<width_a> u<72> t<StringConst> p<73> l<11:33> el<11:40>
n<> u<73> t<Primary_literal> p<74> c<72> l<11:33> el<11:40>
n<> u<74> t<Constant_primary> p<75> c<73> l<11:33> el<11:40>
n<> u<75> t<Constant_expression> p<76> c<74> l<11:33> el<11:40>
n<> u<76> t<Constant_mintypmax_expression> p<77> c<75> l<11:33> el<11:40>
n<> u<77> t<Defparam_assignment> p<78> c<71> l<11:14> el<11:40>
n<> u<78> t<List_of_defparam_assignments> p<79> c<77> l<11:14> el<11:40>
n<> u<79> t<Parameter_override> p<80> c<78> l<11:5> el<11:41>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<11:5> el<11:41>
n<> u<81> t<Non_port_module_item> p<95> c<80> s<94> l<11:5> el<11:41>
n<fifo_inst> u<82> t<StringConst> p<84> s<83> l<12:14> el<12:23>
n<width2> u<83> t<StringConst> p<84> l<12:24> el<12:30>
n<> u<84> t<Hierarchical_identifier> p<90> c<82> s<89> l<12:14> el<12:30>
n<width_b> u<85> t<StringConst> p<86> l<12:33> el<12:40>
n<> u<86> t<Primary_literal> p<87> c<85> l<12:33> el<12:40>
n<> u<87> t<Constant_primary> p<88> c<86> l<12:33> el<12:40>
n<> u<88> t<Constant_expression> p<89> c<87> l<12:33> el<12:40>
n<> u<89> t<Constant_mintypmax_expression> p<90> c<88> l<12:33> el<12:40>
n<> u<90> t<Defparam_assignment> p<91> c<84> l<12:14> el<12:40>
n<> u<91> t<List_of_defparam_assignments> p<92> c<90> l<12:14> el<12:40>
n<> u<92> t<Parameter_override> p<93> c<91> l<12:5> el<12:41>
n<> u<93> t<Module_or_generate_item> p<94> c<92> l<12:5> el<12:41>
n<> u<94> t<Non_port_module_item> p<95> c<93> l<12:5> el<12:41>
n<> u<95> t<Module_declaration> p<96> c<59> l<6:1> el<13:10>
n<> u<96> t<Description> p<97> c<95> l<6:1> el<13:10>
n<> u<97> t<Source_text> p<98> c<31> l<1:1> el<13:10>
n<> u<98> t<Top_level_rule> c<1> l<1:1> el<14:1>
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:1:1: No timescale set for "fifo".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:1:1: Compile module "work@fifo".

[INF:CP0303] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:6:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:6:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              11
design                                                 1
int_typespec                                           6
module_inst                                            9
param_assign                                           8
parameter                                              8
ref_obj                                                1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              11
design                                                 1
int_typespec                                           6
module_inst                                            9
param_assign                                           8
parameter                                              8
ref_obj                                                1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefParamFromParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefParamFromParam/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefParamFromParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@fifo
  |vpiParameter:
  \_parameter: (work@fifo.width1), line:2:15, endln:2:21
    |vpiParent:
    \_module_inst: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |UINT:9
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:width1
    |vpiFullName:work@fifo.width1
  |vpiParameter:
  \_parameter: (work@fifo.width2), line:3:15, endln:3:21
    |vpiParent:
    \_module_inst: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |UINT:8
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:width2
    |vpiFullName:work@fifo.width2
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:25
    |vpiParent:
    \_module_inst: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:2:24, endln:2:25
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fifo.width1), line:2:15, endln:2:21
  |vpiParamAssign:
  \_param_assign: , line:3:15, endln:3:25
    |vpiParent:
    \_module_inst: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:3:24, endln:3:25
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fifo.width2), line:3:15, endln:3:21
  |vpiDefName:work@fifo
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.width_a), line:7:15, endln:7:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |UINT:10
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:width_a
    |vpiFullName:work@top.width_a
  |vpiParameter:
  \_parameter: (work@top.width_b), line:8:15, endln:8:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiName:width_b
    |vpiFullName:work@top.width_b
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:25, endln:7:27
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_a), line:7:15, endln:7:22
  |vpiParamAssign:
  \_param_assign: , line:8:15, endln:8:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_ref_obj: (width_a), line:8:25, endln:8:32
      |vpiName:width_a
    |vpiLhs:
    \_parameter: (work@top.width_b), line:8:15, endln:8:22
  |vpiDefName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.width_a), line:7:15, endln:7:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |UINT:10
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@top.width_a), line:7:15, endln:7:22
    |vpiName:width_a
    |vpiFullName:work@top.width_a
  |vpiParameter:
  \_parameter: (work@top.width_b), line:8:15, endln:8:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiName:width_b
    |vpiFullName:work@top.width_b
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:25, endln:7:27
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_a), line:7:15, endln:7:22
  |vpiParamAssign:
  \_param_assign: , line:8:15, endln:8:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_constant: , line:8:25, endln:8:32
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_b), line:8:15, endln:8:22
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@fifo (work@top.fifo_inst), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:10:5, endln:10:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiName:fifo_inst
    |vpiFullName:work@top.fifo_inst
    |vpiParameter:
    \_parameter: (work@top.fifo_inst.width1), line:2:15, endln:2:21
      |vpiParent:
      \_module_inst: work@fifo (work@top.fifo_inst), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:10:5, endln:10:23
      |UINT:9
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@top.fifo_inst.width1), line:2:15, endln:2:21
      |vpiName:width1
      |vpiFullName:work@top.fifo_inst.width1
    |vpiParameter:
    \_parameter: (work@top.fifo_inst.width2), line:3:15, endln:3:21
      |vpiParent:
      \_module_inst: work@fifo (work@top.fifo_inst), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:10:5, endln:10:23
      |UINT:8
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@top.fifo_inst.width2), line:3:15, endln:3:21
      |vpiName:width2
      |vpiFullName:work@top.fifo_inst.width2
    |vpiParamAssign:
    \_param_assign: , line:2:15, endln:2:25
      |vpiParent:
      \_module_inst: work@fifo (work@top.fifo_inst), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:10:5, endln:10:23
      |vpiRhs:
      \_constant: , line:2:24, endln:2:25
        |vpiDecompile:10
        |vpiSize:32
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.fifo_inst.width1), line:2:15, endln:2:21
    |vpiParamAssign:
    \_param_assign: , line:3:15, endln:3:25
      |vpiParent:
      \_module_inst: work@fifo (work@top.fifo_inst), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:10:5, endln:10:23
      |vpiRhs:
      \_constant: , line:3:24, endln:3:25
        |vpiDecompile:10
        |vpiSize:32
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.fifo_inst.width2), line:3:15, endln:3:21
    |vpiDefName:work@fifo
    |vpiDefFile:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv | ${SURELOG_DIR}/build/regression/DefParamFromParam/roundtrip/dut_000.sv | 9 | 13 |