#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  8 09:08:48 2022
# Process ID: 7352
# Current directory: E:/homework/computer_organization/prvivado/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log sccomp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sccomp.tcl
# Log file: E:/homework/computer_organization/prvivado/project_1/project_1.runs/synth_1/sccomp.vds
# Journal file: E:/homework/computer_organization/prvivado/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sccomp.tcl -notrace
Command: synth_design -top sccomp -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 472.223 ; gain = 98.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sccomp' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:23]
	Parameter LED_DATA_NUM bound to: 19 - type: integer 
INFO: [Synth 8-6085] Hierarchical reference on 'regfile' stops possible memory inference [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/RF.v:34]
WARNING: [Synth 8-567] referenced signal 'instr' should be on the sensitivity list [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:130]
WARNING: [Synth 8-567] referenced signal 'reg_data' should be on the sensitivity list [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:130]
WARNING: [Synth 8-567] referenced signal 'alu_disp_data' should be on the sensitivity list [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:130]
WARNING: [Synth 8-567] referenced signal 'dmem_data' should be on the sensitivity list [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:130]
WARNING: [Synth 8-567] referenced signal 'led_disp_data' should be on the sensitivity list [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:130]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_im' [E:/homework/computer_organization/prvivado/project_1/project_1.runs/synth_1/.Xil/Vivado-7352-LAPTOP-UHL51CUR/realtime/dist_mem_im_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_im' (1#1) [E:/homework/computer_organization/prvivado/project_1/project_1.runs/synth_1/.Xil/Vivado-7352-LAPTOP-UHL51CUR/realtime/dist_mem_im_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (6) of module 'dist_mem_im' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:151]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:156]
INFO: [Synth 8-6157] synthesizing module 'RF' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/RF.v:23]
WARNING: [Synth 8-5788] Register rs1_reg in module RF is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/RF.v:52]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/RF.v:23]
WARNING: [Synth 8-350] instance 'U_RF' of module 'RF' requires 10 connections, but only 8 given [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:156]
INFO: [Synth 8-6157] synthesizing module 'seg7x16' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/seg7x16.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/seg7x16.v:89]
INFO: [Synth 8-6155] done synthesizing module 'seg7x16' (3#1) [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/seg7x16.v:23]
WARNING: [Synth 8-689] width (64) of port connection 'i_data' does not match port width (32) of module 'seg7x16' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:170]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-567] referenced signal 'ALUOp' should be on the sensitivity list [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/ALU.v:25]
WARNING: [Synth 8-689] width (6) of port connection 'ALUOp' does not match port width (5) of module 'alu' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:180]
INFO: [Synth 8-6157] synthesizing module 'imm' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/imm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm' (5#1) [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/imm.v:23]
WARNING: [Synth 8-5788] Register rs1_reg in module sccomp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:99]
WARNING: [Synth 8-5788] Register rs2_reg in module sccomp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:99]
WARNING: [Synth 8-5788] Register rd_reg in module sccomp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:100]
WARNING: [Synth 8-5788] Register WD_reg in module sccomp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:101]
WARNING: [Synth 8-5788] Register RegWrite_reg in module sccomp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:102]
WARNING: [Synth 8-5788] Register reg_data_reg in module sccomp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:103]
WARNING: [Synth 8-5788] Register alu_disp_data_reg in module sccomp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:119]
WARNING: [Synth 8-3848] Net dmem_data in module/entity sccomp does not have driver. [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:80]
INFO: [Synth 8-6155] done synthesizing module 'sccomp' (6#1) [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:23]
WARNING: [Synth 8-3331] design seg7x16 has unconnected port disp_mode
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[15]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[14]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[13]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[12]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[11]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[10]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[9]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[8]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[7]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[6]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[5]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[4]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.660 ; gain = 153.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.660 ; gain = 153.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.660 ; gain = 153.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'U_IM'
Finished Parsing XDC File [e:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'U_IM'
Parsing XDC File [E:/homework/computer_organization/prvivado/icf.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [E:/homework/computer_organization/prvivado/icf.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[1]'. [E:/homework/computer_organization/prvivado/icf.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [E:/homework/computer_organization/prvivado/icf.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [E:/homework/computer_organization/prvivado/icf.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [E:/homework/computer_organization/prvivado/icf.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [E:/homework/computer_organization/prvivado/icf.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [E:/homework/computer_organization/prvivado/icf.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [E:/homework/computer_organization/prvivado/icf.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [E:/homework/computer_organization/prvivado/icf.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [E:/homework/computer_organization/prvivado/icf.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [E:/homework/computer_organization/prvivado/icf.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [E:/homework/computer_organization/prvivado/icf.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [E:/homework/computer_organization/prvivado/icf.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [E:/homework/computer_organization/prvivado/icf.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [E:/homework/computer_organization/prvivado/icf.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [E:/homework/computer_organization/prvivado/icf.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [E:/homework/computer_organization/prvivado/icf.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [E:/homework/computer_organization/prvivado/icf.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [E:/homework/computer_organization/prvivado/icf.xdc:64]
Finished Parsing XDC File [E:/homework/computer_organization/prvivado/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/homework/computer_organization/prvivado/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sccomp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/homework/computer_organization/prvivado/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sccomp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sccomp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.969 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.020 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 889.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 889.020 ; gain = 515.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 889.020 ; gain = 515.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_IM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 889.020 ; gain = 515.195
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-5546] ROM "C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'rs2_reg[4:0]' into 'rs1_reg[4:0]' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/sccomp.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [E:/homework/computer_organization/prvivado/project_1/project_1.srcs/sources_1/new/ALU.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 889.020 ; gain = 515.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 36    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 75    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sccomp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 71    
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module imm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U_alu/Zero_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[15]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[14]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[13]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[12]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[11]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[10]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[9]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[8]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[7]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[6]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[5]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[4]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design RF has unconnected port sw_i[0]
INFO: [Synth 8-3886] merging instance 'ALUOp_reg[5]' (FDR_1) to 'ALUOp_reg[4]'
INFO: [Synth 8-3886] merging instance 'ALUOp_reg[4]' (FDR_1) to 'ALUOp_reg[3]'
INFO: [Synth 8-3886] merging instance 'ALUOp_reg[3]' (FDR_1) to 'ALUOp_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUOp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rd_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_seg7x16/o_seg_r_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 889.020 ; gain = 515.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|sccomp      | led_disp_data_reg | 32x64         | Block RAM      | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/led_disp_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/led_disp_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 889.020 ; gain = 515.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance led_disp_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance led_disp_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dist_mem_im   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |dist_mem_im |     1|
|2     |BUFG        |     3|
|3     |CARRY4      |    35|
|4     |LUT1        |    24|
|5     |LUT2        |   463|
|6     |LUT3        |    97|
|7     |LUT4        |    15|
|8     |LUT5        |    66|
|9     |LUT6        |   402|
|10    |MUXF7       |   132|
|11    |RAMB18E1    |     1|
|12    |FDCE        |  1072|
|13    |FDPE        |    87|
|14    |FDRE        |    43|
|15    |FDSE        |    32|
|16    |LD          |    32|
|17    |IBUF        |    18|
|18    |OBUF        |    16|
+------+------------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |  2570|
|2     |  U_RF      |RF      |  1563|
|3     |  U_alu     |alu     |    86|
|4     |  u_seg7x16 |seg7x16 |   158|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 992.363 ; gain = 257.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 992.363 ; gain = 618.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 992.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 992.363 ; gain = 630.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.363 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/homework/computer_organization/prvivado/project_1/project_1.runs/synth_1/sccomp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sccomp_utilization_synth.rpt -pb sccomp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 09:09:19 2022...
