// Seed: 2343166701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4
    , id_6
);
  wire id_7;
  reg  id_8;
  module_0(
      id_7, id_6, id_6, id_6, id_7, id_7, id_6, id_7
  );
  assign id_6 = 1;
  always @(negedge 1) begin
    id_8 <= id_8;
  end
  wire id_9;
endmodule
