Riviera-PRO 2022.04.117.8517(Linux64) 2023-10-03 12:37:13

Elaboration top modules:
Verilog Module                testbench_day5


---------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------
testbench_day5          | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
day5                    | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
