TRACE::2020-10-23.21:20:19::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:19::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:19::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:24::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:24::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened new HwDB with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-23.21:20:25::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8"
		}]
}
TRACE::2020-10-23.21:20:25::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-23.21:20:25::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-10-23.21:20:25::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8"
		}]
}
TRACE::2020-10-23.21:20:25::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8"
		}]
}
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:25::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:25::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:25::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:25::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-23.21:20:25::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::mss does not exists at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::Creating sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::Adding the swdes entry, created swdb D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::updating the scw layer changes to swdes at   D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::Writing mss at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp
TRACE::2020-10-23.21:20:25::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-23.21:20:25::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:25::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:25::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-23.21:20:25::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:25::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:25::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-23.21:20:25::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:25::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:25::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-23.21:20:25::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on u_Micro_2_microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"u_Micro_2_microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:25::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:25::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:25::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-10-23.21:20:25::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:25::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp
TRACE::2020-10-23.21:20:25::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-23.21:20:28::SCWPlatform::Started generating the artifacts platform top_tp8
TRACE::2020-10-23.21:20:28::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-23.21:20:28::SCWPlatform::Started generating the artifacts for system configuration top_tp8
LOG::2020-10-23.21:20:28::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-23.21:20:28::SCWSystem::Not a boot domain 
LOG::2020-10-23.21:20:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-23.21:20:28::SCWDomain::Generating domain artifcats
TRACE::2020-10-23.21:20:28::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-23.21:20:28::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-10-23.21:20:28::SCWMssOS::Could not open the swdb for D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-23.21:20:28::SCWMssOS::Could not open the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-23.21:20:28::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-23.21:20:28::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:20:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:20:28::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp
TRACE::2020-10-23.21:20:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-23.21:20:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-23.21:20:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-23.21:20:28::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-23.21:20:28::SCWMssOS::Copying to export directory.
TRACE::2020-10-23.21:20:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-23.21:20:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-23.21:20:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-23.21:20:28::SCWSystem::Completed Processing the sysconfig top_tp8
LOG::2020-10-23.21:20:28::SCWPlatform::Completed generating the artifacts for system configuration top_tp8
TRACE::2020-10-23.21:20:28::SCWPlatform::Started preparing the platform 
TRACE::2020-10-23.21:20:28::SCWSystem::Writing the bif file for system config top_tp8
TRACE::2020-10-23.21:20:28::SCWSystem::dir created 
TRACE::2020-10-23.21:20:28::SCWSystem::Writing the bif 
TRACE::2020-10-23.21:20:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-23.21:20:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-23.21:20:28::SCWPlatform::Completed generating the platform
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on u_Micro_2_microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"u_Micro_2_microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2238e36e978e3702a708ae709021afc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-23.21:20:28::SCWPlatform::updated the xpfm file.
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on u_Micro_2_microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"u_Micro_2_microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2238e36e978e3702a708ae709021afc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on u_Micro_2_microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"u_Micro_2_microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2238e36e978e3702a708ae709021afc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-23.21:20:28::SCWPlatform::Started generating the artifacts platform top_tp8
TRACE::2020-10-23.21:20:28::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-23.21:20:28::SCWPlatform::Started generating the artifacts for system configuration top_tp8
LOG::2020-10-23.21:20:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-23.21:20:28::SCWDomain::Generating domain artifcats
TRACE::2020-10-23.21:20:28::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-23.21:20:28::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp
TRACE::2020-10-23.21:20:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-23.21:20:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-23.21:20:28::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-23.21:20:28::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-23.21:20:28::SCWMssOS::Copying to export directory.
TRACE::2020-10-23.21:20:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-23.21:20:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-23.21:20:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-23.21:20:28::SCWSystem::Completed Processing the sysconfig top_tp8
LOG::2020-10-23.21:20:28::SCWPlatform::Completed generating the artifacts for system configuration top_tp8
TRACE::2020-10-23.21:20:28::SCWPlatform::Started preparing the platform 
TRACE::2020-10-23.21:20:28::SCWSystem::Writing the bif file for system config top_tp8
TRACE::2020-10-23.21:20:28::SCWSystem::dir created 
TRACE::2020-10-23.21:20:28::SCWSystem::Writing the bif 
TRACE::2020-10-23.21:20:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-23.21:20:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-23.21:20:28::SCWPlatform::Completed generating the platform
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:20:28::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:20:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:20:28::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-23.21:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:20:28::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:20:28::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:20:28::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on u_Micro_2_microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"u_Micro_2_microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2238e36e978e3702a708ae709021afc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-23.21:20:28::SCWPlatform::updated the xpfm file.
TRACE::2020-10-23.21:23:33::SCWPlatform::Clearing the existing platform
TRACE::2020-10-23.21:23:33::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-23.21:23:33::SCWMssOS::Removing the swdes entry for  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWSystem::Clearing the domains completed.
TRACE::2020-10-23.21:23:33::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform location is D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:33::SCWPlatform::Removing the HwDB with name D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-23.21:23:33::SCWPlatform::Opened new HwDB with name top_tp8_2
TRACE::2020-10-23.21:23:33::SCWReader::Active system found as  top_tp8
TRACE::2020-10-23.21:23:33::SCWReader::Handling sysconfig top_tp8
TRACE::2020-10-23.21:23:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:23:33::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-23.21:23:33::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:23:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:23:33::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-23.21:23:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:23:33::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:23:33::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWReader::No isolation master present  
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:33::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:33::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:33::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:23:33::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:33::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:23:33::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWMssOS::In reload Mss file.
TRACE::2020-10-23.21:23:34::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:34::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:34::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:23:34::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:23:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:23:34::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-23.21:23:34::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-23.21:23:34::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-23.21:23:34::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-23.21:23:34::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:23:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:23:34::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:23:34::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:23:34::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:23:34::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:23:34::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:23:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:23:34::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:23:34::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:23:34::SCWMssOS::Removing the swdes entry for  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:26:30::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:26:30::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:26:30::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:26:30::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:26:30::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:26:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:26:30::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:26:30::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:26:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:26:30::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:26:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-23.21:26:30::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:26:30::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:26:30::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:26:30::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:26:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:26:30::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWMssOS::In reload Mss file.
TRACE::2020-10-23.21:27:05::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:27:05::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:27:05::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:27:05::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:27:05::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-23.21:27:05::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-23.21:27:05::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-23.21:27:05::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-23.21:27:05::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:27:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:27:05::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:27:05::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:27:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:27:05::SCWPlatform::Trying to set the existing hwdb with name top_tp8_2
TRACE::2020-10-23.21:27:05::SCWPlatform::Opened existing hwdb top_tp8_2
TRACE::2020-10-23.21:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:27:05::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:27:05::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:27:05::SCWMssOS::Removing the swdes entry for  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWPlatform::Clearing the existing platform
TRACE::2020-10-23.21:36:45::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-23.21:36:45::SCWSystem::Clearing the domains completed.
TRACE::2020-10-23.21:36:45::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform location is D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Removing the HwDB with name D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened new HwDB with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWReader::Active system found as  top_tp8
TRACE::2020-10-23.21:36:45::SCWReader::Handling sysconfig top_tp8
TRACE::2020-10-23.21:36:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:36:45::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-23.21:36:45::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:36:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:36:45::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-23.21:36:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:36:45::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:36:45::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWReader::No isolation master present  
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:36:45::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:36:45::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::In reload Mss file.
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:36:45::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-23.21:36:45::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-23.21:36:45::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-23.21:36:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-23.21:36:45::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:36:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:36:45::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:36:45::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:36:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:36:45::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:36:45::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:36:45::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:36:45::SCWMssOS::Removing the swdes entry for  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
LOG::2020-10-23.21:42:55::SCWPlatform::Started generating the artifacts platform top_tp8
TRACE::2020-10-23.21:42:55::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-23.21:42:55::SCWPlatform::Started generating the artifacts for system configuration top_tp8
LOG::2020-10-23.21:42:55::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-23.21:42:55::SCWSystem::Not a boot domain 
LOG::2020-10-23.21:42:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-23.21:42:55::SCWDomain::Generating domain artifcats
TRACE::2020-10-23.21:42:55::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-23.21:42:55::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-23.21:42:55::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:42:55::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:42:55::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:42:55::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:42:55::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:42:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:42:55::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:42:55::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:42:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:42:55::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:42:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-23.21:42:55::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:42:55::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:42:55::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:42:55::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-23.21:42:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-23.21:42:55::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:42:55::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp
TRACE::2020-10-23.21:42:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:42:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-23.21:42:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-23.21:42:55::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-23.21:42:55::SCWMssOS::doing bsp build ... 
TRACE::2020-10-23.21:42:55::SCWMssOS::System Command Ran  D: & cd  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp & make 
TRACE::2020-10-23.21:42:55::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-10-23.21:42:55::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-10-23.21:42:55::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-10-23.21:42:55::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-10-23.21:42:55::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-10-23.21:42:55::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-10-23.21:42:55::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-10-23.21:42:55::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-10-23.21:42:56::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-23.21:42:56::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-10-23.21:42:56::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-10-23.21:42:56::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-10-23.21:42:56::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-23.21:42:56::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2020-10-23.21:42:56::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-10-23.21:42:56::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-10-23.21:42:56::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-10-23.21:42:56::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-10-23.21:42:56::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2020-10-23.21:42:56::SCWMssOS::ections -Wall -Wextra"

TRACE::2020-10-23.21:42:57::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-10-23.21:42:57::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-10-23.21:42:57::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-10-23.21:42:57::SCWMssOS:: -Wall -Wextra"

TRACE::2020-10-23.21:42:57::SCWMssOS::"Compiling bram"

TRACE::2020-10-23.21:42:58::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-10-23.21:42:58::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-10-23.21:42:58::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-10-23.21:42:58::SCWMssOS:: -Wall -Wextra"

TRACE::2020-10-23.21:42:58::SCWMssOS::"Compiling cpu"

TRACE::2020-10-23.21:42:59::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-23.21:42:59::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-10-23.21:42:59::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-10-23.21:42:59::SCWMssOS:: -Wall -Wextra"

TRACE::2020-10-23.21:42:59::SCWMssOS::"Compiling gpio"

TRACE::2020-10-23.21:43:00::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-23.21:43:00::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2020-10-23.21:43:00::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-10-23.21:43:00::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-10-23.21:43:00::SCWMssOS::"Compiling standalone";

TRACE::2020-10-23.21:43:05::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-10-23.21:43:05::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2020-10-23.21:43:05::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2020-10-23.21:43:05::SCWMssOS::ions -Wall -Wextra"

TRACE::2020-10-23.21:43:05::SCWMssOS::"Compiling uartlite"

TRACE::2020-10-23.21:43:06::SCWMssOS::'Finished building libraries'

TRACE::2020-10-23.21:43:06::SCWMssOS::Copying to export directory.
TRACE::2020-10-23.21:43:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-23.21:43:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-23.21:43:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-23.21:43:06::SCWSystem::Completed Processing the sysconfig top_tp8
LOG::2020-10-23.21:43:06::SCWPlatform::Completed generating the artifacts for system configuration top_tp8
TRACE::2020-10-23.21:43:06::SCWPlatform::Started preparing the platform 
TRACE::2020-10-23.21:43:06::SCWSystem::Writing the bif file for system config top_tp8
TRACE::2020-10-23.21:43:06::SCWSystem::dir created 
TRACE::2020-10-23.21:43:06::SCWSystem::Writing the bif 
TRACE::2020-10-23.21:43:06::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-23.21:43:06::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-23.21:43:06::SCWPlatform::Completed generating the platform
TRACE::2020-10-23.21:43:06::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:43:06::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:43:06::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:43:06::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:43:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:43:06::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:43:06::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:43:06::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:43:06::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on u_Micro_2_microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"u_Micro_2_microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2238e36e978e3702a708ae709021afc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-23.21:43:06::SCWPlatform::updated the xpfm file.
TRACE::2020-10-23.21:43:06::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-23.21:43:06::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-23.21:43:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-23.21:43:06::SCWPlatform::Trying to set the existing hwdb with name top_tp8_3
TRACE::2020-10-23.21:43:06::SCWPlatform::Opened existing hwdb top_tp8_3
TRACE::2020-10-23.21:43:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-23.21:43:06::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-23.21:43:06::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-23.21:43:06::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:35::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:35::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:35::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:41::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-27.19:58:41::SCWPlatform::Opened new HwDB with name top_tp8_0
TRACE::2020-10-27.19:58:41::SCWReader::Active system found as  top_tp8
TRACE::2020-10-27.19:58:41::SCWReader::Handling sysconfig top_tp8
TRACE::2020-10-27.19:58:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:41::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:41::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:41::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.19:58:41::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-27.19:58:41::SCWMssOS::No sw design opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::mss exists loading the mss file  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::Opened the sw design from mss  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::Adding the swdes entry D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-27.19:58:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-27.19:58:41::SCWMssOS::Opened the sw design.  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-27.19:58:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:41::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.19:58:41::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-27.19:58:41::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWReader::No isolation master present  
LOG::2020-10-27.19:58:41::SCWPlatform::Started generating the artifacts platform top_tp8
TRACE::2020-10-27.19:58:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-27.19:58:41::SCWPlatform::Started generating the artifacts for system configuration top_tp8
LOG::2020-10-27.19:58:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-27.19:58:41::SCWSystem::Not a boot domain 
LOG::2020-10-27.19:58:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-27.19:58:41::SCWDomain::Generating domain artifcats
TRACE::2020-10-27.19:58:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-27.19:58:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:41::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:41::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-27.19:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.19:58:41::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-27.19:58:41::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::Completed writing the mss file at D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp
TRACE::2020-10-27.19:58:41::SCWMssOS::Mss edits present, copying mssfile into export location D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-27.19:58:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-27.19:58:41::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-27.19:58:41::SCWMssOS::doing bsp build ... 
TRACE::2020-10-27.19:58:41::SCWMssOS::System Command Ran  D: & cd  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp & make 
TRACE::2020-10-27.19:58:42::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-10-27.19:58:42::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-10-27.19:58:42::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-10-27.19:58:42::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-10-27.19:58:42::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-10-27.19:58:42::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-10-27.19:58:42::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-10-27.19:58:42::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-10-27.19:58:42::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-27.19:58:42::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-10-27.19:58:42::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-10-27.19:58:42::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-10-27.19:58:42::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-27.19:58:42::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2020-10-27.19:58:42::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-10-27.19:58:42::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-10-27.19:58:44::SCWMssOS::"Running Make include in u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-10-27.19:58:44::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-10-27.19:58:44::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2020-10-27.19:58:44::SCWMssOS::ections -Wall -Wextra"

TRACE::2020-10-27.19:58:44::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-10-27.19:58:44::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-10-27.19:58:44::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-10-27.19:58:44::SCWMssOS:: -Wall -Wextra"

TRACE::2020-10-27.19:58:44::SCWMssOS::"Compiling bram"

TRACE::2020-10-27.19:58:47::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-10-27.19:58:47::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-10-27.19:58:47::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-10-27.19:58:47::SCWMssOS:: -Wall -Wextra"

TRACE::2020-10-27.19:58:47::SCWMssOS::"Compiling cpu"

TRACE::2020-10-27.19:58:48::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-27.19:58:48::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-10-27.19:58:48::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-10-27.19:58:48::SCWMssOS:: -Wall -Wextra"

TRACE::2020-10-27.19:58:48::SCWMssOS::"Compiling gpio"

TRACE::2020-10-27.19:58:49::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-27.19:58:49::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2020-10-27.19:58:49::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-10-27.19:58:49::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-10-27.19:58:49::SCWMssOS::"Compiling standalone";

TRACE::2020-10-27.19:58:55::SCWMssOS::"Running Make libs in u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-10-27.19:58:55::SCWMssOS::make -C u_Micro_2_microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2020-10-27.19:58:55::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2020-10-27.19:58:55::SCWMssOS::ions -Wall -Wextra"

TRACE::2020-10-27.19:58:55::SCWMssOS::"Compiling uartlite"

TRACE::2020-10-27.19:58:56::SCWMssOS::'Finished building libraries'

TRACE::2020-10-27.19:58:56::SCWMssOS::Copying to export directory.
TRACE::2020-10-27.19:58:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-27.19:58:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-27.19:58:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-27.19:58:56::SCWSystem::Completed Processing the sysconfig top_tp8
LOG::2020-10-27.19:58:56::SCWPlatform::Completed generating the artifacts for system configuration top_tp8
TRACE::2020-10-27.19:58:56::SCWPlatform::Started preparing the platform 
TRACE::2020-10-27.19:58:56::SCWSystem::Writing the bif file for system config top_tp8
TRACE::2020-10-27.19:58:56::SCWSystem::dir created 
TRACE::2020-10-27.19:58:56::SCWSystem::Writing the bif 
TRACE::2020-10-27.19:58:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-27.19:58:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-27.19:58:56::SCWPlatform::Completed generating the platform
TRACE::2020-10-27.19:58:56::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:56::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:56::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-27.19:58:56::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-27.19:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.19:58:56::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:56::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-27.19:58:56::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:56::SCWWriter::formatted JSON is {
	"platformName":	"top_tp8",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top_tp8",
	"platHandOff":	"D:/dario/fulgor/programas_vivado/micro_tp8/top_tp8.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_tp8.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top_tp8",
	"systems":	[{
			"systemName":	"top_tp8",
			"systemDesc":	"top_tp8",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top_tp8",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on u_Micro_2_microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"u_Micro_2_microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a2238e36e978e3702a708ae709021afc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-27.19:58:56::SCWPlatform::updated the xpfm file.
TRACE::2020-10-27.19:58:56::SCWPlatform::Trying to open the hw design at D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform::DSA given D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform::DSA absoulate path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform::DSA directory D:/dario/fulgor/workspace_tp8/top_tp8/hw
TRACE::2020-10-27.19:58:56::SCWPlatform:: Platform Path D:/dario/fulgor/workspace_tp8/top_tp8/hw/top_tp8.xsa
TRACE::2020-10-27.19:58:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2020-10-27.19:58:56::SCWPlatform::Trying to set the existing hwdb with name top_tp8_0
TRACE::2020-10-27.19:58:56::SCWPlatform::Opened existing hwdb top_tp8_0
TRACE::2020-10-27.19:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.19:58:56::SCWMssOS::Checking the sw design at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.19:58:56::SCWMssOS::DEBUG:  swdes dump  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-27.19:58:56::SCWMssOS::Sw design exists and opened at  D:/dario/fulgor/workspace_tp8/top_tp8/u_Micro_2_microblaze_0/standalone_domain/bsp/system.mss
