// Seed: 1434591692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8,
    output tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    input wand id_12
    , id_20,
    output supply0 id_13,
    output tri1 id_14,
    input wire id_15,
    input wor id_16,
    output wire id_17,
    input tri0 id_18
);
  wire id_21;
  xor primCall (id_4, id_21, id_18, id_0, id_20, id_12, id_6, id_15, id_16, id_8);
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_20,
      id_20,
      id_20,
      id_20,
      id_21,
      id_21
  );
endmodule
