// Seed: 1356556153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_5 = 0;
  output supply1 id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1
    , id_9,
    input wor id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    output uwire id_7
);
  assign id_9 = -1'd0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
endmodule
