verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../arb.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_Mux32bit_2_1_0_0/sim/design_1_Mux32bit_2_1_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_div_0_0/sim/design_1_clk_div_0_0.v" \
"../../../bd/design_1/ip/design_1_Ctrl_0_1/sim/design_1_Ctrl_0_1.v" \
"../../../bd/design_1/ip/design_1_bram_reader_0_0/sim/design_1_bram_reader_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_red_pitaya_dac_0_0/sim/design_1_red_pitaya_dac_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
