-makelib ies_lib/xil_defaultlib -sv \
  "F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
-endlib
-makelib ies_lib/xpm \
  "F:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Digital_Clock/ip/Digital_Clock_clk_wiz_0_0/Digital_Clock_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_clk_wiz_0_0/Digital_Clock_clk_wiz_0_0.v" \
  "../../../bd/Digital_Clock/ipshared/c8f0/IP_Project/Clk_Div/Clk_div.srcs/sources_1/new/clk_div.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_clk_div_0_0/sim/Digital_Clock_clk_div_0_0.v" \
  "../../../bd/Digital_Clock/ipshared/5b64/src/cont6.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_cnt10_0_0/sim/Digital_Clock_cnt10_0_0.v" \
  "../../../bd/Digital_Clock/ipshared/fc6e/src/cont6.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_cnt6_0_1/sim/Digital_Clock_cnt6_0_1.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_cnt10_0_1/sim/Digital_Clock_cnt10_0_1.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_cnt6_0_2/sim/Digital_Clock_cnt6_0_2.v" \
  "../../../bd/Digital_Clock/ipshared/8f07/src/display.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_display_0_0/sim/Digital_Clock_display_0_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_display_0_1/sim/Digital_Clock_display_0_1.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_3 \
  "../../../../Digital_Clock.srcs/sources_1/bd/Digital_Clock/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Digital_Clock/ip/Digital_Clock_xlconstant_0_0/sim/Digital_Clock_xlconstant_0_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_xlconstant_1_0/sim/Digital_Clock_xlconstant_1_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_xlconstant_2_0/sim/Digital_Clock_xlconstant_2_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_xlconstant_3_0/sim/Digital_Clock_xlconstant_3_0.v" \
-endlib
-makelib ies_lib/xlconcat_v2_1_1 \
  "../../../../Digital_Clock.srcs/sources_1/bd/Digital_Clock/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Digital_Clock/ip/Digital_Clock_xlconcat_0_0/sim/Digital_Clock_xlconcat_0_0.v" \
  "../../../bd/Digital_Clock/sim/Digital_Clock.v" \
  "../../../bd/Digital_Clock/ipshared/d602/project_3.srcs/sources_1/new/Mux2to1_DF.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_Mux2to1_DF_0_0/sim/Digital_Clock_Mux2to1_DF_0_0.v" \
  "../../../bd/Digital_Clock/ipshared/a9b2/src/clk_out.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_clk_out_0_0/sim/Digital_Clock_clk_out_0_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_Mux2to1_DF_1_0/sim/Digital_Clock_Mux2to1_DF_1_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_Mux2to1_DF_2_0/sim/Digital_Clock_Mux2to1_DF_2_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_clk_out_1_0/sim/Digital_Clock_clk_out_1_0.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_clk_out_2_0/sim/Digital_Clock_clk_out_2_0.v" \
  "../../../../Digital_Clock.srcs/sources_1/project_1/project_1.srcs/sources_1/new/cnt24.v" \
  "../../../bd/Digital_Clock/ip/Digital_Clock_cnt24_0_1/sim/Digital_Clock_cnt24_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

