Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f46f548af8c541ac82582da966d7f1ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpusim_behav xil_defaultlib.cpusim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'io_addr' [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:16]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'io_dout' [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'm_rf_addr' [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rf_data' [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_data' [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pc' [C:/Users/STARKer-first/Desktop/COD/lab4/project_1/project_1.srcs/sim_1/new/cpusim.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Execute
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpusim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpusim_behav
