============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:33:58 pm
  Module:                 carry_select_adder
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[19]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    2110         -  
      Drv Adjust:+       0         0  
         Arrival:=    2110            
                                      
   Required Time:=    2110            
       Data Path:-    2110            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2110            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  B[19]                                                    -       -     F     (arrival)                       2  5.9  1000     0       0    (-,-) 
  g910/X                                                   -       A->X  F     sky130_fd_sc_hd__clkbuf_1       1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g192/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_2       2 11.1    49    67     395    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g183__195/Y   -       B->Y  F     sky130_fd_sc_hd__nand2_2        1  9.7    49    64     459    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g181__194/Y   -       B->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    71     531    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g179__2398/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50     581    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g124__1617/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56     637    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g122__6783/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50     688    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g124__6131/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56     744    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g122__8246/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    40    50     794    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g124__9315/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    57     852    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g122__4733/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50     902    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g124__6417/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56     958    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g122__1666/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1009    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g124__8428/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1065    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g122__6260/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1115    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g124__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1172    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g122__1617/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1222    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g124__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1279    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g122__6131/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1329    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1386    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1436    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g124__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1492    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g122__6417/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1543    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g125__6783/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1599    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g123__8428/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 13.6    45    53    1652    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[12].FA/g125__8246/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    60    1712    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[12].FA/g123__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        3 20.9    56    64    1776    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[13].FA/g118__7482/Y -       B2->Y R     sky130_fd_sc_hd__o2bb2ai_4      1 10.1   127   133    1909    (-,-) 
  g12/Y                                                    -       A->Y  F     sky130_fd_sc_hd__nand2_4        1 17.6    63    81    1990    (-,-) 
  g11/Y                                                    -       B->Y  R     sky130_fd_sc_hd__nand2_8        1 51.3   108   120    2110    (-,-) 
  S[31]                                                    <<<     -     R     (port)                          -    -     -     0    2110    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

