Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 28 15:27:57 2024
| Host         : Maria running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[22]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Unit_Cont/FSM_onehot_stare_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Unit_Exe/divizor1min_dr_pm/clk1min_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Unit_Exe/divizor1min_st_pm/clk1min_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Unit_Exe/divizor200hzpm/clk1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Unit_Exe/divizor2sec_dr_pm/clk1_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/divizor2sec_st_pm/clk1_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Unit_Exe/registru_9bitipm/out_temp_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 309 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.877        0.000                      0                  198        0.212        0.000                      0                  198        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.404        0.000                      0                  132        0.212        0.000                      0                  132        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.877        0.000                      0                   66        0.839        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.717     5.320    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  Unit_Exe/divizor200hzpm/count_reg[7]/Q
                         net (fo=2, routed)           0.860     6.635    Unit_Exe/divizor200hzpm/count_reg_n_0_[7]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.363    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.438    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.562 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.867     9.429    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.599    15.022    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    Unit_Exe/divizor200hzpm/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.717     5.320    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  Unit_Exe/divizor200hzpm/count_reg[7]/Q
                         net (fo=2, routed)           0.860     6.635    Unit_Exe/divizor200hzpm/count_reg_n_0_[7]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.363    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.438    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.562 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.867     9.429    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.599    15.022    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    Unit_Exe/divizor200hzpm/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.717     5.320    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  Unit_Exe/divizor200hzpm/count_reg[7]/Q
                         net (fo=2, routed)           0.860     6.635    Unit_Exe/divizor200hzpm/count_reg_n_0_[7]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.363    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.438    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.562 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.867     9.429    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.599    15.022    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    Unit_Exe/divizor200hzpm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.717     5.320    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  Unit_Exe/divizor200hzpm/count_reg[7]/Q
                         net (fo=2, routed)           0.860     6.635    Unit_Exe/divizor200hzpm/count_reg_n_0_[7]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.759 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.363    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.438    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.562 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.867     9.429    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.599    15.022    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[4]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    Unit_Exe/divizor200hzpm/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.890ns (21.410%)  route 3.267ns (78.590%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.899     5.502    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518     6.020 r  Unit_Exe/divizor2sec_dr_pm/count_reg[4]/Q
                         net (fo=2, routed)           0.833     6.853    Unit_Exe/divizor2sec_dr_pm/count_reg_n_0_[4]
    SLICE_X4Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.977 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_8__0/O
                         net (fo=1, routed)           0.558     7.535    Unit_Exe/divizor2sec_dr_pm/count[31]_i_8__0_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_4__0/O
                         net (fo=32, routed)          1.876     9.535    Unit_Exe/divizor2sec_dr_pm/count[31]_i_4__0_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.659 r  Unit_Exe/divizor2sec_dr_pm/count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.659    Unit_Exe/divizor2sec_dr_pm/count[30]
    SLICE_X4Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.603    15.026    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[30]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y55          FDCE (Setup_fdce_C_D)        0.032    15.209    Unit_Exe/divizor2sec_dr_pm/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.890ns (21.417%)  route 3.266ns (78.583%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.899     5.502    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518     6.020 r  Unit_Exe/divizor2sec_dr_pm/count_reg[4]/Q
                         net (fo=2, routed)           0.833     6.853    Unit_Exe/divizor2sec_dr_pm/count_reg_n_0_[4]
    SLICE_X4Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.977 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_8__0/O
                         net (fo=1, routed)           0.558     7.535    Unit_Exe/divizor2sec_dr_pm/count[31]_i_8__0_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_4__0/O
                         net (fo=32, routed)          1.874     9.533    Unit_Exe/divizor2sec_dr_pm/count[31]_i_4__0_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I1_O)        0.124     9.657 r  Unit_Exe/divizor2sec_dr_pm/count[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.657    Unit_Exe/divizor2sec_dr_pm/count[29]
    SLICE_X4Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.603    15.026    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[29]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y55          FDCE (Setup_fdce_C_D)        0.031    15.208    Unit_Exe/divizor2sec_dr_pm/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.964%)  route 3.122ns (79.036%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.716     5.319    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  Unit_Exe/divizor200hzpm/count_reg[9]/Q
                         net (fo=2, routed)           0.840     6.615    Unit_Exe/divizor200hzpm/count_reg_n_0_[9]
    SLICE_X1Y66          LUT4 (Prop_lut4_I2_O)        0.124     6.739 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.342    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.466 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.417    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.541 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.727     9.268    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.598    15.021    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    Unit_Exe/divizor200hzpm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.964%)  route 3.122ns (79.036%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.716     5.319    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  Unit_Exe/divizor200hzpm/count_reg[9]/Q
                         net (fo=2, routed)           0.840     6.615    Unit_Exe/divizor200hzpm/count_reg_n_0_[9]
    SLICE_X1Y66          LUT4 (Prop_lut4_I2_O)        0.124     6.739 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.342    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.466 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.417    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.541 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.727     9.268    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.598    15.021    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    Unit_Exe/divizor200hzpm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.964%)  route 3.122ns (79.036%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.716     5.319    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  Unit_Exe/divizor200hzpm/count_reg[9]/Q
                         net (fo=2, routed)           0.840     6.615    Unit_Exe/divizor200hzpm/count_reg_n_0_[9]
    SLICE_X1Y66          LUT4 (Prop_lut4_I2_O)        0.124     6.739 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.342    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.466 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.417    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.541 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.727     9.268    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.598    15.021    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    Unit_Exe/divizor200hzpm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.964%)  route 3.122ns (79.036%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.716     5.319    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  Unit_Exe/divizor200hzpm/count_reg[9]/Q
                         net (fo=2, routed)           0.840     6.615    Unit_Exe/divizor200hzpm/count_reg_n_0_[9]
    SLICE_X1Y66          LUT4 (Prop_lut4_I2_O)        0.124     6.739 f  Unit_Exe/divizor200hzpm/count[0]_i_8/O
                         net (fo=1, routed)           0.603     7.342    Unit_Exe/divizor200hzpm/count[0]_i_8_n_0
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.466 f  Unit_Exe/divizor200hzpm/count[0]_i_3/O
                         net (fo=3, routed)           0.951     8.417    Unit_Exe/divizor200hzpm/count[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.541 r  Unit_Exe/divizor200hzpm/count[31]_i_1__1/O
                         net (fo=31, routed)          0.727     9.268    Unit_Exe/divizor200hzpm/clk1
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.598    15.021    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    Unit_Exe/divizor200hzpm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor2sec_st_pm/clk1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/clk1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Unit_Exe/divizor2sec_st_pm/clk1_reg/Q
                         net (fo=11, routed)          0.117     1.781    Unit_Exe/divizor2sec_st_pm/CLK
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  Unit_Exe/divizor2sec_st_pm/clk1_i_1/O
                         net (fo=1, routed)           0.000     1.826    Unit_Exe/divizor2sec_st_pm/clk1_i_1_n_0
    SLICE_X3Y57          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.876     2.041    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y57          FDCE (Hold_fdce_C_D)         0.091     1.613    Unit_Exe/divizor2sec_st_pm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.231ns (59.869%)  route 0.155ns (40.131%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X7Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Unit_Exe/divizor2sec_dr_pm/count_reg[27]/Q
                         net (fo=2, routed)           0.066     1.730    Unit_Exe/divizor2sec_dr_pm/count_reg_n_0_[27]
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.775 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_5__0/O
                         net (fo=32, routed)          0.089     1.863    Unit_Exe/divizor2sec_dr_pm/count[31]_i_5__0_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.908 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.908    Unit_Exe/divizor2sec_dr_pm/count[31]
    SLICE_X6Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.039    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[31]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.121     1.656    Unit_Exe/divizor2sec_dr_pm/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.231ns (59.560%)  route 0.157ns (40.440%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X7Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Unit_Exe/divizor2sec_dr_pm/count_reg[27]/Q
                         net (fo=2, routed)           0.066     1.730    Unit_Exe/divizor2sec_dr_pm/count_reg_n_0_[27]
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.045     1.775 r  Unit_Exe/divizor2sec_dr_pm/count[31]_i_5__0/O
                         net (fo=32, routed)          0.091     1.865    Unit_Exe/divizor2sec_dr_pm/count[31]_i_5__0_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  Unit_Exe/divizor2sec_dr_pm/count[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.910    Unit_Exe/divizor2sec_dr_pm/count[28]
    SLICE_X6Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.039    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[28]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.120     1.655    Unit_Exe/divizor2sec_dr_pm/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/clk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  Unit_Exe/divizor200hzpm/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Unit_Exe/divizor200hzpm/clk1_reg/Q
                         net (fo=3, routed)           0.168     1.826    Unit_Exe/divizor200hzpm/CLK
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  Unit_Exe/divizor200hzpm/clk1_i_1__1/O
                         net (fo=1, routed)           0.000     1.871    Unit_Exe/divizor200hzpm/clk1_i_1__1_n_0
    SLICE_X1Y68          FDRE                                         r  Unit_Exe/divizor200hzpm/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.033    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  Unit_Exe/divizor200hzpm/clk1_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091     1.607    Unit_Exe/divizor200hzpm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor2sec_dr_pm/clk1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/clk1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X7Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/Q
                         net (fo=3, routed)           0.180     1.844    Unit_Exe/divizor2sec_dr_pm/clk1min_reg
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  Unit_Exe/divizor2sec_dr_pm/clk1_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    Unit_Exe/divizor2sec_dr_pm/clk1_i_1__0_n_0
    SLICE_X7Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.039    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X7Y55          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/clk1_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y55          FDCE (Hold_fdce_C_D)         0.091     1.613    Unit_Exe/divizor2sec_dr_pm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.594     1.513    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Unit_Exe/divizor200hzpm/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.787    Unit_Exe/divizor200hzpm/count_reg_n_0_[27]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  Unit_Exe/divizor200hzpm/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    Unit_Exe/divizor200hzpm/count_reg[28]_i_1_n_5
    SLICE_X0Y71          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.030    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[27]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    Unit_Exe/divizor200hzpm/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.599     1.518    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Unit_Exe/divizor200hzpm/count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.792    Unit_Exe/divizor200hzpm/count_reg_n_0_[7]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  Unit_Exe/divizor200hzpm/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    Unit_Exe/divizor200hzpm/count_reg[8]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    Unit_Exe/divizor200hzpm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.596     1.515    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Unit_Exe/divizor200hzpm/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.789    Unit_Exe/divizor200hzpm/count_reg_n_0_[19]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  Unit_Exe/divizor200hzpm/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    Unit_Exe/divizor200hzpm/count_reg[20]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.032    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[19]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.620    Unit_Exe/divizor200hzpm/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.514    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Unit_Exe/divizor200hzpm/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.788    Unit_Exe/divizor200hzpm/count_reg_n_0_[23]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  Unit_Exe/divizor200hzpm/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    Unit_Exe/divizor200hzpm/count_reg[24]_i_1_n_5
    SLICE_X0Y70          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.031    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[23]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    Unit_Exe/divizor200hzpm/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Unit_Exe/divizor200hzpm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor200hzpm/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.600     1.519    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Unit_Exe/divizor200hzpm/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.793    Unit_Exe/divizor200hzpm/count_reg_n_0_[3]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  Unit_Exe/divizor200hzpm/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    Unit_Exe/divizor200hzpm/count_reg[4]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.871     2.036    Unit_Exe/divizor200hzpm/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  Unit_Exe/divizor200hzpm/count_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    Unit_Exe/divizor200hzpm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y67     Unit_Cont/FSM_onehot_stare_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y67     Unit_Cont/FSM_onehot_stare_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y67     Unit_Cont/FSM_onehot_stare_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69     Unit_Cont/FSM_onehot_stare_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68     Unit_Cont/FSM_onehot_stare_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y67     Unit_Cont/FSM_onehot_stare_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y67     Unit_Cont/FSM_onehot_stare_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y67     Unit_Cont/FSM_onehot_stare_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     Unit_Cont/FSM_onehot_stare_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67     Unit_Cont/FSM_onehot_stare_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     Unit_Cont/FSM_onehot_stare_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67     Unit_Cont/FSM_onehot_stare_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     Unit_Cont/FSM_onehot_stare_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67     Unit_Cont/FSM_onehot_stare_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     Unit_Cont/FSM_onehot_stare_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     Unit_Cont/FSM_onehot_stare_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     Unit_Cont/FSM_onehot_stare_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     Unit_Cont/FSM_onehot_stare_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     Unit_Cont/FSM_onehot_stare_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     Unit_Exe/divizor200hzpm/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     Unit_Exe/divizor200hzpm/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     Unit_Exe/divizor200hzpm/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     Unit_Exe/divizor200hzpm/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     Unit_Exe/divizor200hzpm/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     Unit_Exe/divizor200hzpm/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     Unit_Exe/divizor200hzpm/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     Unit_Exe/registru_9bitipm/out_temp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     Unit_Exe/registru_9bitipm/out_temp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     Unit_Exe/registru_9bitipm/out_temp_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.963ns (20.632%)  route 3.705ns (79.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.331     9.985    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y50          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[5]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.963ns (20.632%)  route 3.705ns (79.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.331     9.985    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y50          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[6]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.963ns (20.632%)  route 3.705ns (79.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.331     9.985    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y50          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[7]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.963ns (20.688%)  route 3.692ns (79.312%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.318     9.973    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y51          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[10]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y51          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.963ns (20.688%)  route 3.692ns (79.312%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.318     9.973    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y51          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[11]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y51          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.963ns (20.688%)  route 3.692ns (79.312%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.318     9.973    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y51          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[12]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y51          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.963ns (20.657%)  route 3.699ns (79.343%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.325     9.980    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X6Y50          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[8]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y50          FDCE (Recov_fdce_C_CLR)     -0.319    14.948    Unit_Exe/divizor2sec_dr_pm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.963ns (21.380%)  route 3.541ns (78.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.167     9.822    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y52          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[13]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y52          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.963ns (21.380%)  route 3.541ns (78.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.167     9.822    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y52          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y52          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.963ns (21.380%)  route 3.541ns (78.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.715     5.318    Unit_Cont/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.419     5.737 r  Unit_Cont/FSM_onehot_stare_reg[8]/Q
                         net (fo=10, routed)          0.890     6.627    Unit_Cont/out[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.296     6.923 r  Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2/O
                         net (fo=4, routed)           0.175     7.097    Unit_Cont/FSM_onehot_next_stare_reg[12]_i_2_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2/O
                         net (fo=3, routed)           0.309     7.531    Unit_Cont/FSM_onehot_next_stare_reg[21]_i_2_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          2.167     9.822    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y52          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[15]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y52          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    Unit_Exe/divizor2sec_dr_pm/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.392%)  route 0.609ns (76.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[12]/Q
                         net (fo=12, routed)          0.340     1.997    Unit_Cont/out[3]
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.045     2.042 f  Unit_Cont/count[31]_i_2/O
                         net (fo=33, routed)          0.269     2.311    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X2Y56          FDCE                                         f  Unit_Exe/divizor2sec_st_pm/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[25]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          FDCE (Remov_fdce_C_CLR)     -0.067     1.472    Unit_Exe/divizor2sec_st_pm/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.392%)  route 0.609ns (76.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[12]/Q
                         net (fo=12, routed)          0.340     1.997    Unit_Cont/out[3]
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.045     2.042 f  Unit_Cont/count[31]_i_2/O
                         net (fo=33, routed)          0.269     2.311    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X2Y56          FDCE                                         f  Unit_Exe/divizor2sec_st_pm/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[28]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y56          FDCE (Remov_fdce_C_CLR)     -0.067     1.472    Unit_Exe/divizor2sec_st_pm/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.186ns (16.044%)  route 0.973ns (83.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X7Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[21]/Q
                         net (fo=3, routed)           0.182     1.839    Unit_Cont/FSM_onehot_stare_reg_n_0_[21]
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.884 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          0.791     2.676    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X6Y49          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[4]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)     -0.067     1.794    Unit_Exe/divizor2sec_dr_pm/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.186ns (16.044%)  route 0.973ns (83.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X7Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[21]/Q
                         net (fo=3, routed)           0.182     1.839    Unit_Cont/FSM_onehot_stare_reg_n_0_[21]
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.884 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          0.791     2.676    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X6Y49          FDPE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X6Y49          FDPE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[0]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDPE (Remov_fdpe_C_PRE)     -0.071     1.790    Unit_Exe/divizor2sec_dr_pm/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/clk1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.920%)  route 0.663ns (78.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[12]/Q
                         net (fo=12, routed)          0.340     1.997    Unit_Cont/out[3]
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.045     2.042 f  Unit_Cont/count[31]_i_2/O
                         net (fo=33, routed)          0.322     2.365    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X3Y57          FDCE                                         f  Unit_Exe/divizor2sec_st_pm/clk1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.876     2.041    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/clk1_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    Unit_Exe/divizor2sec_st_pm/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.781%)  route 0.993ns (84.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X7Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[21]/Q
                         net (fo=3, routed)           0.182     1.839    Unit_Cont/FSM_onehot_stare_reg_n_0_[21]
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.884 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          0.811     2.695    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y49          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[1]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092     1.769    Unit_Exe/divizor2sec_dr_pm/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.781%)  route 0.993ns (84.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X7Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[21]/Q
                         net (fo=3, routed)           0.182     1.839    Unit_Cont/FSM_onehot_stare_reg_n_0_[21]
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.884 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          0.811     2.695    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y49          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[2]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092     1.769    Unit_Exe/divizor2sec_dr_pm/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_dr_pm/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.781%)  route 0.993ns (84.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X7Y67          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[21]/Q
                         net (fo=3, routed)           0.182     1.839    Unit_Cont/FSM_onehot_stare_reg_n_0_[21]
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.884 f  Unit_Cont/usa_in_OBUF_inst_i_2/O
                         net (fo=54, routed)          0.811     2.695    Unit_Exe/divizor2sec_dr_pm/FSM_onehot_stare_reg[20]
    SLICE_X4Y49          FDCE                                         f  Unit_Exe/divizor2sec_dr_pm/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.947     2.112    Unit_Exe/divizor2sec_dr_pm/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  Unit_Exe/divizor2sec_dr_pm/count_reg[3]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092     1.769    Unit_Exe/divizor2sec_dr_pm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.906%)  route 0.704ns (79.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[12]/Q
                         net (fo=12, routed)          0.340     1.997    Unit_Cont/out[3]
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.045     2.042 f  Unit_Cont/count[31]_i_2/O
                         net (fo=33, routed)          0.364     2.406    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X2Y50          FDCE                                         f  Unit_Exe/divizor2sec_st_pm/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.878     2.043    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[4]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y50          FDCE (Remov_fdce_C_CLR)     -0.067     1.473    Unit_Exe/divizor2sec_st_pm/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 Unit_Cont/FSM_onehot_stare_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Unit_Exe/divizor2sec_st_pm/count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.906%)  route 0.704ns (79.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    Unit_Cont/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  Unit_Cont/FSM_onehot_stare_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Unit_Cont/FSM_onehot_stare_reg[12]/Q
                         net (fo=12, routed)          0.340     1.997    Unit_Cont/out[3]
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.045     2.042 f  Unit_Cont/count[31]_i_2/O
                         net (fo=33, routed)          0.364     2.406    Unit_Exe/divizor2sec_st_pm/FSM_onehot_stare_reg[8]
    SLICE_X2Y50          FDPE                                         f  Unit_Exe/divizor2sec_st_pm/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.878     2.043    Unit_Exe/divizor2sec_st_pm/clk_IBUF_BUFG
    SLICE_X2Y50          FDPE                                         r  Unit_Exe/divizor2sec_st_pm/count_reg[0]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y50          FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    Unit_Exe/divizor2sec_st_pm/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.937    





