# Reading X:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do LAB2_MUX_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying X:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/Semestr\ 6/SW/Lab\ 2/Repo/SW_Lab {G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:13 on Mar 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/Semestr 6/SW/Lab 2/Repo/SW_Lab" G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v 
# -- Compiling module LAB2_MUX
# 
# Top level modules:
# 	LAB2_MUX
# End time: 20:59:13 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/Semestr\ 6/SW/Lab\ 2/Repo/SW_Lab {G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:13 on Mar 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/Semestr 6/SW/Lab 2/Repo/SW_Lab" G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v 
# -- Compiling module lab2_3
# ** Error: G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v(9): (vlog-2110) Illegal reference to net "LEDR".
# ** Error: G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v(9): Initializer must be a constant value or constant expression.
# End time: 20:59:13 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: X:/intelFPGA_lite/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./LAB2_MUX_run_msim_rtl_verilog.do line 9
# X:/intelFPGA_lite/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/Semestr\ 6/SW/Lab\ 2/Repo/SW_Lab {G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v}"
vsim 220model.lpm_abs
# vsim 220model.lpm_abs 
# Start time: 20:59:21 on Mar 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading 220model.lpm_components
# Loading 220model.lpm_abs(lpm_syn)
# ** Fatal: (vsim-3350) Generic "lpm_width" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /lpm_abs File: X:/intelFPGA_lite/modelsim_ase/win32aloem/../altera/vhdl/src/220model/220model.vhd Line: 3107
# FATAL ERROR while loading design
# Error loading design
vsim 220model.lpm_abs
# End time: 20:59:22 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# vsim 220model.lpm_abs 
# Start time: 20:59:22 on Mar 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading 220model.lpm_components
# Loading 220model.lpm_abs(lpm_syn)
# ** Fatal: (vsim-3350) Generic "lpm_width" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /lpm_abs File: X:/intelFPGA_lite/modelsim_ase/win32aloem/../altera/vhdl/src/220model/220model.vhd Line: 3107
# FATAL ERROR while loading design
# Error loading design
# End time: 20:59:22 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim 220model.lpm_abs(lpm_syn)
# vsim 220model.lpm_abs(lpm_syn) 
# Start time: 20:59:24 on Mar 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading 220model.lpm_components
# Loading 220model.lpm_abs(lpm_syn)
# ** Fatal: (vsim-3350) Generic "lpm_width" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /lpm_abs File: X:/intelFPGA_lite/modelsim_ase/win32aloem/../altera/vhdl/src/220model/220model.vhd Line: 3107
# FATAL ERROR while loading design
# Error loading design
# End time: 20:59:24 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
