parent	,	V_8
reg_src	,	V_19
"%s: failed to register %s (%d)\n"	,	L_5
s3c_setparent_clksrc	,	F_10
shift	,	V_3
__iomem	,	T_2
s3c_getrate_clksrc	,	F_4
clksrc_ops	,	V_34
"%s: source is %s (%d), rate is %ld\n"	,	L_3
s3c_setrate_clksrc	,	F_7
u32	,	T_1
reg	,	V_11
clksrc	,	V_18
clksrc_clk	,	V_1
val	,	V_13
ret	,	V_29
s3c_register_clksrc	,	F_14
clk	,	V_2
s3c_roundrate_clksrc	,	F_11
nr_sources	,	V_22
s3c_set_clksrc	,	F_12
announce	,	V_25
clk_get_rate	,	F_5
ops	,	V_31
size	,	V_12
__func__	,	V_30
clksrc_ops_nodiv	,	V_32
name	,	V_27
srcs	,	V_16
clkdiv	,	V_9
s3c24xx_register_clock	,	F_15
clksrc_sources	,	V_15
sources	,	V_17
KERN_INFO	,	V_28
"%s: clock %s has no registers set\n"	,	L_4
printk	,	F_13
__init_or_cpufreq	,	T_3
src_nr	,	V_20
parent_rate	,	V_23
"%s: no parent clock specified\n"	,	L_1
rate	,	V_7
__raw_writel	,	F_9
clk_round_rate	,	F_8
__raw_readl	,	F_6
reg_div	,	V_10
bit_mask	,	F_3
mask	,	V_5
max_div	,	V_24
clksrc_ops_nosrc	,	V_33
to_clksrc	,	F_1
ptr	,	V_21
EINVAL	,	V_14
container_of	,	F_2
KERN_ERR	,	V_26
__init	,	T_4
sclk	,	V_6
"%s: bad source %d\n"	,	L_2
nr_bits	,	V_4
