#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x137e0e200 .scope module, "Computer_Test" "Computer_Test" 2 5;
 .timescale -9 -12;
v0x600001690090_0 .var "clock", 0 0;
S_0x137e0e370 .scope module, "alu_system1" "ALU_System" 2 20, 3 11 0, S_0x137e0e200;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "RF_OutASel";
    .port_info 1 /INPUT 3 "RF_OutBSel";
    .port_info 2 /INPUT 2 "RF_FunSel";
    .port_info 3 /INPUT 4 "RF_RSel";
    .port_info 4 /INPUT 4 "RF_TSel";
    .port_info 5 /INPUT 4 "ALU_FunSel";
    .port_info 6 /INPUT 2 "ARF_OutCSel";
    .port_info 7 /INPUT 2 "ARF_OutDSel";
    .port_info 8 /INPUT 2 "ARF_FunSel";
    .port_info 9 /INPUT 4 "ARF_RegSel";
    .port_info 10 /INPUT 1 "IR_LH";
    .port_info 11 /INPUT 1 "IR_Enable";
    .port_info 12 /INPUT 2 "IR_Funsel";
    .port_info 13 /INPUT 1 "Mem_WR";
    .port_info 14 /INPUT 1 "Mem_CS";
    .port_info 15 /INPUT 2 "MuxASel";
    .port_info 16 /INPUT 2 "MuxBSel";
    .port_info 17 /INPUT 1 "MuxCSel";
    .port_info 18 /INPUT 1 "Clock";
    .port_info 19 /OUTPUT 8 "AOut";
    .port_info 20 /OUTPUT 8 "BOut";
    .port_info 21 /OUTPUT 8 "ALUOut";
    .port_info 22 /OUTPUT 4 "ALUOutFlag";
    .port_info 23 /OUTPUT 8 "ARF_COut";
    .port_info 24 /OUTPUT 8 "ARF_DOut";
    .port_info 25 /OUTPUT 8 "Address";
    .port_info 26 /OUTPUT 8 "MemoryOut";
    .port_info 27 /OUTPUT 16 "IROut";
    .port_info 28 /OUTPUT 8 "MuxAOut";
    .port_info 29 /OUTPUT 8 "MuxBOut";
    .port_info 30 /OUTPUT 8 "MuxCOut";
L_0x600000f89c00 .functor BUFZ 8, v0x60000169c000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f89c70 .functor BUFZ 8, v0x60000169c090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f89ce0 .functor BUFZ 8, L_0x600001599680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f89d50 .functor BUFZ 4, L_0x60000159a760, C4<0000>, C4<0000>, C4<0000>;
L_0x600000f89dc0 .functor BUFZ 8, v0x60000169af40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f89e30 .functor BUFZ 8, v0x60000169afd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f89ea0 .functor BUFZ 8, v0x60000169bc30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f89f10 .functor BUFZ 16, v0x60000169b840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600000f89f80 .functor BUFZ 8, v0x600001699c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f89ff0 .functor BUFZ 8, v0x60000169a010_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000f8a060 .functor BUFZ 8, v0x60000169a250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60000169cb40_0 .net "ALUOut", 7 0, L_0x600000f89ce0;  1 drivers
v0x60000169cbd0_0 .net "ALUOutFlag", 3 0, L_0x600000f89d50;  1 drivers
v0x60000169cc60_0 .net "ALU_FunSel", 3 0, L_0x600000f8a300;  1 drivers
v0x60000169ccf0_0 .net "AOut", 7 0, L_0x600000f89c00;  1 drivers
v0x60000169cd80_0 .net "ARF_COut", 7 0, L_0x600000f89dc0;  1 drivers
o0x1380446f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x60000169ce10_0 .net "ARF_DOut", 7 0, o0x1380446f0;  0 drivers
v0x60000169cea0_0 .net "ARF_FunSel", 1 0, L_0x600000f8a450;  1 drivers
v0x60000169cf30_0 .net "ARF_OutCSel", 1 0, L_0x600000f8a370;  1 drivers
v0x60000169cfc0_0 .net "ARF_OutDSel", 1 0, L_0x600000f8a3e0;  1 drivers
v0x60000169d050_0 .net "ARF_RegSel", 3 0, L_0x600000f8a4c0;  1 drivers
v0x60000169d0e0_0 .net "Address", 7 0, L_0x600000f89e30;  1 drivers
v0x60000169d170_0 .net "BOut", 7 0, L_0x600000f89c70;  1 drivers
v0x60000169d200_0 .net "Clock", 0 0, v0x600001690090_0;  1 drivers
v0x60000169d290_0 .net "IROut", 15 0, L_0x600000f89f10;  1 drivers
v0x60000169d320_0 .net "IR_Enable", 0 0, L_0x600000f8a5a0;  1 drivers
v0x60000169d3b0_0 .net "IR_Funsel", 1 0, L_0x600000f8a610;  1 drivers
v0x60000169d440_0 .net "IR_LH", 0 0, L_0x600000f8a530;  1 drivers
v0x60000169d4d0_0 .net "Mem_CS", 0 0, L_0x600000f8a760;  1 drivers
v0x60000169d560_0 .net "Mem_WR", 0 0, L_0x600000f8a6f0;  1 drivers
v0x60000169d5f0_0 .net "MemoryOut", 7 0, L_0x600000f89ea0;  1 drivers
v0x60000169d680_0 .net "MuxAOut", 7 0, L_0x600000f89f80;  1 drivers
v0x60000169d710_0 .net "MuxASel", 1 0, L_0x600000f8a680;  1 drivers
v0x60000169d7a0_0 .net "MuxBOut", 7 0, L_0x600000f89ff0;  1 drivers
v0x60000169d830_0 .net "MuxBSel", 1 0, L_0x600000f8a7d0;  1 drivers
v0x60000169d8c0_0 .net "MuxCOut", 7 0, L_0x600000f8a060;  1 drivers
v0x60000169d950_0 .net "MuxCSel", 0 0, L_0x600000f8a840;  1 drivers
v0x60000169d9e0_0 .net "RF_FunSel", 1 0, L_0x600000f8a1b0;  1 drivers
v0x60000169da70_0 .net "RF_OutASel", 2 0, L_0x600000f8a0d0;  1 drivers
v0x60000169db00_0 .net "RF_OutBSel", 2 0, L_0x600000f8a140;  1 drivers
v0x60000169db90_0 .net "RF_RSel", 3 0, L_0x600000f8a220;  1 drivers
v0x60000169dc20_0 .net "RF_TSel", 3 0, L_0x600000f8a290;  1 drivers
E_0x600002ab14a0/0 .event edge, v0x60000169a010_0, v0x60000169a0a0_0, v0x6000016999e0_0, v0x60000169a250_0;
E_0x600002ab14a0/1 .event edge, v0x60000169a130_0, v0x60000169a5b0_0;
E_0x600002ab14a0 .event/or E_0x600002ab14a0/0, E_0x600002ab14a0/1;
S_0x137e17740 .scope module, "MuxA" "MUX_4bit" 3 85, 4 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x6000016999e0_0 .net "input_1", 7 0, L_0x600001599680;  1 drivers
v0x600001699a70_0 .net "input_2", 7 0, v0x60000169bc30_0;  1 drivers
v0x600001699b00_0 .net "input_3", 7 0, L_0x600001599720;  1 drivers
v0x600001699b90_0 .net "input_4", 7 0, v0x60000169af40_0;  1 drivers
v0x600001699c20_0 .var "out", 7 0;
v0x600001699cb0_0 .net "select", 1 0, L_0x600000f8a680;  alias, 1 drivers
E_0x600002ab27c0/0 .event edge, v0x600001699cb0_0, v0x6000016999e0_0, v0x600001699a70_0, v0x600001699b00_0;
E_0x600002ab27c0/1 .event edge, v0x600001699b90_0;
E_0x600002ab27c0 .event/or E_0x600002ab27c0/0, E_0x600002ab27c0/1;
S_0x137e178b0 .scope module, "MuxB" "MUX_4bit" 3 92, 4 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x600001699dd0_0 .net "input_1", 7 0, L_0x600001599680;  alias, 1 drivers
v0x600001699e60_0 .net "input_2", 7 0, v0x60000169bc30_0;  alias, 1 drivers
v0x600001699ef0_0 .net "input_3", 7 0, L_0x6000015997c0;  1 drivers
v0x600001699f80_0 .net "input_4", 7 0, v0x60000169af40_0;  alias, 1 drivers
v0x60000169a010_0 .var "out", 7 0;
v0x60000169a0a0_0 .net "select", 1 0, L_0x600000f8a7d0;  alias, 1 drivers
E_0x600002ab3c00/0 .event edge, v0x60000169a0a0_0, v0x6000016999e0_0, v0x600001699a70_0, v0x600001699ef0_0;
E_0x600002ab3c00/1 .event edge, v0x600001699b90_0;
E_0x600002ab3c00 .event/or E_0x600002ab3c00/0, E_0x600002ab3c00/1;
S_0x137e17c20 .scope module, "MuxC" "MUX_2bit" 3 100, 5 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /OUTPUT 8 "out";
v0x60000169a130_0 .net "input_1", 7 0, v0x60000169c000_0;  1 drivers
v0x60000169a1c0_0 .net "input_2", 7 0, v0x60000169af40_0;  alias, 1 drivers
v0x60000169a250_0 .var "out", 7 0;
v0x60000169a2e0_0 .net "select", 0 0, L_0x600000f8a840;  alias, 1 drivers
E_0x600002ab27f0 .event edge, v0x60000169a2e0_0, v0x60000169a130_0, v0x600001699b90_0;
S_0x137e17d90 .scope module, "alu1" "ALU" 3 45, 6 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FunSel";
    .port_info 3 /OUTPUT 8 "OutALU";
    .port_info 4 /OUTPUT 4 "OutFlag";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /INPUT 1 "Clock";
v0x60000169a370_0 .net "A", 7 0, v0x60000169a250_0;  1 drivers
v0x60000169a400_0 .net "B", 7 0, v0x60000169c000_0;  alias, 1 drivers
v0x60000169a490_0 .var "CARRY", 0 0;
o0x138040580 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000169a520_0 .net "Clock", 0 0, o0x138040580;  0 drivers
v0x60000169a5b0_0 .net "FunSel", 3 0, L_0x600000f8a300;  alias, 1 drivers
v0x60000169a640_0 .var "NEGATIVE", 0 0;
v0x60000169a6d0_0 .var "OVERFLOW", 0 0;
v0x60000169a760_0 .net "OutALU", 7 0, L_0x600001599680;  alias, 1 drivers
v0x60000169a7f0_0 .net "OutFlag", 3 0, L_0x60000159a760;  1 drivers
o0x138040670 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000169a880_0 .net "RESET", 0 0, o0x138040670;  0 drivers
v0x60000169a910_0 .var "SET_CARRY", 0 0;
v0x60000169a9a0_0 .var "SET_NEGATIVE", 0 0;
v0x60000169aa30_0 .var "SET_OVERFLOW", 0 0;
v0x60000169aac0_0 .var "SET_ZERO", 0 0;
v0x60000169ab50_0 .var "ZERO", 0 0;
v0x60000169abe0_0 .var "result", 8 0;
E_0x600002ab3b10 .event posedge, v0x60000169a880_0;
E_0x600002ab1500 .event posedge, v0x60000169aa30_0;
E_0x600002ab1590 .event posedge, v0x60000169a910_0;
E_0x600002ab3a80 .event posedge, v0x60000169aac0_0;
E_0x600002ab3a50 .event posedge, v0x60000169a9a0_0;
E_0x600002ab1560 .event edge, v0x60000169a520_0, v0x60000169a5b0_0, v0x60000169a130_0, v0x60000169a250_0;
E_0x600002ab15c0 .event edge, v0x60000169a5b0_0;
L_0x60000159a760 .concat [ 1 1 1 1], v0x60000169a6d0_0, v0x60000169a640_0, v0x60000169a490_0, v0x60000169ab50_0;
L_0x600001599680 .part v0x60000169abe0_0, 0, 8;
S_0x137e08200 .scope module, "arf1" "ARF" 3 66, 7 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 2 "OASel";
    .port_info 2 /INPUT 2 "OBSel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /OUTPUT 8 "OutA";
    .port_info 7 /OUTPUT 8 "OutB";
v0x60000169ac70_0 .var "AR", 7 0;
v0x60000169ad00_0 .net "FunSel", 1 0, L_0x600000f8a450;  alias, 1 drivers
v0x60000169ad90_0 .net "Input", 7 0, v0x60000169a010_0;  1 drivers
v0x60000169ae20_0 .net "OASel", 1 0, L_0x600000f8a370;  alias, 1 drivers
v0x60000169aeb0_0 .net "OBSel", 1 0, L_0x600000f8a3e0;  alias, 1 drivers
v0x60000169af40_0 .var "OutA", 7 0;
v0x60000169afd0_0 .var "OutB", 7 0;
v0x60000169b060_0 .var "PC", 7 0;
v0x60000169b0f0_0 .var "PCpast", 7 0;
v0x60000169b180_0 .net "RSel", 3 0, L_0x600000f8a4c0;  alias, 1 drivers
v0x60000169b210_0 .var "SET_AR", 0 0;
v0x60000169b2a0_0 .var "SET_PC", 0 0;
v0x60000169b330_0 .var "SET_PCPAST", 0 0;
v0x60000169b3c0_0 .var "SET_SP", 0 0;
v0x60000169b450_0 .var "SP", 7 0;
v0x60000169b4e0_0 .net "clock", 0 0, v0x600001690090_0;  alias, 1 drivers
E_0x600002ab1530 .event edge, v0x60000169b0f0_0, v0x60000169b450_0, v0x60000169ac70_0, v0x60000169b060_0;
E_0x600002ab15f0/0 .event edge, v0x60000169b0f0_0, v0x60000169b450_0, v0x60000169ac70_0, v0x60000169b060_0;
E_0x600002ab15f0/1 .event edge, v0x60000169aeb0_0;
E_0x600002ab15f0 .event/or E_0x600002ab15f0/0, E_0x600002ab15f0/1;
E_0x600002ab1680/0 .event edge, v0x60000169b0f0_0, v0x60000169b450_0, v0x60000169ac70_0, v0x60000169b060_0;
E_0x600002ab1680/1 .event edge, v0x60000169ae20_0;
E_0x600002ab1680 .event/or E_0x600002ab1680/0, E_0x600002ab1680/1;
E_0x600002ab1710 .event posedge, v0x60000169b2a0_0;
E_0x600002ab1770 .event posedge, v0x60000169b330_0;
E_0x600002ab1800 .event posedge, v0x60000169b3c0_0;
E_0x600002ab1830 .event posedge, v0x60000169b210_0;
E_0x600002ab17a0 .event edge, v0x60000169ad00_0, v0x60000169aeb0_0, v0x60000169ae20_0, v0x60000169b180_0;
S_0x137e08370 .scope module, "ir1" "IR" 3 59, 8 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 8 "Input";
    .port_info 3 /INPUT 1 "LH";
    .port_info 4 /OUTPUT 16 "IROut";
v0x60000169b570_0 .net "E", 0 0, L_0x600000f8a5a0;  alias, 1 drivers
v0x60000169b600_0 .net "FunSel", 1 0, L_0x600000f8a610;  alias, 1 drivers
v0x60000169b690_0 .net "IROut", 15 0, v0x60000169b840_0;  1 drivers
v0x60000169b720_0 .net "Input", 7 0, v0x60000169bc30_0;  alias, 1 drivers
v0x60000169b7b0_0 .net "LH", 0 0, L_0x600000f8a530;  alias, 1 drivers
v0x60000169b840_0 .var "complete_IR", 15 0;
E_0x600002ab1920/0 .event edge, v0x60000169b570_0, v0x60000169b600_0, v0x60000169b7b0_0, v0x600001699a70_0;
E_0x600002ab1920/1 .event edge, v0x60000169b840_0;
E_0x600002ab1920 .event/or E_0x600002ab1920/0, E_0x600002ab1920/1;
L_0x600001599720 .part v0x60000169b840_0, 0, 8;
L_0x6000015997c0 .part v0x60000169b840_0, 0, 8;
S_0x137e185e0 .scope module, "mem1" "Memory" 3 51, 9 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /OUTPUT 8 "o";
v0x60000169b960 .array "RAM_DATA", 255 0, 7 0;
v0x60000169b9f0_0 .net "address", 7 0, v0x60000169afd0_0;  1 drivers
v0x60000169ba80_0 .net "clock", 0 0, v0x600001690090_0;  alias, 1 drivers
v0x60000169bb10_0 .net "cs", 0 0, L_0x600000f8a760;  alias, 1 drivers
v0x60000169bba0_0 .net "data", 7 0, L_0x600001599680;  alias, 1 drivers
v0x60000169bc30_0 .var "o", 7 0;
v0x60000169bcc0_0 .net "wr", 0 0, L_0x600000f8a6f0;  alias, 1 drivers
E_0x600002ab1a40 .event posedge, v0x60000169b4e0_0;
v0x60000169b960_0 .array/port v0x60000169b960, 0;
E_0x600002ab1a70/0 .event edge, v0x60000169bcc0_0, v0x60000169bb10_0, v0x60000169afd0_0, v0x60000169b960_0;
v0x60000169b960_1 .array/port v0x60000169b960, 1;
v0x60000169b960_2 .array/port v0x60000169b960, 2;
v0x60000169b960_3 .array/port v0x60000169b960, 3;
v0x60000169b960_4 .array/port v0x60000169b960, 4;
E_0x600002ab1a70/1 .event edge, v0x60000169b960_1, v0x60000169b960_2, v0x60000169b960_3, v0x60000169b960_4;
v0x60000169b960_5 .array/port v0x60000169b960, 5;
v0x60000169b960_6 .array/port v0x60000169b960, 6;
v0x60000169b960_7 .array/port v0x60000169b960, 7;
v0x60000169b960_8 .array/port v0x60000169b960, 8;
E_0x600002ab1a70/2 .event edge, v0x60000169b960_5, v0x60000169b960_6, v0x60000169b960_7, v0x60000169b960_8;
v0x60000169b960_9 .array/port v0x60000169b960, 9;
v0x60000169b960_10 .array/port v0x60000169b960, 10;
v0x60000169b960_11 .array/port v0x60000169b960, 11;
v0x60000169b960_12 .array/port v0x60000169b960, 12;
E_0x600002ab1a70/3 .event edge, v0x60000169b960_9, v0x60000169b960_10, v0x60000169b960_11, v0x60000169b960_12;
v0x60000169b960_13 .array/port v0x60000169b960, 13;
v0x60000169b960_14 .array/port v0x60000169b960, 14;
v0x60000169b960_15 .array/port v0x60000169b960, 15;
v0x60000169b960_16 .array/port v0x60000169b960, 16;
E_0x600002ab1a70/4 .event edge, v0x60000169b960_13, v0x60000169b960_14, v0x60000169b960_15, v0x60000169b960_16;
v0x60000169b960_17 .array/port v0x60000169b960, 17;
v0x60000169b960_18 .array/port v0x60000169b960, 18;
v0x60000169b960_19 .array/port v0x60000169b960, 19;
v0x60000169b960_20 .array/port v0x60000169b960, 20;
E_0x600002ab1a70/5 .event edge, v0x60000169b960_17, v0x60000169b960_18, v0x60000169b960_19, v0x60000169b960_20;
v0x60000169b960_21 .array/port v0x60000169b960, 21;
v0x60000169b960_22 .array/port v0x60000169b960, 22;
v0x60000169b960_23 .array/port v0x60000169b960, 23;
v0x60000169b960_24 .array/port v0x60000169b960, 24;
E_0x600002ab1a70/6 .event edge, v0x60000169b960_21, v0x60000169b960_22, v0x60000169b960_23, v0x60000169b960_24;
v0x60000169b960_25 .array/port v0x60000169b960, 25;
v0x60000169b960_26 .array/port v0x60000169b960, 26;
v0x60000169b960_27 .array/port v0x60000169b960, 27;
v0x60000169b960_28 .array/port v0x60000169b960, 28;
E_0x600002ab1a70/7 .event edge, v0x60000169b960_25, v0x60000169b960_26, v0x60000169b960_27, v0x60000169b960_28;
v0x60000169b960_29 .array/port v0x60000169b960, 29;
v0x60000169b960_30 .array/port v0x60000169b960, 30;
v0x60000169b960_31 .array/port v0x60000169b960, 31;
v0x60000169b960_32 .array/port v0x60000169b960, 32;
E_0x600002ab1a70/8 .event edge, v0x60000169b960_29, v0x60000169b960_30, v0x60000169b960_31, v0x60000169b960_32;
v0x60000169b960_33 .array/port v0x60000169b960, 33;
v0x60000169b960_34 .array/port v0x60000169b960, 34;
v0x60000169b960_35 .array/port v0x60000169b960, 35;
v0x60000169b960_36 .array/port v0x60000169b960, 36;
E_0x600002ab1a70/9 .event edge, v0x60000169b960_33, v0x60000169b960_34, v0x60000169b960_35, v0x60000169b960_36;
v0x60000169b960_37 .array/port v0x60000169b960, 37;
v0x60000169b960_38 .array/port v0x60000169b960, 38;
v0x60000169b960_39 .array/port v0x60000169b960, 39;
v0x60000169b960_40 .array/port v0x60000169b960, 40;
E_0x600002ab1a70/10 .event edge, v0x60000169b960_37, v0x60000169b960_38, v0x60000169b960_39, v0x60000169b960_40;
v0x60000169b960_41 .array/port v0x60000169b960, 41;
v0x60000169b960_42 .array/port v0x60000169b960, 42;
v0x60000169b960_43 .array/port v0x60000169b960, 43;
v0x60000169b960_44 .array/port v0x60000169b960, 44;
E_0x600002ab1a70/11 .event edge, v0x60000169b960_41, v0x60000169b960_42, v0x60000169b960_43, v0x60000169b960_44;
v0x60000169b960_45 .array/port v0x60000169b960, 45;
v0x60000169b960_46 .array/port v0x60000169b960, 46;
v0x60000169b960_47 .array/port v0x60000169b960, 47;
v0x60000169b960_48 .array/port v0x60000169b960, 48;
E_0x600002ab1a70/12 .event edge, v0x60000169b960_45, v0x60000169b960_46, v0x60000169b960_47, v0x60000169b960_48;
v0x60000169b960_49 .array/port v0x60000169b960, 49;
v0x60000169b960_50 .array/port v0x60000169b960, 50;
v0x60000169b960_51 .array/port v0x60000169b960, 51;
v0x60000169b960_52 .array/port v0x60000169b960, 52;
E_0x600002ab1a70/13 .event edge, v0x60000169b960_49, v0x60000169b960_50, v0x60000169b960_51, v0x60000169b960_52;
v0x60000169b960_53 .array/port v0x60000169b960, 53;
v0x60000169b960_54 .array/port v0x60000169b960, 54;
v0x60000169b960_55 .array/port v0x60000169b960, 55;
v0x60000169b960_56 .array/port v0x60000169b960, 56;
E_0x600002ab1a70/14 .event edge, v0x60000169b960_53, v0x60000169b960_54, v0x60000169b960_55, v0x60000169b960_56;
v0x60000169b960_57 .array/port v0x60000169b960, 57;
v0x60000169b960_58 .array/port v0x60000169b960, 58;
v0x60000169b960_59 .array/port v0x60000169b960, 59;
v0x60000169b960_60 .array/port v0x60000169b960, 60;
E_0x600002ab1a70/15 .event edge, v0x60000169b960_57, v0x60000169b960_58, v0x60000169b960_59, v0x60000169b960_60;
v0x60000169b960_61 .array/port v0x60000169b960, 61;
v0x60000169b960_62 .array/port v0x60000169b960, 62;
v0x60000169b960_63 .array/port v0x60000169b960, 63;
v0x60000169b960_64 .array/port v0x60000169b960, 64;
E_0x600002ab1a70/16 .event edge, v0x60000169b960_61, v0x60000169b960_62, v0x60000169b960_63, v0x60000169b960_64;
v0x60000169b960_65 .array/port v0x60000169b960, 65;
v0x60000169b960_66 .array/port v0x60000169b960, 66;
v0x60000169b960_67 .array/port v0x60000169b960, 67;
v0x60000169b960_68 .array/port v0x60000169b960, 68;
E_0x600002ab1a70/17 .event edge, v0x60000169b960_65, v0x60000169b960_66, v0x60000169b960_67, v0x60000169b960_68;
v0x60000169b960_69 .array/port v0x60000169b960, 69;
v0x60000169b960_70 .array/port v0x60000169b960, 70;
v0x60000169b960_71 .array/port v0x60000169b960, 71;
v0x60000169b960_72 .array/port v0x60000169b960, 72;
E_0x600002ab1a70/18 .event edge, v0x60000169b960_69, v0x60000169b960_70, v0x60000169b960_71, v0x60000169b960_72;
v0x60000169b960_73 .array/port v0x60000169b960, 73;
v0x60000169b960_74 .array/port v0x60000169b960, 74;
v0x60000169b960_75 .array/port v0x60000169b960, 75;
v0x60000169b960_76 .array/port v0x60000169b960, 76;
E_0x600002ab1a70/19 .event edge, v0x60000169b960_73, v0x60000169b960_74, v0x60000169b960_75, v0x60000169b960_76;
v0x60000169b960_77 .array/port v0x60000169b960, 77;
v0x60000169b960_78 .array/port v0x60000169b960, 78;
v0x60000169b960_79 .array/port v0x60000169b960, 79;
v0x60000169b960_80 .array/port v0x60000169b960, 80;
E_0x600002ab1a70/20 .event edge, v0x60000169b960_77, v0x60000169b960_78, v0x60000169b960_79, v0x60000169b960_80;
v0x60000169b960_81 .array/port v0x60000169b960, 81;
v0x60000169b960_82 .array/port v0x60000169b960, 82;
v0x60000169b960_83 .array/port v0x60000169b960, 83;
v0x60000169b960_84 .array/port v0x60000169b960, 84;
E_0x600002ab1a70/21 .event edge, v0x60000169b960_81, v0x60000169b960_82, v0x60000169b960_83, v0x60000169b960_84;
v0x60000169b960_85 .array/port v0x60000169b960, 85;
v0x60000169b960_86 .array/port v0x60000169b960, 86;
v0x60000169b960_87 .array/port v0x60000169b960, 87;
v0x60000169b960_88 .array/port v0x60000169b960, 88;
E_0x600002ab1a70/22 .event edge, v0x60000169b960_85, v0x60000169b960_86, v0x60000169b960_87, v0x60000169b960_88;
v0x60000169b960_89 .array/port v0x60000169b960, 89;
v0x60000169b960_90 .array/port v0x60000169b960, 90;
v0x60000169b960_91 .array/port v0x60000169b960, 91;
v0x60000169b960_92 .array/port v0x60000169b960, 92;
E_0x600002ab1a70/23 .event edge, v0x60000169b960_89, v0x60000169b960_90, v0x60000169b960_91, v0x60000169b960_92;
v0x60000169b960_93 .array/port v0x60000169b960, 93;
v0x60000169b960_94 .array/port v0x60000169b960, 94;
v0x60000169b960_95 .array/port v0x60000169b960, 95;
v0x60000169b960_96 .array/port v0x60000169b960, 96;
E_0x600002ab1a70/24 .event edge, v0x60000169b960_93, v0x60000169b960_94, v0x60000169b960_95, v0x60000169b960_96;
v0x60000169b960_97 .array/port v0x60000169b960, 97;
v0x60000169b960_98 .array/port v0x60000169b960, 98;
v0x60000169b960_99 .array/port v0x60000169b960, 99;
v0x60000169b960_100 .array/port v0x60000169b960, 100;
E_0x600002ab1a70/25 .event edge, v0x60000169b960_97, v0x60000169b960_98, v0x60000169b960_99, v0x60000169b960_100;
v0x60000169b960_101 .array/port v0x60000169b960, 101;
v0x60000169b960_102 .array/port v0x60000169b960, 102;
v0x60000169b960_103 .array/port v0x60000169b960, 103;
v0x60000169b960_104 .array/port v0x60000169b960, 104;
E_0x600002ab1a70/26 .event edge, v0x60000169b960_101, v0x60000169b960_102, v0x60000169b960_103, v0x60000169b960_104;
v0x60000169b960_105 .array/port v0x60000169b960, 105;
v0x60000169b960_106 .array/port v0x60000169b960, 106;
v0x60000169b960_107 .array/port v0x60000169b960, 107;
v0x60000169b960_108 .array/port v0x60000169b960, 108;
E_0x600002ab1a70/27 .event edge, v0x60000169b960_105, v0x60000169b960_106, v0x60000169b960_107, v0x60000169b960_108;
v0x60000169b960_109 .array/port v0x60000169b960, 109;
v0x60000169b960_110 .array/port v0x60000169b960, 110;
v0x60000169b960_111 .array/port v0x60000169b960, 111;
v0x60000169b960_112 .array/port v0x60000169b960, 112;
E_0x600002ab1a70/28 .event edge, v0x60000169b960_109, v0x60000169b960_110, v0x60000169b960_111, v0x60000169b960_112;
v0x60000169b960_113 .array/port v0x60000169b960, 113;
v0x60000169b960_114 .array/port v0x60000169b960, 114;
v0x60000169b960_115 .array/port v0x60000169b960, 115;
v0x60000169b960_116 .array/port v0x60000169b960, 116;
E_0x600002ab1a70/29 .event edge, v0x60000169b960_113, v0x60000169b960_114, v0x60000169b960_115, v0x60000169b960_116;
v0x60000169b960_117 .array/port v0x60000169b960, 117;
v0x60000169b960_118 .array/port v0x60000169b960, 118;
v0x60000169b960_119 .array/port v0x60000169b960, 119;
v0x60000169b960_120 .array/port v0x60000169b960, 120;
E_0x600002ab1a70/30 .event edge, v0x60000169b960_117, v0x60000169b960_118, v0x60000169b960_119, v0x60000169b960_120;
v0x60000169b960_121 .array/port v0x60000169b960, 121;
v0x60000169b960_122 .array/port v0x60000169b960, 122;
v0x60000169b960_123 .array/port v0x60000169b960, 123;
v0x60000169b960_124 .array/port v0x60000169b960, 124;
E_0x600002ab1a70/31 .event edge, v0x60000169b960_121, v0x60000169b960_122, v0x60000169b960_123, v0x60000169b960_124;
v0x60000169b960_125 .array/port v0x60000169b960, 125;
v0x60000169b960_126 .array/port v0x60000169b960, 126;
v0x60000169b960_127 .array/port v0x60000169b960, 127;
v0x60000169b960_128 .array/port v0x60000169b960, 128;
E_0x600002ab1a70/32 .event edge, v0x60000169b960_125, v0x60000169b960_126, v0x60000169b960_127, v0x60000169b960_128;
v0x60000169b960_129 .array/port v0x60000169b960, 129;
v0x60000169b960_130 .array/port v0x60000169b960, 130;
v0x60000169b960_131 .array/port v0x60000169b960, 131;
v0x60000169b960_132 .array/port v0x60000169b960, 132;
E_0x600002ab1a70/33 .event edge, v0x60000169b960_129, v0x60000169b960_130, v0x60000169b960_131, v0x60000169b960_132;
v0x60000169b960_133 .array/port v0x60000169b960, 133;
v0x60000169b960_134 .array/port v0x60000169b960, 134;
v0x60000169b960_135 .array/port v0x60000169b960, 135;
v0x60000169b960_136 .array/port v0x60000169b960, 136;
E_0x600002ab1a70/34 .event edge, v0x60000169b960_133, v0x60000169b960_134, v0x60000169b960_135, v0x60000169b960_136;
v0x60000169b960_137 .array/port v0x60000169b960, 137;
v0x60000169b960_138 .array/port v0x60000169b960, 138;
v0x60000169b960_139 .array/port v0x60000169b960, 139;
v0x60000169b960_140 .array/port v0x60000169b960, 140;
E_0x600002ab1a70/35 .event edge, v0x60000169b960_137, v0x60000169b960_138, v0x60000169b960_139, v0x60000169b960_140;
v0x60000169b960_141 .array/port v0x60000169b960, 141;
v0x60000169b960_142 .array/port v0x60000169b960, 142;
v0x60000169b960_143 .array/port v0x60000169b960, 143;
v0x60000169b960_144 .array/port v0x60000169b960, 144;
E_0x600002ab1a70/36 .event edge, v0x60000169b960_141, v0x60000169b960_142, v0x60000169b960_143, v0x60000169b960_144;
v0x60000169b960_145 .array/port v0x60000169b960, 145;
v0x60000169b960_146 .array/port v0x60000169b960, 146;
v0x60000169b960_147 .array/port v0x60000169b960, 147;
v0x60000169b960_148 .array/port v0x60000169b960, 148;
E_0x600002ab1a70/37 .event edge, v0x60000169b960_145, v0x60000169b960_146, v0x60000169b960_147, v0x60000169b960_148;
v0x60000169b960_149 .array/port v0x60000169b960, 149;
v0x60000169b960_150 .array/port v0x60000169b960, 150;
v0x60000169b960_151 .array/port v0x60000169b960, 151;
v0x60000169b960_152 .array/port v0x60000169b960, 152;
E_0x600002ab1a70/38 .event edge, v0x60000169b960_149, v0x60000169b960_150, v0x60000169b960_151, v0x60000169b960_152;
v0x60000169b960_153 .array/port v0x60000169b960, 153;
v0x60000169b960_154 .array/port v0x60000169b960, 154;
v0x60000169b960_155 .array/port v0x60000169b960, 155;
v0x60000169b960_156 .array/port v0x60000169b960, 156;
E_0x600002ab1a70/39 .event edge, v0x60000169b960_153, v0x60000169b960_154, v0x60000169b960_155, v0x60000169b960_156;
v0x60000169b960_157 .array/port v0x60000169b960, 157;
v0x60000169b960_158 .array/port v0x60000169b960, 158;
v0x60000169b960_159 .array/port v0x60000169b960, 159;
v0x60000169b960_160 .array/port v0x60000169b960, 160;
E_0x600002ab1a70/40 .event edge, v0x60000169b960_157, v0x60000169b960_158, v0x60000169b960_159, v0x60000169b960_160;
v0x60000169b960_161 .array/port v0x60000169b960, 161;
v0x60000169b960_162 .array/port v0x60000169b960, 162;
v0x60000169b960_163 .array/port v0x60000169b960, 163;
v0x60000169b960_164 .array/port v0x60000169b960, 164;
E_0x600002ab1a70/41 .event edge, v0x60000169b960_161, v0x60000169b960_162, v0x60000169b960_163, v0x60000169b960_164;
v0x60000169b960_165 .array/port v0x60000169b960, 165;
v0x60000169b960_166 .array/port v0x60000169b960, 166;
v0x60000169b960_167 .array/port v0x60000169b960, 167;
v0x60000169b960_168 .array/port v0x60000169b960, 168;
E_0x600002ab1a70/42 .event edge, v0x60000169b960_165, v0x60000169b960_166, v0x60000169b960_167, v0x60000169b960_168;
v0x60000169b960_169 .array/port v0x60000169b960, 169;
v0x60000169b960_170 .array/port v0x60000169b960, 170;
v0x60000169b960_171 .array/port v0x60000169b960, 171;
v0x60000169b960_172 .array/port v0x60000169b960, 172;
E_0x600002ab1a70/43 .event edge, v0x60000169b960_169, v0x60000169b960_170, v0x60000169b960_171, v0x60000169b960_172;
v0x60000169b960_173 .array/port v0x60000169b960, 173;
v0x60000169b960_174 .array/port v0x60000169b960, 174;
v0x60000169b960_175 .array/port v0x60000169b960, 175;
v0x60000169b960_176 .array/port v0x60000169b960, 176;
E_0x600002ab1a70/44 .event edge, v0x60000169b960_173, v0x60000169b960_174, v0x60000169b960_175, v0x60000169b960_176;
v0x60000169b960_177 .array/port v0x60000169b960, 177;
v0x60000169b960_178 .array/port v0x60000169b960, 178;
v0x60000169b960_179 .array/port v0x60000169b960, 179;
v0x60000169b960_180 .array/port v0x60000169b960, 180;
E_0x600002ab1a70/45 .event edge, v0x60000169b960_177, v0x60000169b960_178, v0x60000169b960_179, v0x60000169b960_180;
v0x60000169b960_181 .array/port v0x60000169b960, 181;
v0x60000169b960_182 .array/port v0x60000169b960, 182;
v0x60000169b960_183 .array/port v0x60000169b960, 183;
v0x60000169b960_184 .array/port v0x60000169b960, 184;
E_0x600002ab1a70/46 .event edge, v0x60000169b960_181, v0x60000169b960_182, v0x60000169b960_183, v0x60000169b960_184;
v0x60000169b960_185 .array/port v0x60000169b960, 185;
v0x60000169b960_186 .array/port v0x60000169b960, 186;
v0x60000169b960_187 .array/port v0x60000169b960, 187;
v0x60000169b960_188 .array/port v0x60000169b960, 188;
E_0x600002ab1a70/47 .event edge, v0x60000169b960_185, v0x60000169b960_186, v0x60000169b960_187, v0x60000169b960_188;
v0x60000169b960_189 .array/port v0x60000169b960, 189;
v0x60000169b960_190 .array/port v0x60000169b960, 190;
v0x60000169b960_191 .array/port v0x60000169b960, 191;
v0x60000169b960_192 .array/port v0x60000169b960, 192;
E_0x600002ab1a70/48 .event edge, v0x60000169b960_189, v0x60000169b960_190, v0x60000169b960_191, v0x60000169b960_192;
v0x60000169b960_193 .array/port v0x60000169b960, 193;
v0x60000169b960_194 .array/port v0x60000169b960, 194;
v0x60000169b960_195 .array/port v0x60000169b960, 195;
v0x60000169b960_196 .array/port v0x60000169b960, 196;
E_0x600002ab1a70/49 .event edge, v0x60000169b960_193, v0x60000169b960_194, v0x60000169b960_195, v0x60000169b960_196;
v0x60000169b960_197 .array/port v0x60000169b960, 197;
v0x60000169b960_198 .array/port v0x60000169b960, 198;
v0x60000169b960_199 .array/port v0x60000169b960, 199;
v0x60000169b960_200 .array/port v0x60000169b960, 200;
E_0x600002ab1a70/50 .event edge, v0x60000169b960_197, v0x60000169b960_198, v0x60000169b960_199, v0x60000169b960_200;
v0x60000169b960_201 .array/port v0x60000169b960, 201;
v0x60000169b960_202 .array/port v0x60000169b960, 202;
v0x60000169b960_203 .array/port v0x60000169b960, 203;
v0x60000169b960_204 .array/port v0x60000169b960, 204;
E_0x600002ab1a70/51 .event edge, v0x60000169b960_201, v0x60000169b960_202, v0x60000169b960_203, v0x60000169b960_204;
v0x60000169b960_205 .array/port v0x60000169b960, 205;
v0x60000169b960_206 .array/port v0x60000169b960, 206;
v0x60000169b960_207 .array/port v0x60000169b960, 207;
v0x60000169b960_208 .array/port v0x60000169b960, 208;
E_0x600002ab1a70/52 .event edge, v0x60000169b960_205, v0x60000169b960_206, v0x60000169b960_207, v0x60000169b960_208;
v0x60000169b960_209 .array/port v0x60000169b960, 209;
v0x60000169b960_210 .array/port v0x60000169b960, 210;
v0x60000169b960_211 .array/port v0x60000169b960, 211;
v0x60000169b960_212 .array/port v0x60000169b960, 212;
E_0x600002ab1a70/53 .event edge, v0x60000169b960_209, v0x60000169b960_210, v0x60000169b960_211, v0x60000169b960_212;
v0x60000169b960_213 .array/port v0x60000169b960, 213;
v0x60000169b960_214 .array/port v0x60000169b960, 214;
v0x60000169b960_215 .array/port v0x60000169b960, 215;
v0x60000169b960_216 .array/port v0x60000169b960, 216;
E_0x600002ab1a70/54 .event edge, v0x60000169b960_213, v0x60000169b960_214, v0x60000169b960_215, v0x60000169b960_216;
v0x60000169b960_217 .array/port v0x60000169b960, 217;
v0x60000169b960_218 .array/port v0x60000169b960, 218;
v0x60000169b960_219 .array/port v0x60000169b960, 219;
v0x60000169b960_220 .array/port v0x60000169b960, 220;
E_0x600002ab1a70/55 .event edge, v0x60000169b960_217, v0x60000169b960_218, v0x60000169b960_219, v0x60000169b960_220;
v0x60000169b960_221 .array/port v0x60000169b960, 221;
v0x60000169b960_222 .array/port v0x60000169b960, 222;
v0x60000169b960_223 .array/port v0x60000169b960, 223;
v0x60000169b960_224 .array/port v0x60000169b960, 224;
E_0x600002ab1a70/56 .event edge, v0x60000169b960_221, v0x60000169b960_222, v0x60000169b960_223, v0x60000169b960_224;
v0x60000169b960_225 .array/port v0x60000169b960, 225;
v0x60000169b960_226 .array/port v0x60000169b960, 226;
v0x60000169b960_227 .array/port v0x60000169b960, 227;
v0x60000169b960_228 .array/port v0x60000169b960, 228;
E_0x600002ab1a70/57 .event edge, v0x60000169b960_225, v0x60000169b960_226, v0x60000169b960_227, v0x60000169b960_228;
v0x60000169b960_229 .array/port v0x60000169b960, 229;
v0x60000169b960_230 .array/port v0x60000169b960, 230;
v0x60000169b960_231 .array/port v0x60000169b960, 231;
v0x60000169b960_232 .array/port v0x60000169b960, 232;
E_0x600002ab1a70/58 .event edge, v0x60000169b960_229, v0x60000169b960_230, v0x60000169b960_231, v0x60000169b960_232;
v0x60000169b960_233 .array/port v0x60000169b960, 233;
v0x60000169b960_234 .array/port v0x60000169b960, 234;
v0x60000169b960_235 .array/port v0x60000169b960, 235;
v0x60000169b960_236 .array/port v0x60000169b960, 236;
E_0x600002ab1a70/59 .event edge, v0x60000169b960_233, v0x60000169b960_234, v0x60000169b960_235, v0x60000169b960_236;
v0x60000169b960_237 .array/port v0x60000169b960, 237;
v0x60000169b960_238 .array/port v0x60000169b960, 238;
v0x60000169b960_239 .array/port v0x60000169b960, 239;
v0x60000169b960_240 .array/port v0x60000169b960, 240;
E_0x600002ab1a70/60 .event edge, v0x60000169b960_237, v0x60000169b960_238, v0x60000169b960_239, v0x60000169b960_240;
v0x60000169b960_241 .array/port v0x60000169b960, 241;
v0x60000169b960_242 .array/port v0x60000169b960, 242;
v0x60000169b960_243 .array/port v0x60000169b960, 243;
v0x60000169b960_244 .array/port v0x60000169b960, 244;
E_0x600002ab1a70/61 .event edge, v0x60000169b960_241, v0x60000169b960_242, v0x60000169b960_243, v0x60000169b960_244;
v0x60000169b960_245 .array/port v0x60000169b960, 245;
v0x60000169b960_246 .array/port v0x60000169b960, 246;
v0x60000169b960_247 .array/port v0x60000169b960, 247;
v0x60000169b960_248 .array/port v0x60000169b960, 248;
E_0x600002ab1a70/62 .event edge, v0x60000169b960_245, v0x60000169b960_246, v0x60000169b960_247, v0x60000169b960_248;
v0x60000169b960_249 .array/port v0x60000169b960, 249;
v0x60000169b960_250 .array/port v0x60000169b960, 250;
v0x60000169b960_251 .array/port v0x60000169b960, 251;
v0x60000169b960_252 .array/port v0x60000169b960, 252;
E_0x600002ab1a70/63 .event edge, v0x60000169b960_249, v0x60000169b960_250, v0x60000169b960_251, v0x60000169b960_252;
v0x60000169b960_253 .array/port v0x60000169b960, 253;
v0x60000169b960_254 .array/port v0x60000169b960, 254;
v0x60000169b960_255 .array/port v0x60000169b960, 255;
E_0x600002ab1a70/64 .event edge, v0x60000169b960_253, v0x60000169b960_254, v0x60000169b960_255;
E_0x600002ab1a70 .event/or E_0x600002ab1a70/0, E_0x600002ab1a70/1, E_0x600002ab1a70/2, E_0x600002ab1a70/3, E_0x600002ab1a70/4, E_0x600002ab1a70/5, E_0x600002ab1a70/6, E_0x600002ab1a70/7, E_0x600002ab1a70/8, E_0x600002ab1a70/9, E_0x600002ab1a70/10, E_0x600002ab1a70/11, E_0x600002ab1a70/12, E_0x600002ab1a70/13, E_0x600002ab1a70/14, E_0x600002ab1a70/15, E_0x600002ab1a70/16, E_0x600002ab1a70/17, E_0x600002ab1a70/18, E_0x600002ab1a70/19, E_0x600002ab1a70/20, E_0x600002ab1a70/21, E_0x600002ab1a70/22, E_0x600002ab1a70/23, E_0x600002ab1a70/24, E_0x600002ab1a70/25, E_0x600002ab1a70/26, E_0x600002ab1a70/27, E_0x600002ab1a70/28, E_0x600002ab1a70/29, E_0x600002ab1a70/30, E_0x600002ab1a70/31, E_0x600002ab1a70/32, E_0x600002ab1a70/33, E_0x600002ab1a70/34, E_0x600002ab1a70/35, E_0x600002ab1a70/36, E_0x600002ab1a70/37, E_0x600002ab1a70/38, E_0x600002ab1a70/39, E_0x600002ab1a70/40, E_0x600002ab1a70/41, E_0x600002ab1a70/42, E_0x600002ab1a70/43, E_0x600002ab1a70/44, E_0x600002ab1a70/45, E_0x600002ab1a70/46, E_0x600002ab1a70/47, E_0x600002ab1a70/48, E_0x600002ab1a70/49, E_0x600002ab1a70/50, E_0x600002ab1a70/51, E_0x600002ab1a70/52, E_0x600002ab1a70/53, E_0x600002ab1a70/54, E_0x600002ab1a70/55, E_0x600002ab1a70/56, E_0x600002ab1a70/57, E_0x600002ab1a70/58, E_0x600002ab1a70/59, E_0x600002ab1a70/60, E_0x600002ab1a70/61, E_0x600002ab1a70/62, E_0x600002ab1a70/63, E_0x600002ab1a70/64;
S_0x137e18750 .scope module, "rf1" "RF" 3 75, 10 1 0, S_0x137e0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 3 "O1Sel";
    .port_info 2 /INPUT 3 "O2Sel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 4 "TSel";
    .port_info 6 /OUTPUT 8 "Output1";
    .port_info 7 /OUTPUT 8 "Output2";
v0x60000169bd50_0 .net "FunSel", 1 0, L_0x600000f8a1b0;  alias, 1 drivers
v0x60000169bde0_0 .net "Input", 7 0, v0x600001699c20_0;  1 drivers
v0x60000169be70_0 .net "O1Sel", 2 0, L_0x600000f8a0d0;  alias, 1 drivers
v0x60000169bf00_0 .net "O2Sel", 2 0, L_0x600000f8a140;  alias, 1 drivers
v0x60000169c000_0 .var "Output1", 7 0;
v0x60000169c090_0 .var "Output2", 7 0;
v0x60000169c120_0 .var "R1", 7 0;
v0x60000169c1b0_0 .var "R2", 7 0;
v0x60000169c240_0 .var "R3", 7 0;
v0x60000169c2d0_0 .var "R4", 7 0;
v0x60000169c360_0 .net "RSel", 3 0, L_0x600000f8a220;  alias, 1 drivers
v0x60000169c3f0_0 .var "SET_R1", 0 0;
v0x60000169c480_0 .var "SET_R2", 0 0;
v0x60000169c510_0 .var "SET_R3", 0 0;
v0x60000169c5a0_0 .var "SET_R4", 0 0;
v0x60000169c630_0 .var "SET_T1", 0 0;
v0x60000169c6c0_0 .var "SET_T2", 0 0;
v0x60000169c750_0 .var "SET_T3", 0 0;
v0x60000169c7e0_0 .var "SET_T4", 0 0;
v0x60000169c870_0 .var "T1", 7 0;
v0x60000169c900_0 .var "T2", 7 0;
v0x60000169c990_0 .var "T3", 7 0;
v0x60000169ca20_0 .var "T4", 7 0;
v0x60000169cab0_0 .net "TSel", 3 0, L_0x600000f8a290;  alias, 1 drivers
E_0x600002ab1890 .event edge, v0x60000169c2d0_0, v0x60000169c240_0, v0x60000169c1b0_0, v0x60000169c120_0;
E_0x600002ab1b30/0 .event edge, v0x60000169be70_0, v0x60000169c870_0, v0x60000169c900_0, v0x60000169c990_0;
E_0x600002ab1b30/1 .event edge, v0x60000169ca20_0, v0x60000169c120_0, v0x60000169c1b0_0, v0x60000169c240_0;
E_0x600002ab1b30/2 .event edge, v0x60000169c2d0_0, v0x60000169bf00_0;
E_0x600002ab1b30 .event/or E_0x600002ab1b30/0, E_0x600002ab1b30/1, E_0x600002ab1b30/2;
E_0x600002ab39c0 .event posedge, v0x60000169c7e0_0;
E_0x600002ab3990 .event posedge, v0x60000169c750_0;
E_0x600002ab1bc0 .event posedge, v0x60000169c6c0_0;
E_0x600002ab1c80 .event posedge, v0x60000169c630_0;
E_0x600002ab1cb0 .event negedge, v0x60000169c5a0_0;
E_0x600002ab1bf0 .event posedge, v0x60000169c5a0_0;
E_0x600002ab1d40 .event posedge, v0x60000169c510_0;
E_0x600002ab1d70 .event posedge, v0x60000169c480_0;
E_0x600002ab1e00 .event negedge, v0x60000169c3f0_0;
E_0x600002ab1e30 .event posedge, v0x60000169c3f0_0;
E_0x600002ab1ec0 .event edge, v0x60000169bd50_0, v0x60000169bf00_0, v0x60000169be70_0, v0x60000169c360_0;
S_0x137e25900 .scope module, "control1" "ControlUnit" 2 42, 11 2 0, S_0x137e0e200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "AOut";
    .port_info 2 /INPUT 8 "BOut";
    .port_info 3 /INPUT 8 "ALUOut";
    .port_info 4 /INPUT 4 "ALUOutFlag";
    .port_info 5 /INPUT 8 "ARF_COut";
    .port_info 6 /INPUT 8 "Address";
    .port_info 7 /INPUT 8 "MemoryOut";
    .port_info 8 /INPUT 16 "IROut";
    .port_info 9 /INPUT 8 "MuxAOut";
    .port_info 10 /INPUT 8 "MuxBOut";
    .port_info 11 /INPUT 8 "MuxCOut";
    .port_info 12 /OUTPUT 3 "RF_OutASel";
    .port_info 13 /OUTPUT 3 "RF_OutBSel";
    .port_info 14 /OUTPUT 2 "RF_FunSel";
    .port_info 15 /OUTPUT 4 "RF_RSel";
    .port_info 16 /OUTPUT 4 "RF_TSel";
    .port_info 17 /OUTPUT 4 "ALU_FunSel";
    .port_info 18 /OUTPUT 2 "ARF_OutCSel";
    .port_info 19 /OUTPUT 2 "ARF_OutDSel";
    .port_info 20 /OUTPUT 2 "ARF_FunSel";
    .port_info 21 /OUTPUT 4 "ARF_RegSel";
    .port_info 22 /OUTPUT 1 "IR_LH";
    .port_info 23 /OUTPUT 1 "IR_Enable";
    .port_info 24 /OUTPUT 2 "IR_Funsel";
    .port_info 25 /OUTPUT 1 "Mem_WR";
    .port_info 26 /OUTPUT 1 "Mem_CS";
    .port_info 27 /OUTPUT 2 "MuxASel";
    .port_info 28 /OUTPUT 2 "MuxBSel";
    .port_info 29 /OUTPUT 1 "MuxCSel";
L_0x600000f8a0d0 .functor BUFZ 3, v0x60000169fa80_0, C4<000>, C4<000>, C4<000>;
L_0x600000f8a140 .functor BUFZ 3, v0x60000169fb10_0, C4<000>, C4<000>, C4<000>;
L_0x600000f8a1b0 .functor BUFZ 2, v0x60000169f9f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000f8a220 .functor BUFZ 4, v0x60000169fba0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000f8a290 .functor BUFZ 4, v0x60000169fc30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000f8a300 .functor BUFZ 4, v0x60000169f2a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000f8a370 .functor BUFZ 2, v0x60000169f3c0_0, C4<00>, C4<00>, C4<00>;
L_0x600000f8a3e0 .functor BUFZ 2, v0x60000169f450_0, C4<00>, C4<00>, C4<00>;
L_0x600000f8a450 .functor BUFZ 2, v0x60000169f330_0, C4<00>, C4<00>, C4<00>;
L_0x600000f8a4c0 .functor BUFZ 4, v0x60000169f4e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000f8a530 .functor BUFZ 1, v0x60000169f690_0, C4<0>, C4<0>, C4<0>;
L_0x600000f8a5a0 .functor BUFZ 1, v0x60000169f570_0, C4<0>, C4<0>, C4<0>;
L_0x600000f8a610 .functor BUFZ 2, v0x60000169f600_0, C4<00>, C4<00>, C4<00>;
L_0x600000f8a6f0 .functor BUFZ 1, v0x60000169f7b0_0, C4<0>, C4<0>, C4<0>;
L_0x600000f8a760 .functor BUFZ 1, v0x60000169f720_0, C4<0>, C4<0>, C4<0>;
L_0x600000f8a680 .functor BUFZ 2, v0x60000169f840_0, C4<00>, C4<00>, C4<00>;
L_0x600000f8a7d0 .functor BUFZ 2, v0x60000169f8d0_0, C4<00>, C4<00>, C4<00>;
L_0x600000f8a840 .functor BUFZ 1, v0x60000169f960_0, C4<0>, C4<0>, C4<0>;
v0x60000169dcb0_0 .net "ADDRESS", 7 0, L_0x60000159ac60;  1 drivers
v0x60000169dd40_0 .net "ADDRESSING_MODE", 0 0, L_0x60000159ada0;  1 drivers
v0x60000169ddd0_0 .net "ALUOut", 7 0, L_0x600000f89ce0;  alias, 1 drivers
v0x60000169de60_0 .net "ALUOutFlag", 3 0, L_0x600000f89d50;  alias, 1 drivers
v0x60000169def0_0 .net "ALU_FunSel", 3 0, L_0x600000f8a300;  alias, 1 drivers
v0x60000169df80_0 .net "AOut", 7 0, L_0x600000f89c00;  alias, 1 drivers
v0x60000169e010_0 .net "ARF_COut", 7 0, L_0x600000f89dc0;  alias, 1 drivers
v0x60000169e0a0_0 .net "ARF_FunSel", 1 0, L_0x600000f8a450;  alias, 1 drivers
v0x60000169e130_0 .net "ARF_OutCSel", 1 0, L_0x600000f8a370;  alias, 1 drivers
v0x60000169e1c0_0 .net "ARF_OutDSel", 1 0, L_0x600000f8a3e0;  alias, 1 drivers
v0x60000169e250_0 .net "ARF_RegSel", 3 0, L_0x600000f8a4c0;  alias, 1 drivers
v0x60000169e2e0_0 .net "Address", 7 0, L_0x600000f89e30;  alias, 1 drivers
v0x60000169e370_0 .net "BOut", 7 0, L_0x600000f89c70;  alias, 1 drivers
v0x60000169e400_0 .net "DSTREG", 3 0, L_0x600001599860;  1 drivers
v0x60000169e490_0 .net "IROut", 15 0, L_0x600000f89f10;  alias, 1 drivers
v0x60000169e520_0 .net "IR_Enable", 0 0, L_0x600000f8a5a0;  alias, 1 drivers
v0x60000169e5b0_0 .net "IR_Funsel", 1 0, L_0x600000f8a610;  alias, 1 drivers
v0x60000169e640_0 .net "IR_LH", 0 0, L_0x600000f8a530;  alias, 1 drivers
v0x60000169e6d0_0 .net "Mem_CS", 0 0, L_0x600000f8a760;  alias, 1 drivers
v0x60000169e760_0 .net "Mem_WR", 0 0, L_0x600000f8a6f0;  alias, 1 drivers
v0x60000169e7f0_0 .net "MemoryOut", 7 0, L_0x600000f89ea0;  alias, 1 drivers
v0x60000169e880_0 .net "MuxAOut", 7 0, L_0x600000f89f80;  alias, 1 drivers
v0x60000169e910_0 .net "MuxASel", 1 0, L_0x600000f8a680;  alias, 1 drivers
v0x60000169e9a0_0 .net "MuxBOut", 7 0, L_0x600000f89ff0;  alias, 1 drivers
v0x60000169ea30_0 .net "MuxBSel", 1 0, L_0x600000f8a7d0;  alias, 1 drivers
v0x60000169eac0_0 .net "MuxCOut", 7 0, L_0x600000f8a060;  alias, 1 drivers
v0x60000169eb50_0 .net "MuxCSel", 0 0, L_0x600000f8a840;  alias, 1 drivers
v0x60000169ebe0_0 .net "OPCODE", 3 0, L_0x60000159ae40;  1 drivers
v0x60000169ec70_0 .net "RF_FunSel", 1 0, L_0x600000f8a1b0;  alias, 1 drivers
v0x60000169ed00_0 .net "RF_OutASel", 2 0, L_0x600000f8a0d0;  alias, 1 drivers
v0x60000169ed90_0 .net "RF_OutBSel", 2 0, L_0x600000f8a140;  alias, 1 drivers
v0x60000169ee20_0 .net "RF_RSel", 3 0, L_0x600000f8a220;  alias, 1 drivers
v0x60000169eeb0_0 .net "RF_TSel", 3 0, L_0x600000f8a290;  alias, 1 drivers
v0x60000169ef40_0 .net "RSEL", 1 0, L_0x60000159ad00;  1 drivers
v0x60000169efd0_0 .net "SREG1", 3 0, L_0x60000159ab20;  1 drivers
v0x60000169f060_0 .net "SREG2", 3 0, L_0x60000159abc0;  1 drivers
v0x60000169f0f0_0 .var "SREGA", 3 0;
v0x60000169f180_0 .var "SREGB", 3 0;
v0x60000169f210_0 .net "clock", 0 0, v0x600001690090_0;  alias, 1 drivers
v0x60000169f2a0_0 .var "reg_ALU_FunSel", 3 0;
v0x60000169f330_0 .var "reg_ARF_FunSel", 1 0;
v0x60000169f3c0_0 .var "reg_ARF_OutCSel", 1 0;
v0x60000169f450_0 .var "reg_ARF_OutDSel", 1 0;
v0x60000169f4e0_0 .var "reg_ARF_RegSel", 3 0;
v0x60000169f570_0 .var "reg_IR_Enable", 0 0;
v0x60000169f600_0 .var "reg_IR_Funsel", 1 0;
v0x60000169f690_0 .var "reg_IR_LH", 0 0;
v0x60000169f720_0 .var "reg_Mem_CS", 0 0;
v0x60000169f7b0_0 .var "reg_Mem_WR", 0 0;
v0x60000169f840_0 .var "reg_MuxASel", 1 0;
v0x60000169f8d0_0 .var "reg_MuxBSel", 1 0;
v0x60000169f960_0 .var "reg_MuxCSel", 0 0;
v0x60000169f9f0_0 .var "reg_RF_FunSel", 1 0;
v0x60000169fa80_0 .var "reg_RF_OutASel", 2 0;
v0x60000169fb10_0 .var "reg_RF_OutBSel", 2 0;
v0x60000169fba0_0 .var "reg_RF_RSel", 3 0;
v0x60000169fc30_0 .var "reg_RF_TSel", 3 0;
v0x60000169fcc0_0 .net "seq", 0 0, L_0x60000159aee0;  1 drivers
v0x60000169fd50_0 .var "seq_counter", 3 0;
v0x60000169fde0_0 .var "update_DSTREG_flag", 0 0;
v0x60000169fe70_0 .var "update_SREG1_flag", 0 0;
v0x60000169ff00_0 .var "update_SREGA_flag", 0 0;
v0x600001690000_0 .var "update_SREGB_flag", 0 0;
E_0x600002ab1ef0 .event posedge, v0x60000169fe70_0;
E_0x600002ab3fc0 .event posedge, v0x60000169fde0_0;
E_0x600002ab3f90 .event posedge, v0x600001690000_0;
E_0x600002ab3f00 .event posedge, v0x60000169ff00_0;
E_0x600002ab3ed0 .event edge, v0x60000169fd50_0;
L_0x600001599860 .part L_0x600000f89f10, 8, 4;
L_0x60000159ab20 .part L_0x600000f89f10, 4, 4;
L_0x60000159abc0 .part L_0x600000f89f10, 0, 4;
L_0x60000159ac60 .part L_0x600000f89f10, 0, 8;
L_0x60000159ad00 .part L_0x600000f89f10, 8, 2;
L_0x60000159ada0 .part L_0x600000f89f10, 10, 1;
L_0x60000159ae40 .part L_0x600000f89f10, 12, 4;
L_0x60000159aee0 .part v0x60000169fd50_0, 0, 1;
    .scope S_0x137e17d90;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x60000169abe0_0, 0, 9;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x60000169ab50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x60000169a490_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x60000169a640_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x60000169a6d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x137e17d90;
T_1 ;
    %wait E_0x600002ab15c0;
    %delay 4000, 0;
    %vpi_call 6 27 "$display", "ALU OPERATION A = %x, B = %x, Result = %x, FunSel = %x", v0x60000169a370_0, v0x60000169a400_0, &PV<v0x60000169abe0_0, 0, 8>, v0x60000169a5b0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x137e17d90;
T_2 ;
    %wait E_0x600002ab1560;
    %load/vec4 v0x60000169a5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a910_0, 0;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x60000169abe0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a910_0, 0;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x60000169a400_0;
    %load/vec4 v0x60000169a370_0;
    %cmp/u;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %assign/vec4 v0x60000169abe0_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000169abe0_0, 0;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a910_0, 0;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %and;
    %inv;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x60000169a370_0;
    %pad/u 9;
    %load/vec4 v0x60000169a400_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x60000169a370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %load/vec4 v0x60000169a370_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x60000169a490_0, 0;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x60000169a370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %load/vec4 v0x60000169a370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x60000169a490_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x60000169a370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aa30_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60000169a370_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000169a370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000169abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60000169a490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000169a370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000169abe0_0, 0;
    %load/vec4 v0x60000169a370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x60000169a490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x137e17d90;
T_3 ;
    %wait E_0x600002ab3a50;
    %load/vec4 v0x60000169a760_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x60000169a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169a9a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x137e17d90;
T_4 ;
    %wait E_0x600002ab3a80;
    %load/vec4 v0x60000169a760_0;
    %or/r;
    %inv;
    %assign/vec4 v0x60000169ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169aac0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x137e17d90;
T_5 ;
    %wait E_0x600002ab1590;
    %load/vec4 v0x60000169abe0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x60000169a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169a910_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x137e17d90;
T_6 ;
    %wait E_0x600002ab1500;
    %load/vec4 v0x60000169a370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x60000169a400_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000169abe0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x60000169a370_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169a6d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169a6d0_0, 0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169aa30_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x137e17d90;
T_7 ;
    %wait E_0x600002ab3b10;
    %vpi_call 6 153 "$display", "RESET" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169a6d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000169abe0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x137e185e0;
T_8 ;
    %vpi_call 9 12 "$readmemh", "RAM.mem", v0x60000169b960 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x137e185e0;
T_9 ;
    %wait E_0x600002ab1a70;
    %load/vec4 v0x60000169bcc0_0;
    %inv;
    %load/vec4 v0x60000169bb10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x60000169b9f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000169b960, 4;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x60000169bc30_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x137e185e0;
T_10 ;
    %wait E_0x600002ab1a40;
    %load/vec4 v0x60000169bcc0_0;
    %load/vec4 v0x60000169bb10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x60000169bba0_0;
    %load/vec4 v0x60000169b9f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000169b960, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x137e08370;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000169b840_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x137e08370;
T_12 ;
    %wait E_0x600002ab1920;
    %load/vec4 v0x60000169b570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x60000169b600_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000169b840_0, 0;
T_12.2 ;
    %load/vec4 v0x60000169b600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x60000169b7b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x60000169b720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000169b840_0, 4, 5;
T_12.6 ;
    %load/vec4 v0x60000169b7b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x60000169b720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000169b840_0, 4, 5;
T_12.8 ;
T_12.4 ;
    %load/vec4 v0x60000169b600_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x60000169b840_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x60000169b840_0, 0;
T_12.10 ;
    %load/vec4 v0x60000169b600_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x60000169b840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000169b840_0, 0;
T_12.12 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x137e08200;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169b060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169ac70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169b450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169b0f0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x137e08200;
T_14 ;
    %wait E_0x600002ab17a0;
    %load/vec4 v0x60000169b180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %jmp T_14.16;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x137e08200;
T_15 ;
    %wait E_0x600002ab1830;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169ac70_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x60000169ad90_0;
    %store/vec4 v0x60000169ac70_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x60000169ac70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169ac70_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x60000169ac70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169ac70_0, 0, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169b210_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x137e08200;
T_16 ;
    %wait E_0x600002ab1800;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169b450_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x60000169ad90_0;
    %store/vec4 v0x60000169b450_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x60000169b450_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169b450_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x60000169b450_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169b450_0, 0, 8;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169b3c0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x137e08200;
T_17 ;
    %wait E_0x600002ab1770;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169b0f0_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x60000169ad90_0;
    %store/vec4 v0x60000169b0f0_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x60000169b0f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169b0f0_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x60000169b0f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169b0f0_0, 0, 8;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169b330_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x137e08200;
T_18 ;
    %wait E_0x600002ab1710;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169b060_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x60000169ad90_0;
    %store/vec4 v0x60000169b060_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x60000169b060_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169b060_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x60000169ad00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0x60000169b060_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169b060_0, 0, 8;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169b2a0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x137e08200;
T_19 ;
    %wait E_0x600002ab1680;
    %load/vec4 v0x60000169ae20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x60000169ac70_0;
    %store/vec4 v0x60000169af40_0, 0, 8;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x60000169b450_0;
    %store/vec4 v0x60000169af40_0, 0, 8;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x60000169b0f0_0;
    %store/vec4 v0x60000169af40_0, 0, 8;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x60000169b060_0;
    %store/vec4 v0x60000169af40_0, 0, 8;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x137e08200;
T_20 ;
    %wait E_0x600002ab15f0;
    %load/vec4 v0x60000169aeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x60000169ac70_0;
    %store/vec4 v0x60000169afd0_0, 0, 8;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x60000169b450_0;
    %store/vec4 v0x60000169afd0_0, 0, 8;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x60000169b0f0_0;
    %store/vec4 v0x60000169afd0_0, 0, 8;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x60000169b060_0;
    %store/vec4 v0x60000169afd0_0, 0, 8;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x137e08200;
T_21 ;
    %wait E_0x600002ab1530;
    %vpi_call 7 169 "$display", "Change in ARF:\012PC = %d, AR = %d, SP = %d, PCpast = %d", v0x60000169b060_0, v0x60000169ac70_0, v0x60000169b450_0, v0x60000169b0f0_0 {0 0 0};
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x137e18750;
T_22 ;
    %wait E_0x600002ab1ec0;
    %load/vec4 v0x60000169c360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %jmp T_22.16;
T_22.0 ;
    %jmp T_22.16;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %jmp T_22.16;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %jmp T_22.16;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %jmp T_22.16;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %jmp T_22.16;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %jmp T_22.16;
T_22.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %jmp T_22.16;
T_22.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_22.16;
T_22.16 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x137e18750;
T_23 ;
    %wait E_0x600002ab1ec0;
    %load/vec4 v0x60000169cab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %jmp T_23.16;
T_23.0 ;
    %jmp T_23.16;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %jmp T_23.16;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %jmp T_23.16;
T_23.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %jmp T_23.16;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %jmp T_23.16;
T_23.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %jmp T_23.16;
T_23.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %jmp T_23.16;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %jmp T_23.16;
T_23.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_23.16;
T_23.16 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x137e18750;
T_24 ;
    %wait E_0x600002ab1e30;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169c120_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169c120_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x60000169c120_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169c120_0, 0, 8;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x60000169c120_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169c120_0, 0, 8;
T_24.6 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c3f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x137e18750;
T_25 ;
    %wait E_0x600002ab1e00;
    %vpi_call 10 170 "$display", "R1 = %h", v0x60000169c120_0 {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0x137e18750;
T_26 ;
    %wait E_0x600002ab1d70;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169c1b0_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169c1b0_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x60000169c1b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169c1b0_0, 0, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x60000169c1b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169c1b0_0, 0, 8;
T_26.6 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c480_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x137e18750;
T_27 ;
    %wait E_0x600002ab1d40;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169c240_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169c240_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x60000169c240_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169c240_0, 0, 8;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x60000169c240_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169c240_0, 0, 8;
T_27.6 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c510_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x137e18750;
T_28 ;
    %wait E_0x600002ab1bf0;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169c2d0_0, 0, 8;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169c2d0_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x60000169c2d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169c2d0_0, 0, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x60000169c2d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169c2d0_0, 0, 8;
T_28.6 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c5a0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x137e18750;
T_29 ;
    %wait E_0x600002ab1cb0;
    %vpi_call 10 225 "$display", "R4 = %h", v0x60000169c2d0_0 {0 0 0};
    %jmp T_29;
    .thread T_29;
    .scope S_0x137e18750;
T_30 ;
    %wait E_0x600002ab1c80;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169c870_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169c870_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x60000169c870_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169c870_0, 0, 8;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x60000169c870_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169c870_0, 0, 8;
T_30.6 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c630_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x137e18750;
T_31 ;
    %wait E_0x600002ab1bc0;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169c900_0, 0, 8;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169c900_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x60000169c900_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169c900_0, 0, 8;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0x60000169c900_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169c900_0, 0, 8;
T_31.6 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c6c0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x137e18750;
T_32 ;
    %wait E_0x600002ab3990;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169c990_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169c990_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x60000169c990_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169c990_0, 0, 8;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x60000169c990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169c990_0, 0, 8;
T_32.6 ;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c750_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x137e18750;
T_33 ;
    %wait E_0x600002ab39c0;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000169ca20_0, 0, 8;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x60000169bde0_0;
    %store/vec4 v0x60000169ca20_0, 0, 8;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_33.4, 4;
    %load/vec4 v0x60000169ca20_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000169ca20_0, 0, 8;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x60000169bd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x60000169ca20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000169ca20_0, 0, 8;
T_33.6 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169c7e0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x137e18750;
T_34 ;
    %wait E_0x600002ab1b30;
    %load/vec4 v0x60000169be70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %jmp T_34.8;
T_34.0 ;
    %load/vec4 v0x60000169c870_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.1 ;
    %load/vec4 v0x60000169c900_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.2 ;
    %load/vec4 v0x60000169c990_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.3 ;
    %load/vec4 v0x60000169ca20_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.4 ;
    %load/vec4 v0x60000169c120_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.5 ;
    %load/vec4 v0x60000169c1b0_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.6 ;
    %load/vec4 v0x60000169c240_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.7 ;
    %load/vec4 v0x60000169c2d0_0;
    %store/vec4 v0x60000169c000_0, 0, 8;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %load/vec4 v0x60000169bf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.16, 6;
    %jmp T_34.17;
T_34.9 ;
    %load/vec4 v0x60000169c870_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.10 ;
    %load/vec4 v0x60000169c900_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.11 ;
    %load/vec4 v0x60000169c990_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.12 ;
    %load/vec4 v0x60000169ca20_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.13 ;
    %load/vec4 v0x60000169c120_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.14 ;
    %load/vec4 v0x60000169c1b0_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.15 ;
    %load/vec4 v0x60000169c240_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.16 ;
    %load/vec4 v0x60000169c2d0_0;
    %store/vec4 v0x60000169c090_0, 0, 8;
    %jmp T_34.17;
T_34.17 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x137e18750;
T_35 ;
    %wait E_0x600002ab1890;
    %vpi_call 10 322 "$display", "Change in RF: R1 = %b R2 = %b R3 = %b R4 = %b", v0x60000169c120_0, v0x60000169c1b0_0, v0x60000169c240_0, v0x60000169c2d0_0 {0 0 0};
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x137e17740;
T_36 ;
    %wait E_0x600002ab27c0;
    %load/vec4 v0x600001699cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x6000016999e0_0;
    %assign/vec4 v0x600001699c20_0, 0;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x600001699a70_0;
    %assign/vec4 v0x600001699c20_0, 0;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x600001699b00_0;
    %assign/vec4 v0x600001699c20_0, 0;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0x600001699b90_0;
    %assign/vec4 v0x600001699c20_0, 0;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x137e178b0;
T_37 ;
    %wait E_0x600002ab3c00;
    %load/vec4 v0x60000169a0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0x600001699dd0_0;
    %assign/vec4 v0x60000169a010_0, 0;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0x600001699e60_0;
    %assign/vec4 v0x60000169a010_0, 0;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0x600001699ef0_0;
    %assign/vec4 v0x60000169a010_0, 0;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0x600001699f80_0;
    %assign/vec4 v0x60000169a010_0, 0;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x137e17c20;
T_38 ;
    %wait E_0x600002ab27f0;
    %load/vec4 v0x60000169a2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %load/vec4 v0x60000169a130_0;
    %assign/vec4 v0x60000169a250_0, 0;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0x60000169a1c0_0;
    %assign/vec4 v0x60000169a250_0, 0;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x137e0e370;
T_39 ;
    %wait E_0x600002ab14a0;
    %vpi_call 3 119 "$display", "MUXB.OUT = %b", v0x60000169a010_0 {0 0 0};
    %vpi_call 3 120 "$display", "MuxBSel = %b", v0x60000169d830_0 {0 0 0};
    %vpi_call 3 121 "$display", "OutALU = %b", v0x60000169a760_0 {0 0 0};
    %vpi_call 3 128 "$display", "A = %b", v0x60000169a250_0 {0 0 0};
    %vpi_call 3 129 "$display", "B = %b", v0x60000169c000_0 {0 0 0};
    %vpi_call 3 130 "$display", "FunSel = %b", v0x60000169cc60_0 {0 0 0};
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x137e25900;
T_40 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000169fd50_0, 0, 4;
    %end;
    .thread T_40;
    .scope S_0x137e25900;
T_41 ;
    %wait E_0x600002ab1a40;
    %load/vec4 v0x60000169fd50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60000169fd50_0, 0;
    %vpi_call 11 101 "$display", "*******************" {0 0 0};
    %vpi_call 11 102 "$display", "SEQ = %d", v0x60000169fd50_0 {0 0 0};
    %vpi_call 11 103 "$display", "Address = %h", v0x60000169e2e0_0 {0 0 0};
    %vpi_call 11 104 "$display", "IRFunsel = %h", v0x60000169e5b0_0 {0 0 0};
    %vpi_call 11 105 "$display", "IR_LH = %h", v0x60000169e640_0 {0 0 0};
    %vpi_call 11 106 "$display", "IR_Enable = %h", v0x60000169e520_0 {0 0 0};
    %vpi_call 11 107 "$display", "MemoryOut = %h", v0x60000169e7f0_0 {0 0 0};
    %vpi_call 11 108 "$display", "IROut = %h", v0x60000169e490_0 {0 0 0};
    %vpi_call 11 109 "$display", "ALUOut = %h", v0x60000169ddd0_0 {0 0 0};
    %vpi_call 11 110 "$display", "ALUOutFlag = %b", v0x60000169de60_0 {0 0 0};
    %vpi_call 11 111 "$display", "MuxAOut = %h", v0x60000169e880_0 {0 0 0};
    %vpi_call 11 112 "$display", "MuxASel = %h", v0x60000169e910_0 {0 0 0};
    %vpi_call 11 113 "$display", "MuxBOut = %h", v0x60000169e9a0_0 {0 0 0};
    %vpi_call 11 114 "$display", "MuxBSel = %h", v0x60000169ea30_0 {0 0 0};
    %vpi_call 11 115 "$display", "MuxCOut = %h", v0x60000169eac0_0 {0 0 0};
    %vpi_call 11 116 "$display", "MuxCSel = %h", v0x60000169eb50_0 {0 0 0};
    %vpi_call 11 117 "$display", "ARF_FunSel = %h", v0x60000169e0a0_0 {0 0 0};
    %vpi_call 11 118 "$display", "ARF_RegSel = %h", v0x60000169e250_0 {0 0 0};
    %vpi_call 11 119 "$display", "ARF_OutCSel = %h", v0x60000169e130_0 {0 0 0};
    %vpi_call 11 120 "$display", "ARF_OutDSel = %h", v0x60000169e1c0_0 {0 0 0};
    %vpi_call 11 121 "$display", "RF_FunSel = %h", v0x60000169ec70_0 {0 0 0};
    %vpi_call 11 122 "$display", "RF_RSel = %h", v0x60000169ee20_0 {0 0 0};
    %vpi_call 11 123 "$display", "RF_OutASel = %h", v0x60000169ed00_0 {0 0 0};
    %vpi_call 11 124 "$display", "RF_OutBSel = %h", v0x60000169ed90_0 {0 0 0};
    %vpi_call 11 125 "$display", "*******************" {0 0 0};
    %jmp T_41;
    .thread T_41;
    .scope S_0x137e25900;
T_42 ;
    %wait E_0x600002ab3ed0;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000169f570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000169f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000169f720_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x60000169f600_0, 0, 2;
    %load/vec4 v0x60000169f060_0;
    %load/vec4 v0x60000169efd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.0, 8;
    %load/vec4 v0x60000169efd0_0;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0x60000169f060_0;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0x60000169f0f0_0, 0, 4;
    %load/vec4 v0x60000169f060_0;
    %load/vec4 v0x60000169efd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.2, 8;
    %load/vec4 v0x60000169f060_0;
    %jmp/1 T_42.3, 8;
T_42.2 ; End of true expr.
    %load/vec4 v0x60000169efd0_0;
    %jmp/0 T_42.3, 8;
 ; End of false expr.
    %blend;
T_42.3;
    %store/vec4 v0x60000169f180_0, 0, 4;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169f570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000169f690_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f600_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_42.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169f570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169f690_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f600_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f450_0, 0, 2;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x60000169ebe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_42.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_42.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_42.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_42.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %jmp T_42.24;
T_42.8 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001690000_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
T_42.25 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.27 ;
    %jmp T_42.24;
T_42.9 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001690000_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.29 ;
    %jmp T_42.24;
T_42.10 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.31, 4;
    %load/vec4 v0x60000169efd0_0;
    %store/vec4 v0x60000169f0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.31 ;
    %jmp T_42.24;
T_42.11 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001690000_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.33 ;
    %jmp T_42.24;
T_42.12 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.35, 4;
    %load/vec4 v0x60000169efd0_0;
    %store/vec4 v0x60000169f0f0_0, 0, 4;
    %load/vec4 v0x60000169f060_0;
    %store/vec4 v0x60000169f180_0, 0, 4;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001690000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.35 ;
    %jmp T_42.24;
T_42.13 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.37, 4;
    %load/vec4 v0x60000169efd0_0;
    %store/vec4 v0x60000169f0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.37 ;
    %jmp T_42.24;
T_42.14 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.39, 4;
    %load/vec4 v0x60000169efd0_0;
    %store/vec4 v0x60000169f0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.39 ;
    %jmp T_42.24;
T_42.15 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fe70_0, 0, 1;
    %load/vec4 v0x60000169efd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.43, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %jmp T_42.44;
T_42.43 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
T_42.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
T_42.41 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.45, 4;
    %load/vec4 v0x60000169efd0_0;
    %store/vec4 v0x60000169f0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.45 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_42.47, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fe70_0, 0, 1;
    %load/vec4 v0x60000169efd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.49, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %jmp T_42.50;
T_42.49 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
T_42.50 ;
T_42.47 ;
    %jmp T_42.24;
T_42.16 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.51, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fe70_0, 0, 1;
    %load/vec4 v0x60000169efd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.53, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %jmp T_42.54;
T_42.53 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
T_42.54 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
T_42.51 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.55, 4;
    %load/vec4 v0x60000169efd0_0;
    %store/vec4 v0x60000169f0f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.55 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_42.57, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fe70_0, 0, 1;
    %load/vec4 v0x60000169efd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.59, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %jmp T_42.60;
T_42.59 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
T_42.60 ;
T_42.57 ;
    %jmp T_42.24;
T_42.17 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.61, 4;
    %load/vec4 v0x60000169dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.63, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000169f450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60000169f8d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000169f330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000169f4e0_0, 0;
T_42.63 ;
T_42.61 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.65, 4;
    %load/vec4 v0x60000169dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.67, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_42.68, 8;
T_42.67 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_42.68, 8;
 ; End of false expr.
    %blend;
T_42.68;
    %store/vec4 v0x60000169f8d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
T_42.65 ;
    %jmp T_42.24;
T_42.18 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.69, 4;
    %load/vec4 v0x60000169de60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.71, 8;
    %load/vec4 v0x60000169dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.73, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000169f450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60000169f8d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000169f330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000169f4e0_0, 0;
T_42.73 ;
    %jmp T_42.72;
T_42.71 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000169fd50_0, 0;
T_42.72 ;
T_42.69 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.75, 4;
    %load/vec4 v0x60000169dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.77, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_42.78, 8;
T_42.77 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_42.78, 8;
 ; End of false expr.
    %blend;
T_42.78;
    %store/vec4 v0x60000169f8d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
T_42.75 ;
    %jmp T_42.24;
T_42.19 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.79, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169ff00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %jmp T_42.80;
T_42.79 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.81, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169fde0_0, 0, 1;
T_42.81 ;
T_42.80 ;
    %jmp T_42.24;
T_42.20 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.83, 4;
    %load/vec4 v0x60000169dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.85, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000169f450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60000169f8d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000169f330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000169f4e0_0, 0;
T_42.85 ;
T_42.83 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.87, 4;
    %load/vec4 v0x60000169dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.89, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_42.90, 8;
T_42.89 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_42.90, 8;
 ; End of false expr.
    %blend;
T_42.90;
    %store/vec4 v0x60000169f840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
    %load/vec4 v0x60000169ef40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.91, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.92, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.93, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.94, 6;
    %jmp T_42.95;
T_42.91 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.95;
T_42.92 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.95;
T_42.93 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.95;
T_42.94 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.95;
T_42.95 ;
    %pop/vec4 1;
T_42.87 ;
    %jmp T_42.24;
T_42.21 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.96, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000169f450_0, 0;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60000169f8d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000169f330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000169f4e0_0, 0;
    %delay 4000, 0;
T_42.96 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.98, 4;
    %load/vec4 v0x60000169ef40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.100, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.101, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.102, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.103, 6;
    %jmp T_42.104;
T_42.100 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.104;
T_42.101 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.104;
T_42.102 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.104;
T_42.103 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.104;
T_42.104 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169f7b0_0, 0, 1;
    %delay 5000, 0;
T_42.98 ;
    %jmp T_42.24;
T_42.22 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.105, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f840_0, 0, 2;
    %load/vec4 v0x60000169ef40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.107, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.109, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.110, 6;
    %jmp T_42.111;
T_42.107 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.111;
T_42.108 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.111;
T_42.109 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.111;
T_42.110 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_42.111;
T_42.111 ;
    %pop/vec4 1;
T_42.105 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.112, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
T_42.112 ;
    %jmp T_42.24;
T_42.23 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_42.114, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000169f450_0, 0;
    %load/vec4 v0x60000169ef40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.116, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.117, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.118, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.119, 6;
    %jmp T_42.120;
T_42.116 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.120;
T_42.117 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.120;
T_42.118 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.120;
T_42.119 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_42.120;
T_42.120 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000169f2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000169f7b0_0, 0, 1;
T_42.114 ;
    %load/vec4 v0x60000169fd50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_42.121, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000169f330_0, 0, 2;
T_42.121 ;
    %jmp T_42.24;
T_42.24 ;
    %pop/vec4 1;
T_42.7 ;
T_42.5 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x137e25900;
T_43 ;
    %wait E_0x600002ab3f00;
    %load/vec4 v0x60000169f0f0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %pad/s 1;
    %store/vec4 v0x60000169f960_0, 0, 1;
    %load/vec4 v0x60000169f0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %jmp T_43.10;
T_43.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000169fa80_0, 0, 3;
    %jmp T_43.10;
T_43.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x60000169fa80_0, 0, 3;
    %jmp T_43.10;
T_43.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x60000169fa80_0, 0, 3;
    %jmp T_43.10;
T_43.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x60000169fa80_0, 0, 3;
    %jmp T_43.10;
T_43.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000169f3c0_0, 0, 2;
    %jmp T_43.10;
T_43.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000169f3c0_0, 0, 2;
    %jmp T_43.10;
T_43.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f3c0_0, 0, 2;
    %jmp T_43.10;
T_43.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000169f3c0_0, 0, 2;
    %jmp T_43.10;
T_43.10 ;
    %pop/vec4 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169ff00_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x137e25900;
T_44 ;
    %wait E_0x600002ab3f90;
    %load/vec4 v0x60000169f180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_44.4;
T_44.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_44.4;
T_44.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_44.4;
T_44.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x60000169fb10_0, 0, 3;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001690000_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x137e25900;
T_45 ;
    %wait E_0x600002ab3fc0;
    %load/vec4 v0x60000169e400_0;
    %cmpi/u 4, 0, 4;
    %jmp/0xz  T_45.0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000169f840_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000169f8d0_0, 0, 2;
T_45.1 ;
    %load/vec4 v0x60000169e400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_45.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %pushi/vec4 3, 3, 2;
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %store/vec4 v0x60000169f9f0_0, 0, 2;
    %load/vec4 v0x60000169e400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_45.4, 8;
    %pushi/vec4 3, 3, 2;
    %jmp/1 T_45.5, 8;
T_45.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_45.5, 8;
 ; End of false expr.
    %blend;
T_45.5;
    %store/vec4 v0x60000169f330_0, 0, 2;
    %delay 5000, 0;
    %vpi_call 11 511 "$display", "DSTREG: %d", v0x60000169e400_0 {0 0 0};
    %vpi_call 11 512 "$display", "reg_RF_FunSel: %d", v0x60000169f9f0_0 {0 0 0};
    %vpi_call 11 513 "$display", "reg_ARF_FunSel: %d", v0x60000169f330_0 {0 0 0};
    %load/vec4 v0x60000169e400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %jmp T_45.14;
T_45.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_45.14;
T_45.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_45.14;
T_45.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_45.14;
T_45.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_45.14;
T_45.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_45.14;
T_45.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_45.14;
T_45.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_45.14;
T_45.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_45.14;
T_45.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169fde0_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x137e25900;
T_46 ;
    %wait E_0x600002ab1ef0;
    %load/vec4 v0x60000169efd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %jmp T_46.8;
T_46.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_46.8;
T_46.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_46.8;
T_46.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_46.8;
T_46.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000169fba0_0, 0, 4;
    %jmp T_46.8;
T_46.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_46.8;
T_46.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_46.8;
T_46.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_46.8;
T_46.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60000169f4e0_0, 0, 4;
    %jmp T_46.8;
T_46.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000169fe70_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x137e0e200;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001690090_0, 0, 1;
    %pushi/vec4 360, 0, 32;
T_47.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_47.1, 5;
    %jmp/1 T_47.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x600001690090_0;
    %inv;
    %store/vec4 v0x600001690090_0, 0, 1;
    %jmp T_47.0;
T_47.1 ;
    %pop/vec4 1;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Computer_Test.v";
    "./ALU_System.v";
    "./MUX_4bit.v";
    "./MUX_2bit.v";
    "./ALU.v";
    "./ARF.v";
    "./IR.v";
    "./Memory.v";
    "./RF.v";
    "./ControlUnit.v";
