DMA_CTRL_ACK,VAR_0
DMA_DEV_TO_MEM,VAR_1
DMA_FROM_DEVICE,VAR_2
DMA_MEM_TO_DEV,VAR_3
DMA_PREP_INTERRUPT,VAR_4
DREQ0EN,VAR_5
EIO,VAR_6
FLINTDMACR,FUNC_0
dev_err,FUNC_1
dev_warn,FUNC_2
dma_async_issue_pending,FUNC_3
dma_map_single,FUNC_4
dma_mapping_error,FUNC_5
dma_submit_error,FUNC_6
dma_unmap_single,FUNC_7
dmaengine_prep_slave_single,FUNC_8
dmaengine_submit,FUNC_9
dmaengine_terminate_all,FUNC_10
flctl_dma_complete,VAR_7
flctl_release_dma,FUNC_11
msecs_to_jiffies,FUNC_12
readl,FUNC_13
wait_for_completion_timeout,FUNC_14
writel,FUNC_15
flctl_dma_fifo0_transfer,FUNC_16
flctl,VAR_8
buf,VAR_9
len,VAR_10
dir,VAR_11
desc,VAR_12
chan,VAR_13
tr_dir,VAR_14
dma_addr,VAR_15
cookie,VAR_16
reg,VAR_17
ret,VAR_18
