# Implementation

### This folder contains the verilog code for the two processors and the modules used to in them.

### Processors:
- [singleCycle](./singleCycleProcessor)
- [pipelined](./pipelinedProcessor)

### Modules :
- [ALU](./ALU)
- [CU](./CU)
- [forwardingUnit](./forwardingUnit)
- [instructionFetch](./instructionFetch)
- [instructionMemory](./instructionMemory)
- [registerFile](./registerFile)
- [flipFlops](./flipFlops)