# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trabalho_7_Grupo_12.srcs/sources_1/new/BCD_7S_0toF.vhd" \
"../../../../Trabalho_7_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd" \
"../../../../Trabalho_7_Grupo_12.srcs/sources_1/new/main_counter_async_0toF.vhd" \
"../../../../Trabalho_7_Grupo_12.srcs/sources_1/new/ff_jk.vhd" \

# Do not sort compile order
nosort
