0.6
2017.4
Dec 15 2017
21:07:18
D:/Vivado_projects/c4_binary_counter/c4_binary_counter.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/Vivado_projects/c4_binary_counter/c4_binary_counter.srcs/sources_1/new/binary_counter.sv,1764538068,systemVerilog,,D:/Vivado_projects/c4_binary_counter/c4_binary_counter.srcs/sources_1/new/testbench.sv,,binary_counter,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/Vivado_projects/c4_binary_counter/c4_binary_counter.srcs/sources_1/new/testbench.sv,1764538469,systemVerilog,,,,testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
