// Seed: 3992188346
`timescale 1 ps / 1ps
`define pp_0 0
`define pp_1 0
module module_0;
  logic id_1, id_2;
  logic id_3;
  always @(posedge id_3) begin
    id_0 <= 1;
  end
  logic id_4;
endmodule
