Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    GIGABYTE-G5KD
Date:        Sun Feb 16 20:40:22 2025
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch AND_logic_gate_syn.prj
ProductType: synplify_pro





log file: "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.srr"
Running: AND_logic_gate_Implmnt in foreground

Running AND_logic_gate_syn|AND_logic_gate_Implmnt

Running: compile (Compile) on AND_logic_gate_syn|AND_logic_gate_Implmnt
# Sun Feb 16 20:40:22 2025

Running: compile_flow (Compile Process) on AND_logic_gate_syn|AND_logic_gate_Implmnt
# Sun Feb 16 20:40:22 2025

Running: compiler (Compile Input) on AND_logic_gate_syn|AND_logic_gate_Implmnt
# Sun Feb 16 20:40:22 2025
Copied D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_comp.srs to D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.srs

compiler completed
# Sun Feb 16 20:40:24 2025

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on AND_logic_gate_syn|AND_logic_gate_Implmnt
# Sun Feb 16 20:40:24 2025

multi_srs_gen completed
# Sun Feb 16 20:40:24 2025

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_mult.srs to D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.srs
Complete: Compile Process on AND_logic_gate_syn|AND_logic_gate_Implmnt

Running: premap (Pre-mapping) on AND_logic_gate_syn|AND_logic_gate_Implmnt
# Sun Feb 16 20:40:24 2025

premap completed
# Sun Feb 16 20:40:24 2025

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on AND_logic_gate_syn|AND_logic_gate_Implmnt

Running: map (Map) on AND_logic_gate_syn|AND_logic_gate_Implmnt
# Sun Feb 16 20:40:24 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on AND_logic_gate_syn|AND_logic_gate_Implmnt
# Sun Feb 16 20:40:24 2025
Copied D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_m.srm to D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.srm

fpga_mapper completed
# Sun Feb 16 20:40:25 2025

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on AND_logic_gate_syn|AND_logic_gate_Implmnt
Complete: Logic Synthesis on AND_logic_gate_syn|AND_logic_gate_Implmnt

exit status=0

exit status=0

