 Timing Path to y_reg[31]/D 
  
 Path Start Point : B[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    B[31]                       Rise  0.2000 0.0000 1.0000 0.191978   0.699202 0.89118           1       130      c             | 
|    CLOCK_slh__c205/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000            0.77983                                                   | 
|    CLOCK_slh__c205/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.240812   0.699202 0.940014          1       100                    | 
|    CLOCK_slh__c341/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410            0.77983                                                   | 
|    CLOCK_slh__c341/Z CLKBUF_X1 Rise  0.3650 0.0370 0.0070 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c342/A CLKBUF_X1 Rise  0.3650 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c342/Z CLKBUF_X1 Rise  0.3900 0.0250 0.0060 0.134015   0.699202 0.833218          1       100                    | 
|    CLOCK_slh__c343/A CLKBUF_X1 Rise  0.3900 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c343/Z CLKBUF_X1 Rise  0.4150 0.0250 0.0060 0.127516   0.699202 0.826718          1       100                    | 
|    CLOCK_slh__c793/A CLKBUF_X1 Rise  0.4150 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c793/Z CLKBUF_X1 Rise  0.4400 0.0250 0.0060 0.158198   0.699202 0.8574            1       100                    | 
|    CLOCK_slh__c794/A CLKBUF_X1 Rise  0.4400 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c794/Z CLKBUF_X1 Rise  0.4680 0.0280 0.0080 0.840211   1.06234  1.90255           1       100                    | 
|    y_reg[31]/D       DFF_X1    Rise  0.4680 0.0000 0.0080            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[31]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4680        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to y_reg[17]/D 
  
 Path Start Point : B[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[17]                       Rise  0.2000 0.0000 1.0000 0.444439 0.699202 1.14364           1       100      c             | 
|    CLOCK_slh__c145/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c145/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0410 0.144565 0.699202 0.843767          1       100                    | 
|    CLOCK_slh__c257/A CLKBUF_X1 Rise  0.3270 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c257/Z CLKBUF_X1 Rise  0.3650 0.0380 0.0080 0.146755 0.699202 0.845957          1       100                    | 
|    CLOCK_slh__c258/A CLKBUF_X1 Rise  0.3650 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c258/Z CLKBUF_X1 Rise  0.3910 0.0260 0.0060 0.13986  0.699202 0.839062          1       100                    | 
|    CLOCK_slh__c259/A CLKBUF_X1 Rise  0.3910 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c259/Z CLKBUF_X1 Rise  0.4160 0.0250 0.0060 0.13565  0.699202 0.834852          1       100                    | 
|    CLOCK_slh__c653/A CLKBUF_X1 Rise  0.4160 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c653/Z CLKBUF_X1 Rise  0.4410 0.0250 0.0060 0.142691 0.699202 0.841893          1       100                    | 
|    CLOCK_slh__c654/A CLKBUF_X1 Rise  0.4410 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c654/Z CLKBUF_X1 Rise  0.4680 0.0270 0.0070 0.297833 1.06234  1.36018           1       100                    | 
|    y_reg[17]/D       DFF_X1    Rise  0.4680 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[17]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4680        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to y_reg[30]/D 
  
 Path Start Point : B[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[30]                       Rise  0.2000 0.0000 1.0000 0.576658 0.699202 1.27586           1       130      c             | 
|    CLOCK_slh__c195/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c195/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.186383 0.699202 0.885585          1       100                    | 
|    CLOCK_slh__c521/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c521/Z CLKBUF_X1 Rise  0.3660 0.0380 0.0080 0.130886 0.699202 0.830088          1       100                    | 
|    CLOCK_slh__c522/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c522/Z CLKBUF_X1 Rise  0.3920 0.0260 0.0060 0.138301 0.699202 0.837503          1       100                    | 
|    CLOCK_slh__c523/A CLKBUF_X1 Rise  0.3920 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c523/Z CLKBUF_X1 Rise  0.4170 0.0250 0.0060 0.119438 0.699202 0.81864           1       100                    | 
|    CLOCK_slh__c791/A CLKBUF_X1 Rise  0.4170 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c791/Z CLKBUF_X1 Rise  0.4420 0.0250 0.0060 0.205818 0.699202 0.90502           1       100                    | 
|    CLOCK_slh__c792/A CLKBUF_X1 Rise  0.4420 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c792/Z CLKBUF_X1 Rise  0.4690 0.0270 0.0070 0.346962 1.06234  1.4093            1       100                    | 
|    y_reg[30]/D       DFF_X1    Rise  0.4690 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[30]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4690        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to x_reg[14]/D 
  
 Path Start Point : A[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[14]                       Rise  0.2000 0.0000 1.0000 0.540239 0.699202 1.23944           1       100      c             | 
|    CLOCK_slh__c229/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c229/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0400 0.129239 0.699202 0.828441          1       100                    | 
|    CLOCK_slh__c383/A CLKBUF_X1 Rise  0.3270 0.0000 0.0400          0.77983                                                   | 
|    CLOCK_slh__c383/Z CLKBUF_X1 Rise  0.3640 0.0370 0.0080 0.140939 0.699202 0.840141          1       100                    | 
|    CLOCK_slh__c384/A CLKBUF_X1 Rise  0.3640 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c384/Z CLKBUF_X1 Rise  0.3900 0.0260 0.0060 0.139547 0.699202 0.838749          1       100                    | 
|    CLOCK_slh__c385/A CLKBUF_X1 Rise  0.3900 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c385/Z CLKBUF_X1 Rise  0.4160 0.0260 0.0070 0.43309  0.699202 1.13229           1       100                    | 
|    CLOCK_slh__c769/A CLKBUF_X1 Rise  0.4160 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c769/Z CLKBUF_X1 Rise  0.4420 0.0260 0.0070 0.225042 0.699202 0.924244          1       100                    | 
|    CLOCK_slh__c770/A CLKBUF_X1 Rise  0.4420 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c770/Z CLKBUF_X1 Rise  0.4690 0.0270 0.0070 0.29574  1.06234  1.35808           1       100                    | 
|    x_reg[14]/D       DFF_X1    Rise  0.4690 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[14]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0200 0.3920 | 
| data required time                        |  0.3920        | 
|                                           |                | 
| data arrival time                         |  0.4690        | 
| data required time                        | -0.3920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to y_reg[11]/D 
  
 Path Start Point : B[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[11]                       Rise  0.2000 0.0000 1.0000 0.706997 0.699202 1.4062            1       100      c             | 
|    CLOCK_slh__c175/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c175/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0410 0.137386 0.699202 0.836589          1       100                    | 
|    CLOCK_slh__c497/A CLKBUF_X1 Rise  0.3270 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c497/Z CLKBUF_X1 Rise  0.3650 0.0380 0.0080 0.31745  0.699202 1.01665           1       100                    | 
|    CLOCK_slh__c498/A CLKBUF_X1 Rise  0.3650 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c498/Z CLKBUF_X1 Rise  0.3910 0.0260 0.0070 0.265692 0.699202 0.964894          1       100                    | 
|    CLOCK_slh__c499/A CLKBUF_X1 Rise  0.3910 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c499/Z CLKBUF_X1 Rise  0.4180 0.0270 0.0070 0.510908 0.699202 1.21011           1       100                    | 
|    CLOCK_slh__c777/A CLKBUF_X1 Rise  0.4180 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c777/Z CLKBUF_X1 Rise  0.4430 0.0250 0.0060 0.171651 0.699202 0.870853          1       100                    | 
|    CLOCK_slh__c778/A CLKBUF_X1 Rise  0.4430 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c778/Z CLKBUF_X1 Rise  0.4700 0.0270 0.0080 0.565328 1.06234  1.62767           1       100                    | 
|    y_reg[11]/D       DFF_X1    Rise  0.4700 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[11]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4700        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to y_reg[15]/D 
  
 Path Start Point : B[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[15]                       Rise  0.2000 0.0000 1.0000 0.380729 0.699202 1.07993           1       100      c             | 
|    CLOCK_slh__c137/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c137/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.19699  0.699202 0.896193          1       100                    | 
|    CLOCK_slh__c425/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c425/Z CLKBUF_X1 Rise  0.3660 0.0380 0.0080 0.33552  0.699202 1.03472           1       100                    | 
|    CLOCK_slh__c426/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c426/Z CLKBUF_X1 Rise  0.3930 0.0270 0.0070 0.378634 0.699202 1.07784           1       100                    | 
|    CLOCK_slh__c427/A CLKBUF_X1 Rise  0.3930 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c427/Z CLKBUF_X1 Rise  0.4190 0.0260 0.0070 0.333622 0.699202 1.03282           1       100                    | 
|    CLOCK_slh__c657/A CLKBUF_X1 Rise  0.4190 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c657/Z CLKBUF_X1 Rise  0.4440 0.0250 0.0060 0.138793 0.699202 0.837995          1       100                    | 
|    CLOCK_slh__c658/A CLKBUF_X1 Rise  0.4440 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c658/Z CLKBUF_X1 Rise  0.4700 0.0260 0.0070 0.130188 1.06234  1.19253           1       100                    | 
|    y_reg[15]/D       DFF_X1    Rise  0.4700 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[15]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4700        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to y_reg[16]/D 
  
 Path Start Point : B[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[16]                       Rise  0.2000 0.0000 1.0000 0.483081 0.699202 1.18228           1       100      c             | 
|    CLOCK_slh__c189/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c189/Z CLKBUF_X1 Rise  0.3290 0.1290 0.0410 0.2822   0.699202 0.981402          1       100                    | 
|    CLOCK_slh__c317/A CLKBUF_X1 Rise  0.3290 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c317/Z CLKBUF_X1 Rise  0.3670 0.0380 0.0080 0.130069 0.699202 0.829271          1       100                    | 
|    CLOCK_slh__c318/A CLKBUF_X1 Rise  0.3670 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c318/Z CLKBUF_X1 Rise  0.3930 0.0260 0.0060 0.142825 0.699202 0.842027          1       100                    | 
|    CLOCK_slh__c319/A CLKBUF_X1 Rise  0.3930 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c319/Z CLKBUF_X1 Rise  0.4180 0.0250 0.0060 0.156865 0.699202 0.856067          1       100                    | 
|    CLOCK_slh__c681/A CLKBUF_X1 Rise  0.4180 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c681/Z CLKBUF_X1 Rise  0.4430 0.0250 0.0070 0.297461 0.699202 0.996663          1       100                    | 
|    CLOCK_slh__c682/A CLKBUF_X1 Rise  0.4430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c682/Z CLKBUF_X1 Rise  0.4700 0.0270 0.0070 0.316726 1.06234  1.37907           1       100                    | 
|    y_reg[16]/D       DFF_X1    Rise  0.4700 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[16]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4700        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to y_reg[26]/D 
  
 Path Start Point : B[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[26]                       Rise  0.2000 0.0000 1.0000 0.266785 0.699202 0.965987          1       130      c             | 
|    CLOCK_slh__c197/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.202746 0.699202 0.901948          1       100                    | 
|    CLOCK_slh__c473/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c473/Z CLKBUF_X1 Rise  0.3660 0.0380 0.0080 0.245753 0.699202 0.944955          1       100                    | 
|    CLOCK_slh__c474/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c474/Z CLKBUF_X1 Rise  0.3920 0.0260 0.0060 0.13712  0.699202 0.836322          1       100                    | 
|    CLOCK_slh__c475/A CLKBUF_X1 Rise  0.3920 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c475/Z CLKBUF_X1 Rise  0.4170 0.0250 0.0060 0.128046 0.699202 0.827248          1       100                    | 
|    CLOCK_slh__c795/A CLKBUF_X1 Rise  0.4170 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c795/Z CLKBUF_X1 Rise  0.4420 0.0250 0.0060 0.171168 0.699202 0.87037           1       100                    | 
|    CLOCK_slh__c796/A CLKBUF_X1 Rise  0.4420 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c796/Z CLKBUF_X1 Rise  0.4700 0.0280 0.0080 0.592475 1.06234  1.65482           1       100                    | 
|    y_reg[26]/D       DFF_X1    Rise  0.4700 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[26]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4700        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to x_reg[28]/D 
  
 Path Start Point : A[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[28]                       Rise  0.2000  0.0000 1.0000             0.397918 0.699202 1.09712           1       130      c             | 
|    CLOCK_slh__c185/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.3310  0.1310 0.0420             0.555531 0.699202 1.25473           1       100                    | 
|    CLOCK_slh__c305/A CLKBUF_X1 Rise  0.3270 -0.0040 0.0420    -0.0040           0.77983                                                   | 
|    CLOCK_slh__c305/Z CLKBUF_X1 Rise  0.3650  0.0380 0.0080             0.186778 0.699202 0.88598           1       100                    | 
|    CLOCK_slh__c306/A CLKBUF_X1 Rise  0.3650  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c306/Z CLKBUF_X1 Rise  0.3910  0.0260 0.0070             0.243894 0.699202 0.943096          1       100                    | 
|    CLOCK_slh__c307/A CLKBUF_X1 Rise  0.3910  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c307/Z CLKBUF_X1 Rise  0.4160  0.0250 0.0060             0.147748 0.699202 0.84695           1       100                    | 
|    CLOCK_slh__c697/A CLKBUF_X1 Rise  0.4160  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c697/Z CLKBUF_X1 Rise  0.4430  0.0270 0.0080             0.813987 0.699202 1.51319           1       100                    | 
|    CLOCK_slh__c698/A CLKBUF_X1 Rise  0.4420 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c698/Z CLKBUF_X1 Rise  0.4710  0.0290 0.0080             0.690649 1.06234  1.75299           1       100                    | 
|    x_reg[28]/D       DFF_X1    Rise  0.4710  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[28]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4710        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to y_reg[3]/D 
  
 Path Start Point : B[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    B[3]                        Rise  0.2000 0.0000 1.0000 0.400228   0.699202 1.09943           1       100      c             | 
|    CLOCK_slh__c235/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000            0.77983                                                   | 
|    CLOCK_slh__c235/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.201194   0.699202 0.900396          1       100                    | 
|    CLOCK_slh__c371/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410            0.77983                                                   | 
|    CLOCK_slh__c371/Z CLKBUF_X1 Rise  0.3660 0.0380 0.0080 0.239288   0.699202 0.93849           1       100                    | 
|    CLOCK_slh__c372/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080            0.77983                                                   | 
|    CLOCK_slh__c372/Z CLKBUF_X1 Rise  0.3910 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c373/A CLKBUF_X1 Rise  0.3910 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c373/Z CLKBUF_X1 Rise  0.4150 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c749/A CLKBUF_X1 Rise  0.4150 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c749/Z CLKBUF_X1 Rise  0.4420 0.0270 0.0070 0.6698     0.699202 1.369             1       100                    | 
|    CLOCK_slh__c750/A CLKBUF_X1 Rise  0.4420 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c750/Z CLKBUF_X1 Rise  0.4710 0.0290 0.0090 0.923501   1.06234  1.98584           1       100                    | 
|    y_reg[3]/D        DFF_X1    Rise  0.4710 0.0000 0.0090            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[3]/CK         DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4710        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to y_reg[23]/D 
  
 Path Start Point : B[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[23]                       Rise  0.2000 0.0000 1.0000 0.23176  0.699202 0.930962          1       100      c             | 
|    CLOCK_slh__c155/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c155/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.188747 0.699202 0.887949          1       100                    | 
|    CLOCK_slh__c329/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c329/Z CLKBUF_X1 Rise  0.3660 0.0380 0.0080 0.23785  0.699202 0.937052          1       100                    | 
|    CLOCK_slh__c330/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c330/Z CLKBUF_X1 Rise  0.3920 0.0260 0.0070 0.346714 0.699202 1.04592           1       100                    | 
|    CLOCK_slh__c331/A CLKBUF_X1 Rise  0.3920 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c331/Z CLKBUF_X1 Rise  0.4180 0.0260 0.0070 0.29699  0.699202 0.996192          1       100                    | 
|    CLOCK_slh__c673/A CLKBUF_X1 Rise  0.4180 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c673/Z CLKBUF_X1 Rise  0.4440 0.0260 0.0070 0.322545 0.699202 1.02175           1       100                    | 
|    CLOCK_slh__c674/A CLKBUF_X1 Rise  0.4440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c674/Z CLKBUF_X1 Rise  0.4710 0.0270 0.0070 0.289483 1.06234  1.35183           1       100                    | 
|    y_reg[23]/D       DFF_X1    Rise  0.4710 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[23]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4710        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to y_reg[12]/D 
  
 Path Start Point : B[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[12]                       Rise  0.2000 0.0000 1.0000 0.360116 0.699202 1.05932           1       100      c             | 
|    CLOCK_slh__c141/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c141/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.19554  0.699202 0.894742          1       100                    | 
|    CLOCK_slh__c389/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c389/Z CLKBUF_X1 Rise  0.3660 0.0380 0.0080 0.341738 0.699202 1.04094           1       100                    | 
|    CLOCK_slh__c390/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c390/Z CLKBUF_X1 Rise  0.3930 0.0270 0.0070 0.491568 0.699202 1.19077           1       100                    | 
|    CLOCK_slh__c391/A CLKBUF_X1 Rise  0.3930 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c391/Z CLKBUF_X1 Rise  0.4190 0.0260 0.0070 0.321395 0.699202 1.0206            1       100                    | 
|    CLOCK_slh__c661/A CLKBUF_X1 Rise  0.4190 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c661/Z CLKBUF_X1 Rise  0.4450 0.0260 0.0070 0.309853 0.699202 1.00905           1       100                    | 
|    CLOCK_slh__c662/A CLKBUF_X1 Rise  0.4450 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c662/Z CLKBUF_X1 Rise  0.4720 0.0270 0.0070 0.322191 1.06234  1.38453           1       100                    | 
|    y_reg[12]/D       DFF_X1    Rise  0.4720 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[12]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4720        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to y_reg[22]/D 
  
 Path Start Point : B[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    B[22]                       Rise  0.2000 0.0000 1.0000 0.257237   0.699202 0.956439          1       100      c             | 
|    CLOCK_slh__c153/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000            0.77983                                                   | 
|    CLOCK_slh__c153/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0420 0.436251   0.699202 1.13545           1       100                    | 
|    CLOCK_slh__c323/A CLKBUF_X1 Rise  0.3300 0.0000 0.0420            0.77983                                                   | 
|    CLOCK_slh__c323/Z CLKBUF_X1 Rise  0.3680 0.0380 0.0080 0.167027   0.699202 0.866229          1       100                    | 
|    CLOCK_slh__c324/A CLKBUF_X1 Rise  0.3680 0.0000 0.0080            0.77983                                                   | 
|    CLOCK_slh__c324/Z CLKBUF_X1 Rise  0.3930 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c325/A CLKBUF_X1 Rise  0.3930 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c325/Z CLKBUF_X1 Rise  0.4180 0.0250 0.0060 0.207461   0.699202 0.906663          1       100                    | 
|    CLOCK_slh__c669/A CLKBUF_X1 Rise  0.4180 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c669/Z CLKBUF_X1 Rise  0.4440 0.0260 0.0070 0.390413   0.699202 1.08962           1       100                    | 
|    CLOCK_slh__c670/A CLKBUF_X1 Rise  0.4440 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c670/Z CLKBUF_X1 Rise  0.4720 0.0280 0.0080 0.465932   1.06234  1.52827           1       100                    | 
|    y_reg[22]/D       DFF_X1    Rise  0.4720 0.0000 0.0080            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[22]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4720        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to x_reg[1]/D 
  
 Path Start Point : A[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                        Rise  0.2000 0.0000 1.0000 0.943594   0.699202 1.6428            1       100      c             | 
|    CLOCK_slh__c129/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000            0.77983                                                   | 
|    CLOCK_slh__c129/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0420 0.445729   0.699202 1.14493           1       100                    | 
|    CLOCK_slh__c569/A CLKBUF_X1 Rise  0.3300 0.0000 0.0420            0.77983                                                   | 
|    CLOCK_slh__c569/Z CLKBUF_X1 Rise  0.3680 0.0380 0.0080 0.302021   0.699202 1.00122           1       100                    | 
|    CLOCK_slh__c570/A CLKBUF_X1 Rise  0.3680 0.0000 0.0080            0.77983                                                   | 
|    CLOCK_slh__c570/Z CLKBUF_X1 Rise  0.3930 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c571/A CLKBUF_X1 Rise  0.3930 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c571/Z CLKBUF_X1 Rise  0.4180 0.0250 0.0060 0.197494   0.699202 0.896696          1       100                    | 
|    CLOCK_slh__c773/A CLKBUF_X1 Rise  0.4180 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c773/Z CLKBUF_X1 Rise  0.4420 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c774/A CLKBUF_X1 Rise  0.4420 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c774/Z CLKBUF_X1 Rise  0.4730 0.0310 0.0110 1.90641    1.06234  2.96875           1       100                    | 
|    x_reg[1]/D        DFF_X1    Rise  0.4730 0.0000 0.0110            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[1]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4730        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to y_reg[21]/D 
  
 Path Start Point : B[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[21]                       Rise  0.2000 0.0000 1.0000 0.177456 0.699202 0.876658          1       100      c             | 
|    CLOCK_slh__c151/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c151/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0420 0.413743 0.699202 1.11295           1       100                    | 
|    CLOCK_slh__c395/A CLKBUF_X1 Rise  0.3300 0.0000 0.0420          0.77983                                                   | 
|    CLOCK_slh__c395/Z CLKBUF_X1 Rise  0.3680 0.0380 0.0080 0.21203  0.699202 0.911232          1       100                    | 
|    CLOCK_slh__c396/A CLKBUF_X1 Rise  0.3680 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c396/Z CLKBUF_X1 Rise  0.3940 0.0260 0.0070 0.298979 0.699202 0.998181          1       100                    | 
|    CLOCK_slh__c397/A CLKBUF_X1 Rise  0.3940 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c397/Z CLKBUF_X1 Rise  0.4200 0.0260 0.0070 0.392933 0.699202 1.09214           1       100                    | 
|    CLOCK_slh__c689/A CLKBUF_X1 Rise  0.4200 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c689/Z CLKBUF_X1 Rise  0.4460 0.0260 0.0070 0.297318 0.699202 0.99652           1       100                    | 
|    CLOCK_slh__c690/A CLKBUF_X1 Rise  0.4460 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c690/Z CLKBUF_X1 Rise  0.4730 0.0270 0.0070 0.252412 1.06234  1.31475           1       100                    | 
|    y_reg[21]/D       DFF_X1    Rise  0.4730 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[21]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4730        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to x_reg[0]/D 
  
 Path Start Point : A[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[0]                        Rise  0.2000 0.0000 1.0000 1.03169  0.699202 1.73089           1       100      c             | 
|    CLOCK_slh__c133/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c133/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0410 0.147825 0.699202 0.847027          1       100                    | 
|    CLOCK_slh__c479/A CLKBUF_X1 Rise  0.3270 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c479/Z CLKBUF_X1 Rise  0.3660 0.0390 0.0080 0.46253  0.699202 1.16173           1       100                    | 
|    CLOCK_slh__c480/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c480/Z CLKBUF_X1 Rise  0.3930 0.0270 0.0070 0.376704 0.699202 1.07591           1       100                    | 
|    CLOCK_slh__c481/A CLKBUF_X1 Rise  0.3930 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c481/Z CLKBUF_X1 Rise  0.4190 0.0260 0.0070 0.250841 0.699202 0.950043          1       100                    | 
|    CLOCK_slh__c709/A CLKBUF_X1 Rise  0.4190 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c709/Z CLKBUF_X1 Rise  0.4450 0.0260 0.0070 0.382206 0.699202 1.08141           1       100                    | 
|    CLOCK_slh__c710/A CLKBUF_X1 Rise  0.4450 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c710/Z CLKBUF_X1 Rise  0.4740 0.0290 0.0090 0.919474 1.06234  1.98182           1       100                    | 
|    x_reg[0]/D        DFF_X1    Rise  0.4740 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[0]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4740        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to y_reg[7]/D 
  
 Path Start Point : B[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[7]                        Rise  0.2000 0.0000 1.0000 0.543701 0.699202 1.2429            1       100      c             | 
|    CLOCK_slh__c217/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c217/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0410 0.363753 0.699202 1.06295           1       100                    | 
|    CLOCK_slh__c467/A CLKBUF_X1 Rise  0.3300 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c467/Z CLKBUF_X1 Rise  0.3700 0.0400 0.0090 0.84031  0.699202 1.53951           1       100                    | 
|    CLOCK_slh__c468/A CLKBUF_X1 Rise  0.3700 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c468/Z CLKBUF_X1 Rise  0.3960 0.0260 0.0060 0.14982  0.699202 0.849022          1       100                    | 
|    CLOCK_slh__c469/A CLKBUF_X1 Rise  0.3960 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c469/Z CLKBUF_X1 Rise  0.4210 0.0250 0.0060 0.157005 0.699202 0.856207          1       100                    | 
|    CLOCK_slh__c783/A CLKBUF_X1 Rise  0.4210 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c783/Z CLKBUF_X1 Rise  0.4460 0.0250 0.0060 0.207639 0.699202 0.906842          1       100                    | 
|    CLOCK_slh__c784/A CLKBUF_X1 Rise  0.4460 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c784/Z CLKBUF_X1 Rise  0.4730 0.0270 0.0080 0.509578 1.06234  1.57192           1       100                    | 
|    y_reg[7]/D        DFF_X1    Rise  0.4730 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[7]/CK         DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0200 0.3920 | 
| data required time                        |  0.3920        | 
|                                           |                | 
| data arrival time                         |  0.4730        | 
| data required time                        | -0.3920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to y_reg[25]/D 
  
 Path Start Point : B[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[25]                       Rise  0.2000 0.0000 1.0000 1.28156  0.699202 1.98076           1       100      c             | 
|    CLOCK_slh__c177/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0410 0.141583 0.699202 0.840785          1       100                    | 
|    CLOCK_slh__c335/A CLKBUF_X1 Rise  0.3270 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c335/Z CLKBUF_X1 Rise  0.3650 0.0380 0.0080 0.127655 0.699202 0.826857          1       100                    | 
|    CLOCK_slh__c336/A CLKBUF_X1 Rise  0.3650 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c336/Z CLKBUF_X1 Rise  0.3910 0.0260 0.0060 0.199064 0.699202 0.898266          1       100                    | 
|    CLOCK_slh__c337/A CLKBUF_X1 Rise  0.3910 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c337/Z CLKBUF_X1 Rise  0.4160 0.0250 0.0060 0.156643 0.699202 0.855845          1       100                    | 
|    CLOCK_slh__c677/A CLKBUF_X1 Rise  0.4160 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c677/Z CLKBUF_X1 Rise  0.4420 0.0260 0.0070 0.465486 0.699202 1.16469           1       100                    | 
|    CLOCK_slh__c678/A CLKBUF_X1 Rise  0.4420 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c678/Z CLKBUF_X1 Rise  0.4750 0.0330 0.0110 2.2602   1.06234  3.32254           1       100                    | 
|    y_reg[25]/D       DFF_X1    Rise  0.4750 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[25]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4750        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to y_reg[20]/D 
  
 Path Start Point : B[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[20]                       Rise  0.2000 0.0000 1.0000 0.266754 0.699202 0.965956          1       100      c             | 
|    CLOCK_slh__c149/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c149/Z CLKBUF_X1 Rise  0.3290 0.1290 0.0410 0.282765 0.699202 0.981967          1       100                    | 
|    CLOCK_slh__c359/A CLKBUF_X1 Rise  0.3290 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c359/Z CLKBUF_X1 Rise  0.3670 0.0380 0.0080 0.358205 0.699202 1.05741           1       100                    | 
|    CLOCK_slh__c360/A CLKBUF_X1 Rise  0.3670 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c360/Z CLKBUF_X1 Rise  0.3940 0.0270 0.0070 0.648182 0.699202 1.34738           1       100                    | 
|    CLOCK_slh__c361/A CLKBUF_X1 Rise  0.3940 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c361/Z CLKBUF_X1 Rise  0.4220 0.0280 0.0080 1.05893  0.699202 1.75813           1       100                    | 
|    CLOCK_slh__c645/A CLKBUF_X1 Rise  0.4220 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c645/Z CLKBUF_X1 Rise  0.4480 0.0260 0.0070 0.292942 0.699202 0.992144          1       100                    | 
|    CLOCK_slh__c646/A CLKBUF_X1 Rise  0.4480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c646/Z CLKBUF_X1 Rise  0.4750 0.0270 0.0070 0.173244 1.06234  1.23559           1       100                    | 
|    y_reg[20]/D       DFF_X1    Rise  0.4750 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[20]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4750        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to y_reg[24]/D 
  
 Path Start Point : B[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    B[24]                       Rise  0.2000  0.0000 1.0000             0.22158  0.699202 0.920782          1       130      c             | 
|    CLOCK_slh__c207/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c207/Z CLKBUF_X1 Rise  0.3320  0.1320 0.0420             0.600906 0.699202 1.30011           1       100                    | 
|    CLOCK_slh__c311/A CLKBUF_X1 Rise  0.3320  0.0000 0.0420                      0.77983                                                   | 
|    CLOCK_slh__c311/Z CLKBUF_X1 Rise  0.3710  0.0390 0.0080             0.361344 0.699202 1.06055           1       100                    | 
|    CLOCK_slh__c312/A CLKBUF_X1 Rise  0.3710  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c312/Z CLKBUF_X1 Rise  0.3970  0.0260 0.0070             0.228458 0.699202 0.92766           1       100                    | 
|    CLOCK_slh__c313/A CLKBUF_X1 Rise  0.3970  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c313/Z CLKBUF_X1 Rise  0.4230  0.0260 0.0070             0.41712  0.699202 1.11632           1       100                    | 
|    CLOCK_slh__c799/A CLKBUF_X1 Rise  0.4230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c799/Z CLKBUF_X1 Rise  0.4480  0.0250 0.0060             0.197697 0.699202 0.896899          1       100                    | 
|    CLOCK_slh__c800/A CLKBUF_X1 Rise  0.4480  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c800/Z CLKBUF_X1 Rise  0.4760  0.0280 0.0080             0.727993 1.06234  1.79033           1       100                    | 
|    y_reg[24]/D       DFF_X1    Rise  0.4750 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[24]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4750        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to x_reg[4]/D 
  
 Path Start Point : A[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[4]                        Rise  0.2000 0.0000 1.0000 0.717706 0.699202 1.41691           1       100      c             | 
|    CLOCK_slh__c167/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c167/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0400 0.127448 0.699202 0.82665           1       100                    | 
|    CLOCK_slh__c449/A CLKBUF_X1 Rise  0.3270 0.0000 0.0400          0.77983                                                   | 
|    CLOCK_slh__c449/Z CLKBUF_X1 Rise  0.3650 0.0380 0.0080 0.293178 0.699202 0.99238           1       100                    | 
|    CLOCK_slh__c450/A CLKBUF_X1 Rise  0.3650 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c450/Z CLKBUF_X1 Rise  0.3910 0.0260 0.0070 0.338197 0.699202 1.0374            1       100                    | 
|    CLOCK_slh__c451/A CLKBUF_X1 Rise  0.3910 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c451/Z CLKBUF_X1 Rise  0.4170 0.0260 0.0070 0.432886 0.699202 1.13209           1       100                    | 
|    CLOCK_slh__c721/A CLKBUF_X1 Rise  0.4170 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c721/Z CLKBUF_X1 Rise  0.4430 0.0260 0.0070 0.353335 0.699202 1.05254           1       100                    | 
|    CLOCK_slh__c722/A CLKBUF_X1 Rise  0.4430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c722/Z CLKBUF_X1 Rise  0.4760 0.0330 0.0120 2.37697  1.06234  3.43931           1       100                    | 
|    x_reg[4]/D        DFF_X1    Rise  0.4760 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[4]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4760        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to x_reg[21]/D 
  
 Path Start Point : A[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[21]                       Rise  0.2000 0.0000 1.0000 3.04927  0.699202 3.74847           1       100      c             | 
|    CLOCK_slh__c203/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c203/Z CLKBUF_X1 Rise  0.3290 0.1290 0.0410 0.33966  0.699202 1.03886           1       100                    | 
|    CLOCK_slh__c599/A CLKBUF_X1 Rise  0.3290 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c599/Z CLKBUF_X1 Rise  0.3670 0.0380 0.0080 0.318125 0.699202 1.01733           1       100                    | 
|    CLOCK_slh__c600/A CLKBUF_X1 Rise  0.3670 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c600/Z CLKBUF_X1 Rise  0.3930 0.0260 0.0070 0.269111 0.699202 0.968313          1       100                    | 
|    CLOCK_slh__c601/A CLKBUF_X1 Rise  0.3930 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c601/Z CLKBUF_X1 Rise  0.4180 0.0250 0.0060 0.136718 0.699202 0.83592           1       100                    | 
|    CLOCK_slh__c815/A CLKBUF_X1 Rise  0.4180 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c815/Z CLKBUF_X1 Rise  0.4440 0.0260 0.0070 0.476783 0.699202 1.17599           1       100                    | 
|    CLOCK_slh__c816/A CLKBUF_X1 Rise  0.4440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c816/Z CLKBUF_X1 Rise  0.4760 0.0320 0.0110 1.92832  1.06234  2.99066           1       100                    | 
|    x_reg[21]/D       DFF_X1    Rise  0.4760 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[21]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4760        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to x_reg[31]/D 
  
 Path Start Point : A[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[31]                       Rise  0.2000 0.0000 1.0000 0.706419 0.699202 1.40562           1       130      c             | 
|    CLOCK_slh__c187/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c187/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0420 0.421181 0.699202 1.12038           1       100                    | 
|    CLOCK_slh__c269/A CLKBUF_X1 Rise  0.3300 0.0000 0.0420          0.77983                                                   | 
|    CLOCK_slh__c269/Z CLKBUF_X1 Rise  0.3690 0.0390 0.0080 0.318966 0.699202 1.01817           1       100                    | 
|    CLOCK_slh__c270/A CLKBUF_X1 Rise  0.3690 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c270/Z CLKBUF_X1 Rise  0.3960 0.0270 0.0070 0.446001 0.699202 1.1452            1       100                    | 
|    CLOCK_slh__c271/A CLKBUF_X1 Rise  0.3960 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c271/Z CLKBUF_X1 Rise  0.4220 0.0260 0.0070 0.271736 0.699202 0.970938          1       100                    | 
|    CLOCK_slh__c781/A CLKBUF_X1 Rise  0.4220 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c781/Z CLKBUF_X1 Rise  0.4480 0.0260 0.0070 0.363654 0.699202 1.06286           1       100                    | 
|    CLOCK_slh__c782/A CLKBUF_X1 Rise  0.4480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c782/Z CLKBUF_X1 Rise  0.4760 0.0280 0.0080 0.73387  1.06234  1.79621           1       100                    | 
|    x_reg[31]/D       DFF_X1    Rise  0.4760 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[31]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4760        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to y_reg[13]/D 
  
 Path Start Point : B[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    B[13]                       Rise  0.2000  0.0000 1.0000             0.181144 0.699202 0.880346          1       100      c             | 
|    CLOCK_slh__c139/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c139/Z CLKBUF_X1 Rise  0.3290  0.1290 0.0410             0.302392 0.699202 1.00159           1       100                    | 
|    CLOCK_slh__c281/A CLKBUF_X1 Rise  0.3290  0.0000 0.0410                      0.77983                                                   | 
|    CLOCK_slh__c281/Z CLKBUF_X1 Rise  0.3690  0.0400 0.0090             0.682814 0.699202 1.38202           1       100                    | 
|    CLOCK_slh__c282/A CLKBUF_X1 Rise  0.3680 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c282/Z CLKBUF_X1 Rise  0.3950  0.0270 0.0070             0.397607 0.699202 1.09681           1       100                    | 
|    CLOCK_slh__c283/A CLKBUF_X1 Rise  0.3950  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c283/Z CLKBUF_X1 Rise  0.4210  0.0260 0.0070             0.429612 0.699202 1.12881           1       100                    | 
|    CLOCK_slh__c641/A CLKBUF_X1 Rise  0.4210  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c641/Z CLKBUF_X1 Rise  0.4480  0.0270 0.0070             0.52592  0.699202 1.22512           1       100                    | 
|    CLOCK_slh__c642/A CLKBUF_X1 Rise  0.4480  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c642/Z CLKBUF_X1 Rise  0.4780  0.0300 0.0090             1.36655  1.06234  2.42889           1       100                    | 
|    y_reg[13]/D       DFF_X1    Rise  0.4770 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[13]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4770        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to x_reg[7]/D 
  
 Path Start Point : A[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[7]                        Rise  0.2000  0.0000 1.0000             1.27582  0.699202 1.97503           1       100      c             | 
|    CLOCK_slh__c165/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c165/Z CLKBUF_X1 Rise  0.3350  0.1350 0.0430             0.852259 0.699202 1.55146           1       100                    | 
|    CLOCK_slh__c443/A CLKBUF_X1 Rise  0.3320 -0.0030 0.0430    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c443/Z CLKBUF_X1 Rise  0.3700  0.0380 0.0080             0.2289   0.699202 0.928102          1       100                    | 
|    CLOCK_slh__c444/A CLKBUF_X1 Rise  0.3700  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c444/Z CLKBUF_X1 Rise  0.3970  0.0270 0.0070             0.394611 0.699202 1.09381           1       100                    | 
|    CLOCK_slh__c445/A CLKBUF_X1 Rise  0.3970  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c445/Z CLKBUF_X1 Rise  0.4230  0.0260 0.0070             0.277013 0.699202 0.976215          1       100                    | 
|    CLOCK_slh__c717/A CLKBUF_X1 Rise  0.4230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c717/Z CLKBUF_X1 Rise  0.4490  0.0260 0.0060             0.212764 0.699202 0.911966          1       100                    | 
|    CLOCK_slh__c718/A CLKBUF_X1 Rise  0.4490  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c718/Z CLKBUF_X1 Rise  0.4780  0.0290 0.0090             1.08159  1.06234  2.14393           1       100                    | 
|    x_reg[7]/D        DFF_X1    Rise  0.4780  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[7]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4780        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to y_reg[18]/D 
  
 Path Start Point : B[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[18]                       Rise  0.2000 0.0000 1.0000 3.06186  0.699202 3.76107           1       100      c             | 
|    CLOCK_slh__c169/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c169/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.201142 0.699202 0.900344          1       100                    | 
|    CLOCK_slh__c629/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c629/Z CLKBUF_X1 Rise  0.3660 0.0380 0.0080 0.290393 0.699202 0.989595          1       100                    | 
|    CLOCK_slh__c630/A CLKBUF_X1 Rise  0.3660 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c630/Z CLKBUF_X1 Rise  0.3930 0.0270 0.0070 0.507993 0.699202 1.2072            1       100                    | 
|    CLOCK_slh__c631/A CLKBUF_X1 Rise  0.3930 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c631/Z CLKBUF_X1 Rise  0.4180 0.0250 0.0060 0.138823 0.699202 0.838025          1       100                    | 
|    CLOCK_slh__c823/A CLKBUF_X1 Rise  0.4180 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c823/Z CLKBUF_X1 Rise  0.4460 0.0280 0.0080 1.03985  0.699202 1.73906           1       100                    | 
|    CLOCK_slh__c824/A CLKBUF_X1 Rise  0.4460 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c824/Z CLKBUF_X1 Rise  0.4780 0.0320 0.0110 2.02113  1.06234  3.08347           1       100                    | 
|    y_reg[18]/D       DFF_X1    Rise  0.4780 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[18]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4780        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to x_reg[22]/D 
  
 Path Start Point : A[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[22]                       Rise  0.2000 0.0000 1.0000 1.07178  0.699202 1.77098           1       100      c             | 
|    CLOCK_slh__c199/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c199/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0410 0.252437 0.699202 0.951639          1       100                    | 
|    CLOCK_slh__c551/A CLKBUF_X1 Rise  0.3280 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c551/Z CLKBUF_X1 Rise  0.3670 0.0390 0.0080 0.481441 0.699202 1.18064           1       100                    | 
|    CLOCK_slh__c552/A CLKBUF_X1 Rise  0.3670 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c552/Z CLKBUF_X1 Rise  0.3940 0.0270 0.0070 0.484692 0.699202 1.18389           1       100                    | 
|    CLOCK_slh__c553/A CLKBUF_X1 Rise  0.3940 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c553/Z CLKBUF_X1 Rise  0.4210 0.0270 0.0070 0.546868 0.699202 1.24607           1       100                    | 
|    CLOCK_slh__c789/A CLKBUF_X1 Rise  0.4210 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c789/Z CLKBUF_X1 Rise  0.4470 0.0260 0.0070 0.276788 0.699202 0.97599           1       100                    | 
|    CLOCK_slh__c790/A CLKBUF_X1 Rise  0.4470 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c790/Z CLKBUF_X1 Rise  0.4780 0.0310 0.0100 1.57468  1.06234  2.63702           1       100                    | 
|    x_reg[22]/D       DFF_X1    Rise  0.4780 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[22]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4780        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to y_reg[19]/D 
  
 Path Start Point : B[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[19]                       Rise  0.2000 0.0000 1.0000 0.1555   0.699202 0.854702          1       100      c             | 
|    CLOCK_slh__c147/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c147/Z CLKBUF_X1 Rise  0.3290 0.1290 0.0410 0.357871 0.699202 1.05707           1       100                    | 
|    CLOCK_slh__c419/A CLKBUF_X1 Rise  0.3290 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c419/Z CLKBUF_X1 Rise  0.3670 0.0380 0.0080 0.320685 0.699202 1.01989           1       100                    | 
|    CLOCK_slh__c420/A CLKBUF_X1 Rise  0.3670 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c420/Z CLKBUF_X1 Rise  0.3950 0.0280 0.0080 0.867045 0.699202 1.56625           1       100                    | 
|    CLOCK_slh__c421/A CLKBUF_X1 Rise  0.3950 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c421/Z CLKBUF_X1 Rise  0.4210 0.0260 0.0060 0.135513 0.699202 0.834715          1       100                    | 
|    CLOCK_slh__c665/A CLKBUF_X1 Rise  0.4210 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c665/Z CLKBUF_X1 Rise  0.4490 0.0280 0.0080 1.15924  0.699202 1.85844           1       100                    | 
|    CLOCK_slh__c666/A CLKBUF_X1 Rise  0.4490 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c666/Z CLKBUF_X1 Rise  0.4780 0.0290 0.0080 0.665138 1.06234  1.72748           1       100                    | 
|    y_reg[19]/D       DFF_X1    Rise  0.4780 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[19]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4780        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to x_reg[27]/D 
  
 Path Start Point : A[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[27]                       Rise  0.2000 0.0000 1.0000 0.492417 0.699202 1.19162           1       130      c             | 
|    CLOCK_slh__c183/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c183/Z CLKBUF_X1 Rise  0.3290 0.1290 0.0410 0.277905 0.699202 0.977107          1       100                    | 
|    CLOCK_slh__c299/A CLKBUF_X1 Rise  0.3290 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c299/Z CLKBUF_X1 Rise  0.3700 0.0410 0.0090 0.999933 0.699202 1.69913           1       100                    | 
|    CLOCK_slh__c300/A CLKBUF_X1 Rise  0.3700 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c300/Z CLKBUF_X1 Rise  0.3970 0.0270 0.0070 0.490946 0.699202 1.19015           1       100                    | 
|    CLOCK_slh__c301/A CLKBUF_X1 Rise  0.3970 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c301/Z CLKBUF_X1 Rise  0.4240 0.0270 0.0070 0.665982 0.699202 1.36518           1       100                    | 
|    CLOCK_slh__c737/A CLKBUF_X1 Rise  0.4240 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c737/Z CLKBUF_X1 Rise  0.4500 0.0260 0.0070 0.250405 0.699202 0.949607          1       100                    | 
|    CLOCK_slh__c738/A CLKBUF_X1 Rise  0.4500 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c738/Z CLKBUF_X1 Rise  0.4790 0.0290 0.0080 0.857554 1.06234  1.9199            1       100                    | 
|    x_reg[27]/D       DFF_X1    Rise  0.4790 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[27]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4790        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to y_reg[10]/D 
  
 Path Start Point : B[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    B[10]                       Rise  0.2000  0.0000 1.0000             1.40605  0.699202 2.10526           1       100      c             | 
|    CLOCK_slh__c161/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c161/Z CLKBUF_X1 Rise  0.3280  0.1280 0.0410             0.257373 0.699202 0.956575          1       100                    | 
|    CLOCK_slh__c515/A CLKBUF_X1 Rise  0.3280  0.0000 0.0410                      0.77983                                                   | 
|    CLOCK_slh__c515/Z CLKBUF_X1 Rise  0.3670  0.0390 0.0080             0.447088 0.699202 1.14629           1       100                    | 
|    CLOCK_slh__c516/A CLKBUF_X1 Rise  0.3670  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c516/Z CLKBUF_X1 Rise  0.3940  0.0270 0.0070             0.671483 0.699202 1.37069           1       100                    | 
|    CLOCK_slh__c517/A CLKBUF_X1 Rise  0.3940  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c517/Z CLKBUF_X1 Rise  0.4200  0.0260 0.0070             0.341594 0.699202 1.0408            1       100                    | 
|    CLOCK_slh__c779/A CLKBUF_X1 Rise  0.4200  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c779/Z CLKBUF_X1 Rise  0.4480  0.0280 0.0080             0.894435 0.699202 1.59364           1       100                    | 
|    CLOCK_slh__c780/A CLKBUF_X1 Rise  0.4480  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c780/Z CLKBUF_X1 Rise  0.4800  0.0320 0.0110             2.01891  1.06234  3.08126           1       100                    | 
|    y_reg[10]/D       DFF_X1    Rise  0.4790 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[10]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4790        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to y_reg[29]/D 
  
 Path Start Point : B[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[29]                       Rise  0.2000 0.0000 1.0000 2.26356  0.699202 2.96276           1       100      c             | 
|    CLOCK_slh__c253/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c253/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0400 0.128452 0.699202 0.827654          1       100                    | 
|    CLOCK_slh__c635/A CLKBUF_X1 Rise  0.3270 0.0000 0.0400          0.77983                                                   | 
|    CLOCK_slh__c635/Z CLKBUF_X1 Rise  0.3650 0.0380 0.0080 0.442984 0.699202 1.14219           1       100                    | 
|    CLOCK_slh__c636/A CLKBUF_X1 Rise  0.3650 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c636/Z CLKBUF_X1 Rise  0.3910 0.0260 0.0070 0.314803 0.699202 1.01401           1       100                    | 
|    CLOCK_slh__c637/A CLKBUF_X1 Rise  0.3910 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c637/Z CLKBUF_X1 Rise  0.4160 0.0250 0.0060 0.13344  0.699202 0.832642          1       100                    | 
|    CLOCK_slh__c833/A CLKBUF_X1 Rise  0.4160 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c833/Z CLKBUF_X1 Rise  0.4410 0.0250 0.0070 0.306848 0.699202 1.00605           1       100                    | 
|    CLOCK_slh__c834/A CLKBUF_X1 Rise  0.4410 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c834/Z CLKBUF_X1 Rise  0.4750 0.0340 0.0130 2.87934  1.06234  3.94168           1       100                    | 
|    y_reg[29]/D       DFF_X1    Rise  0.4750 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[29]/CK        DFF_X1        Rise  0.3670 0.0310 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3670 0.3670 | 
| library hold check                        |  0.0220 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.4750        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to x_reg[5]/D 
  
 Path Start Point : A[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[5]                        Rise  0.2000  0.0000 1.0000             1.53416  0.699202 2.23337           1       100      c             | 
|    CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.3310  0.1310 0.0420             0.535529 0.699202 1.23473           1       100                    | 
|    CLOCK_slh__c461/A CLKBUF_X1 Rise  0.3310  0.0000 0.0420                      0.77983                                                   | 
|    CLOCK_slh__c461/Z CLKBUF_X1 Rise  0.3700  0.0390 0.0080             0.316651 0.699202 1.01585           1       100                    | 
|    CLOCK_slh__c462/A CLKBUF_X1 Rise  0.3700  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c462/Z CLKBUF_X1 Rise  0.3970  0.0270 0.0070             0.642051 0.699202 1.34125           1       100                    | 
|    CLOCK_slh__c463/A CLKBUF_X1 Rise  0.3970  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c463/Z CLKBUF_X1 Rise  0.4220  0.0250 0.0060             0.15963  0.699202 0.858832          1       100                    | 
|    CLOCK_slh__c729/A CLKBUF_X1 Rise  0.4220  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c729/Z CLKBUF_X1 Rise  0.4470  0.0250 0.0070             0.292719 0.699202 0.991921          1       100                    | 
|    CLOCK_slh__c730/A CLKBUF_X1 Rise  0.4470  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c730/Z CLKBUF_X1 Rise  0.4820  0.0350 0.0130             3.08284  1.06234  4.14518           1       100                    | 
|    x_reg[5]/D        DFF_X1    Rise  0.4810 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[5]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0220 0.3950 | 
| data required time                        |  0.3950        | 
|                                           |                | 
| data arrival time                         |  0.4810        | 
| data required time                        | -0.3950        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to y_reg[28]/D 
  
 Path Start Point : B[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    B[28]                       Rise  0.2000  0.0000 1.0000             0.873791 0.699202 1.57299           1       100      c             | 
|    CLOCK_slh__c233/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c233/Z CLKBUF_X1 Rise  0.3340  0.1340 0.0430             0.815434 0.699202 1.51464           1       100                    | 
|    CLOCK_slh__c413/A CLKBUF_X1 Rise  0.3340  0.0000 0.0430                      0.77983                                                   | 
|    CLOCK_slh__c413/Z CLKBUF_X1 Rise  0.3730  0.0390 0.0080             0.458619 0.699202 1.15782           1       100                    | 
|    CLOCK_slh__c414/A CLKBUF_X1 Rise  0.3730  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c414/Z CLKBUF_X1 Rise  0.4000  0.0270 0.0070             0.385857 0.699202 1.08506           1       100                    | 
|    CLOCK_slh__c415/A CLKBUF_X1 Rise  0.4000  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c415/Z CLKBUF_X1 Rise  0.4260  0.0260 0.0070             0.39969  0.699202 1.09889           1       100                    | 
|    CLOCK_slh__c761/A CLKBUF_X1 Rise  0.4260  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c761/Z CLKBUF_X1 Rise  0.4520  0.0260 0.0070             0.265088 0.699202 0.96429           1       100                    | 
|    CLOCK_slh__c762/A CLKBUF_X1 Rise  0.4520  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c762/Z CLKBUF_X1 Rise  0.4810  0.0290 0.0090             0.887339 1.06234  1.94968           1       100                    | 
|    y_reg[28]/D       DFF_X1    Rise  0.4800 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[28]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4800        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to y_reg[5]/D 
  
 Path Start Point : B[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[5]                        Rise  0.2000 0.0000 1.0000 0.394276 0.699202 1.09348           1       100      c             | 
|    CLOCK_slh__c239/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c239/Z CLKBUF_X1 Rise  0.3340 0.1340 0.0430 0.80073  0.699202 1.49993           1       100                    | 
|    CLOCK_slh__c347/A CLKBUF_X1 Rise  0.3340 0.0000 0.0430          0.77983                                                   | 
|    CLOCK_slh__c347/Z CLKBUF_X1 Rise  0.3720 0.0380 0.0080 0.161875 0.699202 0.861078          1       100                    | 
|    CLOCK_slh__c348/A CLKBUF_X1 Rise  0.3720 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c348/Z CLKBUF_X1 Rise  0.3980 0.0260 0.0070 0.218747 0.699202 0.917949          1       100                    | 
|    CLOCK_slh__c349/A CLKBUF_X1 Rise  0.3980 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c349/Z CLKBUF_X1 Rise  0.4240 0.0260 0.0070 0.403249 0.699202 1.10245           1       100                    | 
|    CLOCK_slh__c753/A CLKBUF_X1 Rise  0.4240 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c753/Z CLKBUF_X1 Rise  0.4500 0.0260 0.0070 0.485545 0.699202 1.18475           1       100                    | 
|    CLOCK_slh__c754/A CLKBUF_X1 Rise  0.4500 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c754/Z CLKBUF_X1 Rise  0.4800 0.0300 0.0090 1.1295   1.06234  2.19185           1       100                    | 
|    y_reg[5]/D        DFF_X1    Rise  0.4800 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[5]/CK         DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4800        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to x_reg[2]/D 
  
 Path Start Point : A[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[2]                        Rise  0.2000 0.0000 1.0000 0.646305   0.699202 1.34551           1       100      c             | 
|    CLOCK_slh__c131/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000            0.77983                                                   | 
|    CLOCK_slh__c131/Z CLKBUF_X1 Rise  0.3260 0.1260 0.0400 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c509/A CLKBUF_X1 Rise  0.3260 0.0000 0.0400            0.77983                                                   | 
|    CLOCK_slh__c509/Z CLKBUF_X1 Rise  0.3640 0.0380 0.0080 0.453979   0.699202 1.15318           1       100                    | 
|    CLOCK_slh__c510/A CLKBUF_X1 Rise  0.3640 0.0000 0.0080            0.77983                                                   | 
|    CLOCK_slh__c510/Z CLKBUF_X1 Rise  0.3910 0.0270 0.0070 0.58034    0.699202 1.27954           1       100                    | 
|    CLOCK_slh__c511/A CLKBUF_X1 Rise  0.3910 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c511/Z CLKBUF_X1 Rise  0.4190 0.0280 0.0080 0.830632   0.699202 1.52983           1       100                    | 
|    CLOCK_slh__c705/A CLKBUF_X1 Rise  0.4190 0.0000 0.0080            0.77983                                                   | 
|    CLOCK_slh__c705/Z CLKBUF_X1 Rise  0.4480 0.0290 0.0090 1.24175    0.699202 1.94095           1       100                    | 
|    CLOCK_slh__c706/A CLKBUF_X1 Rise  0.4480 0.0000 0.0090            0.77983                                                   | 
|    CLOCK_slh__c706/Z CLKBUF_X1 Rise  0.4810 0.0330 0.0110 1.93482    1.06234  2.99716           1       100                    | 
|    x_reg[2]/D        DFF_X1    Rise  0.4810 0.0000 0.0110            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[2]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4810        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to x_reg[3]/D 
  
 Path Start Point : A[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[3]                        Rise  0.2000 0.0000 1.0000 0.73502  0.699202 1.43422           1       100      c             | 
|    CLOCK_slh__c135/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c135/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0400 0.128386 0.699202 0.827588          1       100                    | 
|    CLOCK_slh__c485/A CLKBUF_X1 Rise  0.3270 0.0000 0.0400          0.77983                                                   | 
|    CLOCK_slh__c485/Z CLKBUF_X1 Rise  0.3640 0.0370 0.0080 0.124764 0.699202 0.823967          1       100                    | 
|    CLOCK_slh__c486/A CLKBUF_X1 Rise  0.3640 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c486/Z CLKBUF_X1 Rise  0.3930 0.0290 0.0080 1.0467   0.699202 1.7459            1       100                    | 
|    CLOCK_slh__c487/A CLKBUF_X1 Rise  0.3930 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c487/Z CLKBUF_X1 Rise  0.4220 0.0290 0.0080 1.16521  0.699202 1.86441           1       100                    | 
|    CLOCK_slh__c713/A CLKBUF_X1 Rise  0.4220 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c713/Z CLKBUF_X1 Rise  0.4490 0.0270 0.0070 0.585143 0.699202 1.28434           1       100                    | 
|    CLOCK_slh__c714/A CLKBUF_X1 Rise  0.4490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c714/Z CLKBUF_X1 Rise  0.4810 0.0320 0.0110 1.89587  1.06234  2.95821           1       100                    | 
|    x_reg[3]/D        DFF_X1    Rise  0.4810 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[3]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4810        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to x_reg[6]/D 
  
 Path Start Point : A[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[6]                        Rise  0.2000 0.0000 1.0000 0.607735 0.699202 1.30694           1       100      c             | 
|    CLOCK_slh__c171/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c171/Z CLKBUF_X1 Rise  0.3320 0.1320 0.0420 0.611731 0.699202 1.31093           1       100                    | 
|    CLOCK_slh__c455/A CLKBUF_X1 Rise  0.3320 0.0000 0.0420          0.77983                                                   | 
|    CLOCK_slh__c455/Z CLKBUF_X1 Rise  0.3710 0.0390 0.0080 0.362115 0.699202 1.06132           1       100                    | 
|    CLOCK_slh__c456/A CLKBUF_X1 Rise  0.3710 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c456/Z CLKBUF_X1 Rise  0.3990 0.0280 0.0080 0.859378 0.699202 1.55858           1       100                    | 
|    CLOCK_slh__c457/A CLKBUF_X1 Rise  0.3990 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c457/Z CLKBUF_X1 Rise  0.4260 0.0270 0.0070 0.454345 0.699202 1.15355           1       100                    | 
|    CLOCK_slh__c725/A CLKBUF_X1 Rise  0.4260 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c725/Z CLKBUF_X1 Rise  0.4520 0.0260 0.0070 0.401549 0.699202 1.10075           1       100                    | 
|    CLOCK_slh__c726/A CLKBUF_X1 Rise  0.4520 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c726/Z CLKBUF_X1 Rise  0.4810 0.0290 0.0080 0.869024 1.06234  1.93137           1       100                    | 
|    x_reg[6]/D        DFF_X1    Rise  0.4810 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[6]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4810        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to x_reg[25]/D 
  
 Path Start Point : A[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[25]                       Rise  0.2000 0.0000 1.0000 0.593468 0.699202 1.29267           1       130      c             | 
|    CLOCK_slh__c179/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c179/Z CLKBUF_X1 Rise  0.3330 0.1330 0.0430 0.686946 0.699202 1.38615           1       100                    | 
|    CLOCK_slh__c287/A CLKBUF_X1 Rise  0.3330 0.0000 0.0430          0.77983                                                   | 
|    CLOCK_slh__c287/Z CLKBUF_X1 Rise  0.3720 0.0390 0.0080 0.366999 0.699202 1.0662            1       100                    | 
|    CLOCK_slh__c288/A CLKBUF_X1 Rise  0.3720 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c288/Z CLKBUF_X1 Rise  0.4000 0.0280 0.0080 0.812794 0.699202 1.512             1       100                    | 
|    CLOCK_slh__c289/A CLKBUF_X1 Rise  0.4000 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c289/Z CLKBUF_X1 Rise  0.4260 0.0260 0.0070 0.324943 0.699202 1.02414           1       100                    | 
|    CLOCK_slh__c701/A CLKBUF_X1 Rise  0.4260 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c701/Z CLKBUF_X1 Rise  0.4520 0.0260 0.0070 0.367094 0.699202 1.0663            1       100                    | 
|    CLOCK_slh__c702/A CLKBUF_X1 Rise  0.4520 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c702/Z CLKBUF_X1 Rise  0.4810 0.0290 0.0080 0.865931 1.06234  1.92827           1       100                    | 
|    x_reg[25]/D       DFF_X1    Rise  0.4810 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[25]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4810        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to y_reg[8]/D 
  
 Path Start Point : B[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[8]                        Rise  0.2000 0.0000 1.0000 0.163331 0.699202 0.862533          1       100      c             | 
|    CLOCK_slh__c243/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c243/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0410 0.161946 0.699202 0.861148          1       100                    | 
|    CLOCK_slh__c353/A CLKBUF_X1 Rise  0.3270 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c353/Z CLKBUF_X1 Rise  0.3650 0.0380 0.0080 0.26879  0.699202 0.967993          1       100                    | 
|    CLOCK_slh__c354/A CLKBUF_X1 Rise  0.3650 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c354/Z CLKBUF_X1 Rise  0.3920 0.0270 0.0070 0.499921 0.699202 1.19912           1       100                    | 
|    CLOCK_slh__c355/A CLKBUF_X1 Rise  0.3920 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c355/Z CLKBUF_X1 Rise  0.4220 0.0300 0.0100 1.77141  0.699202 2.47062           1       100                    | 
|    CLOCK_slh__c765/A CLKBUF_X1 Rise  0.4220 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c765/Z CLKBUF_X1 Rise  0.4510 0.0290 0.0080 0.924448 0.699202 1.62365           1       100                    | 
|    CLOCK_slh__c766/A CLKBUF_X1 Rise  0.4510 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c766/Z CLKBUF_X1 Rise  0.4800 0.0290 0.0080 0.720538 1.06234  1.78288           1       100                    | 
|    y_reg[8]/D        DFF_X1    Rise  0.4800 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[8]/CK         DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0200 0.3920 | 
| data required time                        |  0.3920        | 
|                                           |                | 
| data arrival time                         |  0.4800        | 
| data required time                        | -0.3920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to x_reg[16]/D 
  
 Path Start Point : A[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[16]                       Rise  0.2000  0.0000 1.0000             2.03918  0.699202 2.73838           1       100      c             | 
|    CLOCK_slh__c231/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c231/Z CLKBUF_X1 Rise  0.3300  0.1300 0.0420             0.427888 0.699202 1.12709           1       100                    | 
|    CLOCK_slh__c593/A CLKBUF_X1 Rise  0.3300  0.0000 0.0420                      0.77983                                                   | 
|    CLOCK_slh__c593/Z CLKBUF_X1 Rise  0.3690  0.0390 0.0080             0.35795  0.699202 1.05715           1       100                    | 
|    CLOCK_slh__c594/A CLKBUF_X1 Rise  0.3690  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c594/Z CLKBUF_X1 Rise  0.3950  0.0260 0.0060             0.164542 0.699202 0.863744          1       100                    | 
|    CLOCK_slh__c595/A CLKBUF_X1 Rise  0.3950  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c595/Z CLKBUF_X1 Rise  0.4210  0.0260 0.0070             0.632581 0.699202 1.33178           1       100                    | 
|    CLOCK_slh__c807/A CLKBUF_X1 Rise  0.4210  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c807/Z CLKBUF_X1 Rise  0.4470  0.0260 0.0070             0.348003 0.699202 1.0472            1       100                    | 
|    CLOCK_slh__c808/A CLKBUF_X1 Rise  0.4470  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c808/Z CLKBUF_X1 Rise  0.4830  0.0360 0.0140             3.41776  1.06234  4.4801            1       100                    | 
|    x_reg[16]/D       DFF_X1    Rise  0.4820 -0.0010 0.0140    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[16]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0220 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4820        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to x_reg[20]/D 
  
 Path Start Point : A[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[20]                       Rise  0.2000 0.0000 1.0000 3.10558  0.699202 3.80478           1       100      c             | 
|    CLOCK_slh__c213/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c213/Z CLKBUF_X1 Rise  0.3320 0.1320 0.0420 0.596808 0.699202 1.29601           1       100                    | 
|    CLOCK_slh__c605/A CLKBUF_X1 Rise  0.3320 0.0000 0.0420          0.77983                                                   | 
|    CLOCK_slh__c605/Z CLKBUF_X1 Rise  0.3700 0.0380 0.0080 0.191131 0.699202 0.890333          1       100                    | 
|    CLOCK_slh__c606/A CLKBUF_X1 Rise  0.3700 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c606/Z CLKBUF_X1 Rise  0.3960 0.0260 0.0060 0.133944 0.699202 0.833146          1       100                    | 
|    CLOCK_slh__c607/A CLKBUF_X1 Rise  0.3960 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c607/Z CLKBUF_X1 Rise  0.4210 0.0250 0.0060 0.196238 0.699202 0.89544           1       100                    | 
|    CLOCK_slh__c817/A CLKBUF_X1 Rise  0.4210 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c817/Z CLKBUF_X1 Rise  0.4480 0.0270 0.0070 0.670608 0.699202 1.36981           1       100                    | 
|    CLOCK_slh__c818/A CLKBUF_X1 Rise  0.4480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c818/Z CLKBUF_X1 Rise  0.4820 0.0340 0.0130 2.88725  1.06234  3.9496            1       100                    | 
|    x_reg[20]/D       DFF_X1    Rise  0.4820 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[20]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0220 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4820        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to y_reg[1]/D 
  
 Path Start Point : B[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                        Rise  0.2000  0.0000 1.0000             3.22931  0.699202 3.92851           1       100      c             | 
|    CLOCK_slh__c255/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c255/Z CLKBUF_X1 Rise  0.3410  0.1410 0.0450             1.47202  0.699202 2.17122           1       100                    | 
|    CLOCK_slh__c623/A CLKBUF_X1 Rise  0.3380 -0.0030 0.0450    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c623/Z CLKBUF_X1 Rise  0.3800  0.0420 0.0100             1.12795  0.699202 1.82716           1       100                    | 
|    CLOCK_slh__c624/A CLKBUF_X1 Rise  0.3800  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c624/Z CLKBUF_X1 Rise  0.4090  0.0290 0.0080             0.8348   0.699202 1.534             1       100                    | 
|    CLOCK_slh__c625/A CLKBUF_X1 Rise  0.4090  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c625/Z CLKBUF_X1 Rise  0.4400  0.0310 0.0090             1.7002   0.699202 2.3994            1       100                    | 
|    CLOCK_slh__c835/A CLKBUF_X1 Rise  0.4390 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c835/Z CLKBUF_X1 Rise  0.4750  0.0360 0.0130             3.02329  1.06234  4.08563           1       100                    | 
|    y_reg[1]/D        DFF_X1    Rise  0.4750  0.0000 0.0130                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[1]/CK         DFF_X1        Rise  0.3640 0.0280 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3640 0.3640 | 
| library hold check                        |  0.0220 0.3860 | 
| data required time                        |  0.3860        | 
|                                           |                | 
| data arrival time                         |  0.4750        | 
| data required time                        | -0.3860        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to y_reg[2]/D 
  
 Path Start Point : B[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[2]                        Rise  0.2000 0.0000 1.0000 0.304074 0.699202 1.00328           1       100      c             | 
|    CLOCK_slh__c247/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c247/Z CLKBUF_X1 Rise  0.3330 0.1330 0.0430 0.699273 0.699202 1.39847           1       100                    | 
|    CLOCK_slh__c527/A CLKBUF_X1 Rise  0.3330 0.0000 0.0430          0.77983                                                   | 
|    CLOCK_slh__c527/Z CLKBUF_X1 Rise  0.3720 0.0390 0.0080 0.344826 0.699202 1.04403           1       100                    | 
|    CLOCK_slh__c528/A CLKBUF_X1 Rise  0.3720 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c528/Z CLKBUF_X1 Rise  0.3990 0.0270 0.0070 0.523152 0.699202 1.22235           1       100                    | 
|    CLOCK_slh__c529/A CLKBUF_X1 Rise  0.3990 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c529/Z CLKBUF_X1 Rise  0.4250 0.0260 0.0070 0.370959 0.699202 1.07016           1       100                    | 
|    CLOCK_slh__c821/A CLKBUF_X1 Rise  0.4250 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c821/Z CLKBUF_X1 Rise  0.4510 0.0260 0.0070 0.297596 0.699202 0.996798          1       100                    | 
|    CLOCK_slh__c822/A CLKBUF_X1 Rise  0.4510 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c822/Z CLKBUF_X1 Rise  0.4780 0.0270 0.0070 0.316424 1.06234  1.37877           1       100                    | 
|    y_reg[2]/D        DFF_X1    Rise  0.4780 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[2]/CK         DFF_X1        Rise  0.3690 0.0330 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.4780        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to x_reg[23]/D 
  
 Path Start Point : A[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[23]                       Rise  0.2000 0.0000 1.0000 0.901618 0.699202 1.60082           1       130      c             | 
|    CLOCK_slh__c157/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c157/Z CLKBUF_X1 Rise  0.3350 0.1350 0.0430 0.877573 0.699202 1.57678           1       100                    | 
|    CLOCK_slh__c581/A CLKBUF_X1 Rise  0.3350 0.0000 0.0430          0.77983                                                   | 
|    CLOCK_slh__c581/Z CLKBUF_X1 Rise  0.3750 0.0400 0.0090 0.758839 0.699202 1.45804           1       100                    | 
|    CLOCK_slh__c582/A CLKBUF_X1 Rise  0.3750 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c582/Z CLKBUF_X1 Rise  0.4020 0.0270 0.0070 0.451924 0.699202 1.15113           1       100                    | 
|    CLOCK_slh__c583/A CLKBUF_X1 Rise  0.4020 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c583/Z CLKBUF_X1 Rise  0.4280 0.0260 0.0070 0.295368 0.699202 0.99457           1       100                    | 
|    CLOCK_slh__c819/A CLKBUF_X1 Rise  0.4280 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c819/Z CLKBUF_X1 Rise  0.4540 0.0260 0.0070 0.408954 0.699202 1.10816           1       100                    | 
|    CLOCK_slh__c820/A CLKBUF_X1 Rise  0.4540 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c820/Z CLKBUF_X1 Rise  0.4830 0.0290 0.0090 0.954582 1.06234  2.01692           1       100                    | 
|    x_reg[23]/D       DFF_X1    Rise  0.4830 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[23]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4830        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to x_reg[30]/D 
  
 Path Start Point : A[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[30]                       Rise  0.2000  0.0000 1.0000             0.685025 0.699202 1.38423           1       130      c             | 
|    CLOCK_slh__c193/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c193/Z CLKBUF_X1 Rise  0.3320  0.1320 0.0420             0.565736 0.699202 1.26494           1       100                    | 
|    CLOCK_slh__c557/A CLKBUF_X1 Rise  0.3320  0.0000 0.0420                      0.77983                                                   | 
|    CLOCK_slh__c557/Z CLKBUF_X1 Rise  0.3700  0.0380 0.0080             0.171543 0.699202 0.870745          1       100                    | 
|    CLOCK_slh__c558/A CLKBUF_X1 Rise  0.3700  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c558/Z CLKBUF_X1 Rise  0.3990  0.0290 0.0080             1.14959  0.699202 1.84879           1       100                    | 
|    CLOCK_slh__c559/A CLKBUF_X1 Rise  0.3990  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c559/Z CLKBUF_X1 Rise  0.4270  0.0280 0.0080             0.963254 0.699202 1.66246           1       100                    | 
|    CLOCK_slh__c811/A CLKBUF_X1 Rise  0.4270  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c811/Z CLKBUF_X1 Rise  0.4530  0.0260 0.0070             0.228176 0.699202 0.927378          1       100                    | 
|    CLOCK_slh__c812/A CLKBUF_X1 Rise  0.4530  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c812/Z CLKBUF_X1 Rise  0.4840  0.0310 0.0100             1.55735  1.06234  2.61969           1       100                    | 
|    x_reg[30]/D       DFF_X1    Rise  0.4830 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[30]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4830        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to x_reg[29]/D 
  
 Path Start Point : A[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[29]                       Rise  0.2000  0.0000 1.0000             0.537288 0.699202 1.23649           1       130      c             | 
|    CLOCK_slh__c159/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c159/Z CLKBUF_X1 Rise  0.3340  0.1340 0.0430             0.783742 0.699202 1.48294           1       100                    | 
|    CLOCK_slh__c533/A CLKBUF_X1 Rise  0.3340  0.0000 0.0430                      0.77983                                                   | 
|    CLOCK_slh__c533/Z CLKBUF_X1 Rise  0.3730  0.0390 0.0080             0.510788 0.699202 1.20999           1       100                    | 
|    CLOCK_slh__c534/A CLKBUF_X1 Rise  0.3730  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c534/Z CLKBUF_X1 Rise  0.3990  0.0260 0.0060             0.169063 0.699202 0.868265          1       100                    | 
|    CLOCK_slh__c535/A CLKBUF_X1 Rise  0.3990  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c535/Z CLKBUF_X1 Rise  0.4250  0.0260 0.0070             0.45359  0.699202 1.15279           1       100                    | 
|    CLOCK_slh__c801/A CLKBUF_X1 Rise  0.4250  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c801/Z CLKBUF_X1 Rise  0.4540  0.0290 0.0090             1.27119  0.699202 1.97039           1       100                    | 
|    CLOCK_slh__c802/A CLKBUF_X1 Rise  0.4530 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c802/Z CLKBUF_X1 Rise  0.4850  0.0320 0.0100             1.85852  1.06234  2.92086           1       100                    | 
|    x_reg[29]/D       DFF_X1    Rise  0.4840 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[29]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4840        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0900        | 
--------------------------------------------------------------


 Timing Path to y_reg[27]/D 
  
 Path Start Point : B[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[27]                       Rise  0.2000 0.0000 1.0000 0.577537 0.699202 1.27674           1       100      c             | 
|    CLOCK_slh__c219/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c219/Z CLKBUF_X1 Rise  0.3350 0.1350 0.0430 0.895163 0.699202 1.59436           1       100                    | 
|    CLOCK_slh__c407/A CLKBUF_X1 Rise  0.3350 0.0000 0.0430          0.77983                                                   | 
|    CLOCK_slh__c407/Z CLKBUF_X1 Rise  0.3740 0.0390 0.0080 0.345152 0.699202 1.04435           1       100                    | 
|    CLOCK_slh__c408/A CLKBUF_X1 Rise  0.3740 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c408/Z CLKBUF_X1 Rise  0.4020 0.0280 0.0080 0.975449 0.699202 1.67465           1       100                    | 
|    CLOCK_slh__c409/A CLKBUF_X1 Rise  0.4020 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c409/Z CLKBUF_X1 Rise  0.4280 0.0260 0.0060 0.132637 0.699202 0.831839          1       100                    | 
|    CLOCK_slh__c745/A CLKBUF_X1 Rise  0.4280 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c745/Z CLKBUF_X1 Rise  0.4530 0.0250 0.0070 0.27473  0.699202 0.973932          1       100                    | 
|    CLOCK_slh__c746/A CLKBUF_X1 Rise  0.4530 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c746/Z CLKBUF_X1 Rise  0.4840 0.0310 0.0100 1.77391  1.06234  2.83625           1       100                    | 
|    y_reg[27]/D       DFF_X1    Rise  0.4840 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[27]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4840        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0910        | 
--------------------------------------------------------------


 Timing Path to y_reg[9]/D 
  
 Path Start Point : B[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[9]                        Rise  0.2000 0.0000 1.0000 0.587141 0.699202 1.28634           1       100      c             | 
|    CLOCK_slh__c191/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c191/Z CLKBUF_X1 Rise  0.3270 0.1270 0.0410 0.161844 0.699202 0.861046          1       100                    | 
|    CLOCK_slh__c275/A CLKBUF_X1 Rise  0.3270 0.0000 0.0410          0.77983                                                   | 
|    CLOCK_slh__c275/Z CLKBUF_X1 Rise  0.3690 0.0420 0.0100 1.25139  0.699202 1.95059           1       100                    | 
|    CLOCK_slh__c276/A CLKBUF_X1 Rise  0.3690 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c276/Z CLKBUF_X1 Rise  0.4000 0.0310 0.0090 1.42514  0.699202 2.12434           1       100                    | 
|    CLOCK_slh__c277/A CLKBUF_X1 Rise  0.4000 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c277/Z CLKBUF_X1 Rise  0.4290 0.0290 0.0080 1.03029  0.699202 1.72949           1       100                    | 
|    CLOCK_slh__c685/A CLKBUF_X1 Rise  0.4290 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c685/Z CLKBUF_X1 Rise  0.4570 0.0280 0.0070 0.724043 0.699202 1.42324           1       100                    | 
|    CLOCK_slh__c686/A CLKBUF_X1 Rise  0.4570 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c686/Z CLKBUF_X1 Rise  0.4840 0.0270 0.0080 0.400876 1.06234  1.46322           1       100                    | 
|    y_reg[9]/D        DFF_X1    Rise  0.4840 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[9]/CK         DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4840        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0910        | 
--------------------------------------------------------------


 Timing Path to x_reg[24]/D 
  
 Path Start Point : A[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[24]                       Rise  0.2000  0.0000 1.0000             0.59137  0.699202 1.29057           1       130      c             | 
|    CLOCK_slh__c163/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c163/Z CLKBUF_X1 Rise  0.3310  0.1310 0.0420             0.516988 0.699202 1.21619           1       100                    | 
|    CLOCK_slh__c503/A CLKBUF_X1 Rise  0.3280 -0.0030 0.0420    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c503/Z CLKBUF_X1 Rise  0.3690  0.0410 0.0090             0.90293  0.699202 1.60213           1       100                    | 
|    CLOCK_slh__c504/A CLKBUF_X1 Rise  0.3680 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c504/Z CLKBUF_X1 Rise  0.3990  0.0310 0.0090             1.71449  0.699202 2.41369           1       100                    | 
|    CLOCK_slh__c505/A CLKBUF_X1 Rise  0.3990  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c505/Z CLKBUF_X1 Rise  0.4270  0.0280 0.0070             0.651254 0.699202 1.35046           1       100                    | 
|    CLOCK_slh__c805/A CLKBUF_X1 Rise  0.4270  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c805/Z CLKBUF_X1 Rise  0.4540  0.0270 0.0070             0.571482 0.699202 1.27068           1       100                    | 
|    CLOCK_slh__c806/A CLKBUF_X1 Rise  0.4540  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c806/Z CLKBUF_X1 Rise  0.4850  0.0310 0.0100             1.60251  1.06234  2.66485           1       100                    | 
|    x_reg[24]/D       DFF_X1    Rise  0.4850  0.0000 0.0100                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[24]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4850        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0910        | 
--------------------------------------------------------------


 Timing Path to x_reg[11]/D 
  
 Path Start Point : A[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[11]                       Rise  0.2000 0.0000 1.0000 0.783536 0.699202 1.48274           1       100      c             | 
|    CLOCK_slh__c223/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c223/Z CLKBUF_X1 Rise  0.3320 0.1320 0.0420 0.628155 0.699202 1.32736           1       100                    | 
|    CLOCK_slh__c377/A CLKBUF_X1 Rise  0.3320 0.0000 0.0420          0.77983                                                   | 
|    CLOCK_slh__c377/Z CLKBUF_X1 Rise  0.3710 0.0390 0.0080 0.536523 0.699202 1.23573           1       100                    | 
|    CLOCK_slh__c378/A CLKBUF_X1 Rise  0.3710 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c378/Z CLKBUF_X1 Rise  0.3990 0.0280 0.0070 0.723712 0.699202 1.42291           1       100                    | 
|    CLOCK_slh__c379/A CLKBUF_X1 Rise  0.3990 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c379/Z CLKBUF_X1 Rise  0.4260 0.0270 0.0070 0.611357 0.699202 1.31056           1       100                    | 
|    CLOCK_slh__c757/A CLKBUF_X1 Rise  0.4260 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c757/Z CLKBUF_X1 Rise  0.4530 0.0270 0.0080 0.799745 0.699202 1.49895           1       100                    | 
|    CLOCK_slh__c758/A CLKBUF_X1 Rise  0.4530 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c758/Z CLKBUF_X1 Rise  0.4850 0.0320 0.0100 1.71139  1.06234  2.77374           1       100                    | 
|    x_reg[11]/D       DFF_X1    Rise  0.4850 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[11]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4850        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0920        | 
--------------------------------------------------------------


 Timing Path to x_reg[10]/D 
  
 Path Start Point : A[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[10]                       Rise  0.2000 0.0000 1.0000 0.662205 0.699202 1.36141           1       100      c             | 
|    CLOCK_slh__c221/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c221/Z CLKBUF_X1 Rise  0.3320 0.1320 0.0420 0.582338 0.699202 1.28154           1       100                    | 
|    CLOCK_slh__c437/A CLKBUF_X1 Rise  0.3320 0.0000 0.0420          0.77983                                                   | 
|    CLOCK_slh__c437/Z CLKBUF_X1 Rise  0.3710 0.0390 0.0080 0.370602 0.699202 1.0698            1       100                    | 
|    CLOCK_slh__c438/A CLKBUF_X1 Rise  0.3710 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c438/Z CLKBUF_X1 Rise  0.3990 0.0280 0.0070 0.707343 0.699202 1.40655           1       100                    | 
|    CLOCK_slh__c439/A CLKBUF_X1 Rise  0.3990 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c439/Z CLKBUF_X1 Rise  0.4280 0.0290 0.0090 1.34222  0.699202 2.04142           1       100                    | 
|    CLOCK_slh__c785/A CLKBUF_X1 Rise  0.4280 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c785/Z CLKBUF_X1 Rise  0.4570 0.0290 0.0080 0.872368 0.699202 1.57157           1       100                    | 
|    CLOCK_slh__c786/A CLKBUF_X1 Rise  0.4570 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c786/Z CLKBUF_X1 Rise  0.4860 0.0290 0.0090 0.909059 1.06234  1.9714            1       100                    | 
|    x_reg[10]/D       DFF_X1    Rise  0.4860 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[10]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4860        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0930        | 
--------------------------------------------------------------


 Timing Path to y_reg[14]/D 
  
 Path Start Point : B[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[14]                       Rise  0.2000 0.0000 1.0000 0.260026 0.699202 0.959228          1       100      c             | 
|    CLOCK_slh__c143/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c143/Z CLKBUF_X1 Rise  0.3360 0.1360 0.0440 0.964285 0.699202 1.66349           1       100                    | 
|    CLOCK_slh__c263/A CLKBUF_X1 Rise  0.3360 0.0000 0.0440          0.77983                                                   | 
|    CLOCK_slh__c263/Z CLKBUF_X1 Rise  0.3760 0.0400 0.0090 0.638413 0.699202 1.33762           1       100                    | 
|    CLOCK_slh__c264/A CLKBUF_X1 Rise  0.3760 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c264/Z CLKBUF_X1 Rise  0.4040 0.0280 0.0080 0.783532 0.699202 1.48273           1       100                    | 
|    CLOCK_slh__c265/A CLKBUF_X1 Rise  0.4040 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c265/Z CLKBUF_X1 Rise  0.4310 0.0270 0.0070 0.457904 0.699202 1.15711           1       100                    | 
|    CLOCK_slh__c649/A CLKBUF_X1 Rise  0.4310 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c649/Z CLKBUF_X1 Rise  0.4590 0.0280 0.0080 1.0207   0.699202 1.7199            1       100                    | 
|    CLOCK_slh__c650/A CLKBUF_X1 Rise  0.4590 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c650/Z CLKBUF_X1 Rise  0.4860 0.0270 0.0070 0.257385 1.06234  1.31973           1       100                    | 
|    y_reg[14]/D       DFF_X1    Rise  0.4860 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[14]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0200 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4860        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0930        | 
--------------------------------------------------------------


 Timing Path to x_reg[13]/D 
  
 Path Start Point : A[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[13]                       Rise  0.2000  0.0000 1.0000             1.26083  0.699202 1.96003           1       100      c             | 
|    CLOCK_slh__c227/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c227/Z CLKBUF_X1 Rise  0.3370  0.1370 0.0440             1.1255   0.699202 1.8247            1       100                    | 
|    CLOCK_slh__c491/A CLKBUF_X1 Rise  0.3370  0.0000 0.0440                      0.77983                                                   | 
|    CLOCK_slh__c491/Z CLKBUF_X1 Rise  0.3780  0.0410 0.0090             0.903766 0.699202 1.60297           1       100                    | 
|    CLOCK_slh__c492/A CLKBUF_X1 Rise  0.3770 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c492/Z CLKBUF_X1 Rise  0.4040  0.0270 0.0070             0.423896 0.699202 1.1231            1       100                    | 
|    CLOCK_slh__c493/A CLKBUF_X1 Rise  0.4040  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c493/Z CLKBUF_X1 Rise  0.4300  0.0260 0.0070             0.361582 0.699202 1.06078           1       100                    | 
|    CLOCK_slh__c797/A CLKBUF_X1 Rise  0.4300  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c797/Z CLKBUF_X1 Rise  0.4570  0.0270 0.0080             0.749582 0.699202 1.44878           1       100                    | 
|    CLOCK_slh__c798/A CLKBUF_X1 Rise  0.4570  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c798/Z CLKBUF_X1 Rise  0.4910  0.0340 0.0120             2.45793  1.06234  3.52028           1       100                    | 
|    x_reg[13]/D       DFF_X1    Rise  0.4880 -0.0030 0.0120    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[13]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4880        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0950        | 
--------------------------------------------------------------


 Timing Path to y_reg[4]/D 
  
 Path Start Point : B[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    B[4]                        Rise  0.2000  0.0000 1.0000             2.41782  0.699202 3.11702           1       100      c             | 
|    CLOCK_slh__c237/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c237/Z CLKBUF_X1 Rise  0.3280  0.1280 0.0410             0.182739 0.699202 0.881941          1       100                    | 
|    CLOCK_slh__c575/A CLKBUF_X1 Rise  0.3280  0.0000 0.0410                      0.77983                                                   | 
|    CLOCK_slh__c575/Z CLKBUF_X1 Rise  0.3680  0.0400 0.0090             0.714783 0.699202 1.41399           1       100                    | 
|    CLOCK_slh__c576/A CLKBUF_X1 Rise  0.3680  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c576/Z CLKBUF_X1 Rise  0.3950  0.0270 0.0070             0.495309 0.699202 1.19451           1       100                    | 
|    CLOCK_slh__c577/A CLKBUF_X1 Rise  0.3950  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c577/Z CLKBUF_X1 Rise  0.4230  0.0280 0.0080             0.884478 0.699202 1.58368           1       100                    | 
|    CLOCK_slh__c803/A CLKBUF_X1 Rise  0.4220 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c803/Z CLKBUF_X1 Rise  0.4530  0.0310 0.0100             1.9122   0.699202 2.6114            1       100                    | 
|    CLOCK_slh__c804/A CLKBUF_X1 Rise  0.4530  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c804/Z CLKBUF_X1 Rise  0.4880  0.0350 0.0120             2.71934  1.06234  3.78168           1       100                    | 
|    y_reg[4]/D        DFF_X1    Rise  0.4880  0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[4]/CK         DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4880        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0950        | 
--------------------------------------------------------------


 Timing Path to y_reg[6]/D 
  
 Path Start Point : B[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    B[6]                        Rise  0.2000  0.0000 1.0000             2.49811  0.699202 3.19731           1       100      c             | 
|    CLOCK_slh__c241/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c241/Z CLKBUF_X1 Rise  0.3290  0.1290 0.0410             0.356164 0.699202 1.05537           1       100                    | 
|    CLOCK_slh__c587/A CLKBUF_X1 Rise  0.3290  0.0000 0.0410                      0.77983                                                   | 
|    CLOCK_slh__c587/Z CLKBUF_X1 Rise  0.3690  0.0400 0.0090             0.691308 0.699202 1.39051           1       100                    | 
|    CLOCK_slh__c588/A CLKBUF_X1 Rise  0.3690  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c588/Z CLKBUF_X1 Rise  0.3970  0.0280 0.0080             0.834076 0.699202 1.53328           1       100                    | 
|    CLOCK_slh__c589/A CLKBUF_X1 Rise  0.3970  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c589/Z CLKBUF_X1 Rise  0.4260  0.0290 0.0080             1.09424  0.699202 1.79344           1       100                    | 
|    CLOCK_slh__c809/A CLKBUF_X1 Rise  0.4260  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c809/Z CLKBUF_X1 Rise  0.4520  0.0260 0.0070             0.314899 0.699202 1.0141            1       100                    | 
|    CLOCK_slh__c810/A CLKBUF_X1 Rise  0.4520  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c810/Z CLKBUF_X1 Rise  0.4910  0.0390 0.0170             4.8379   1.06234  5.90025           1       100                    | 
|    y_reg[6]/D        DFF_X1    Rise  0.4900 -0.0010 0.0170    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[6]/CK         DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0230 0.3950 | 
| data required time                        |  0.3950        | 
|                                           |                | 
| data arrival time                         |  0.4900        | 
| data required time                        | -0.3950        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0950        | 
--------------------------------------------------------------


 Timing Path to x_reg[8]/D 
  
 Path Start Point : A[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[8]                        Rise  0.2000 0.0000 1.0000 0.458443 0.699202 1.15764           1       100      c             | 
|    CLOCK_slh__c251/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c251/Z CLKBUF_X1 Rise  0.3340 0.1340 0.0430 0.758227 0.699202 1.45743           1       100                    | 
|    CLOCK_slh__c545/A CLKBUF_X1 Rise  0.3340 0.0000 0.0430          0.77983                                                   | 
|    CLOCK_slh__c545/Z CLKBUF_X1 Rise  0.3730 0.0390 0.0080 0.345114 0.699202 1.04432           1       100                    | 
|    CLOCK_slh__c546/A CLKBUF_X1 Rise  0.3730 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c546/Z CLKBUF_X1 Rise  0.4010 0.0280 0.0080 0.941308 0.699202 1.64051           1       100                    | 
|    CLOCK_slh__c547/A CLKBUF_X1 Rise  0.4010 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c547/Z CLKBUF_X1 Rise  0.4280 0.0270 0.0070 0.451842 0.699202 1.15104           1       100                    | 
|    CLOCK_slh__c829/A CLKBUF_X1 Rise  0.4280 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c829/Z CLKBUF_X1 Rise  0.4550 0.0270 0.0070 0.636071 0.699202 1.33527           1       100                    | 
|    CLOCK_slh__c830/A CLKBUF_X1 Rise  0.4550 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c830/Z CLKBUF_X1 Rise  0.4830 0.0280 0.0080 0.648524 1.06234  1.71087           1       100                    | 
|    x_reg[8]/D        DFF_X1    Rise  0.4830 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[8]/CK         DFF_X1        Rise  0.3670 0.0310 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3670 0.3670 | 
| library hold check                        |  0.0200 0.3870 | 
| data required time                        |  0.3870        | 
|                                           |                | 
| data arrival time                         |  0.4830        | 
| data required time                        | -0.3870        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to x_reg[15]/D 
  
 Path Start Point : A[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[15]                       Rise  0.2000  0.0000 1.0000             1.54731  0.699202 2.24651           1       100      c             | 
|    CLOCK_slh__c215/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c215/Z CLKBUF_X1 Rise  0.3320  0.1320 0.0420             0.55629  0.699202 1.25549           1       100                    | 
|    CLOCK_slh__c401/A CLKBUF_X1 Rise  0.3320  0.0000 0.0420                      0.77983                                                   | 
|    CLOCK_slh__c401/Z CLKBUF_X1 Rise  0.3730  0.0410 0.0090             1.04517  0.699202 1.74437           1       100                    | 
|    CLOCK_slh__c402/A CLKBUF_X1 Rise  0.3730  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c402/Z CLKBUF_X1 Rise  0.4000  0.0270 0.0070             0.255739 0.699202 0.954941          1       100                    | 
|    CLOCK_slh__c403/A CLKBUF_X1 Rise  0.4000  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c403/Z CLKBUF_X1 Rise  0.4290  0.0290 0.0090             1.4386   0.699202 2.1378            1       100                    | 
|    CLOCK_slh__c741/A CLKBUF_X1 Rise  0.4280 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c741/Z CLKBUF_X1 Rise  0.4560  0.0280 0.0080             0.840461 0.699202 1.53966           1       100                    | 
|    CLOCK_slh__c742/A CLKBUF_X1 Rise  0.4560  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c742/Z CLKBUF_X1 Rise  0.4910  0.0350 0.0130             2.93141  1.06234  3.99375           1       100                    | 
|    x_reg[15]/D       DFF_X1    Rise  0.4900 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[15]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0220 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4900        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to x_reg[19]/D 
  
 Path Start Point : A[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[19]                       Rise  0.2000  0.0000 1.0000             2.14861  0.699202 2.84782           1       100      c             | 
|    CLOCK_slh__c211/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c211/Z CLKBUF_X1 Rise  0.3350  0.1350 0.0430             0.864393 0.699202 1.5636            1       100                    | 
|    CLOCK_slh__c617/A CLKBUF_X1 Rise  0.3290 -0.0060 0.0430    -0.0060           0.77983                                                   | 
|    CLOCK_slh__c617/Z CLKBUF_X1 Rise  0.3700  0.0410 0.0090             1.06852  0.699202 1.76773           1       100                    | 
|    CLOCK_slh__c618/A CLKBUF_X1 Rise  0.3700  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c618/Z CLKBUF_X1 Rise  0.4000  0.0300 0.0090             1.33283  0.699202 2.03204           1       100                    | 
|    CLOCK_slh__c619/A CLKBUF_X1 Rise  0.4000  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c619/Z CLKBUF_X1 Rise  0.4270  0.0270 0.0070             0.450177 0.699202 1.14938           1       100                    | 
|    CLOCK_slh__c825/A CLKBUF_X1 Rise  0.4270  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c825/Z CLKBUF_X1 Rise  0.4540  0.0270 0.0070             0.564961 0.699202 1.26416           1       100                    | 
|    CLOCK_slh__c826/A CLKBUF_X1 Rise  0.4540  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c826/Z CLKBUF_X1 Rise  0.4900  0.0360 0.0140             3.70218  1.06234  4.76453           1       100                    | 
|    x_reg[19]/D       DFF_X1    Rise  0.4900  0.0000 0.0140                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[19]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0220 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4900        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to x_reg[26]/D 
  
 Path Start Point : A[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[26]                       Rise  0.2000  0.0000 1.0000             0.410306 0.699202 1.10951           1       130      c             | 
|    CLOCK_slh__c181/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c181/Z CLKBUF_X1 Rise  0.3280  0.1280 0.0410             0.211072 0.699202 0.910274          1       100                    | 
|    CLOCK_slh__c293/A CLKBUF_X1 Rise  0.3280  0.0000 0.0410                      0.77983                                                   | 
|    CLOCK_slh__c293/Z CLKBUF_X1 Rise  0.3690  0.0410 0.0090             0.969838 0.699202 1.66904           1       100                    | 
|    CLOCK_slh__c294/A CLKBUF_X1 Rise  0.3680 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c294/Z CLKBUF_X1 Rise  0.4010  0.0330 0.0110             2.32029  0.699202 3.01949           1       100                    | 
|    CLOCK_slh__c295/A CLKBUF_X1 Rise  0.4010  0.0000 0.0110                      0.77983                                                   | 
|    CLOCK_slh__c295/Z CLKBUF_X1 Rise  0.4320  0.0310 0.0090             1.232    0.699202 1.9312            1       100                    | 
|    CLOCK_slh__c733/A CLKBUF_X1 Rise  0.4320  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c733/Z CLKBUF_X1 Rise  0.4610  0.0290 0.0080             0.863947 0.699202 1.56315           1       100                    | 
|    CLOCK_slh__c734/A CLKBUF_X1 Rise  0.4610  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c734/Z CLKBUF_X1 Rise  0.4900  0.0290 0.0090             0.918637 1.06234  1.98098           1       100                    | 
|    x_reg[26]/D       DFF_X1    Rise  0.4900  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[26]/CK        DFF_X1        Rise  0.3730 0.0370 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3730 0.3730 | 
| library hold check                        |  0.0210 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4900        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to x_reg[18]/D 
  
 Path Start Point : A[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[18]                       Rise  0.2000 0.0000 1.0000 2.51531  0.699202 3.21451           1       100      c             | 
|    CLOCK_slh__c209/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c209/Z CLKBUF_X1 Rise  0.3360 0.1360 0.0440 0.959356 0.699202 1.65856           1       100                    | 
|    CLOCK_slh__c611/A CLKBUF_X1 Rise  0.3360 0.0000 0.0440          0.77983                                                   | 
|    CLOCK_slh__c611/Z CLKBUF_X1 Rise  0.3760 0.0400 0.0080 0.524306 0.699202 1.22351           1       100                    | 
|    CLOCK_slh__c612/A CLKBUF_X1 Rise  0.3760 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c612/Z CLKBUF_X1 Rise  0.4030 0.0270 0.0070 0.490411 0.699202 1.18961           1       100                    | 
|    CLOCK_slh__c613/A CLKBUF_X1 Rise  0.4030 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c613/Z CLKBUF_X1 Rise  0.4300 0.0270 0.0070 0.514351 0.699202 1.21355           1       100                    | 
|    CLOCK_slh__c813/A CLKBUF_X1 Rise  0.4300 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c813/Z CLKBUF_X1 Rise  0.4560 0.0260 0.0060 0.219047 0.699202 0.918249          1       100                    | 
|    CLOCK_slh__c814/A CLKBUF_X1 Rise  0.4560 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c814/Z CLKBUF_X1 Rise  0.4920 0.0360 0.0150 3.88006  1.06234  4.9424            1       100                    | 
|    x_reg[18]/D       DFF_X1    Rise  0.4920 0.0000 0.0150          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[18]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0220 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4920        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to x_reg[9]/D 
  
 Path Start Point : A[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[9]                        Rise  0.2000  0.0000 1.0000             2.63454  0.699202 3.33374           1       100      c             | 
|    CLOCK_slh__c249/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c249/Z CLKBUF_X1 Rise  0.3290  0.1290 0.0410             0.33808  0.699202 1.03728           1       100                    | 
|    CLOCK_slh__c539/A CLKBUF_X1 Rise  0.3290  0.0000 0.0410                      0.77983                                                   | 
|    CLOCK_slh__c539/Z CLKBUF_X1 Rise  0.3670  0.0380 0.0080             0.266441 0.699202 0.965643          1       100                    | 
|    CLOCK_slh__c540/A CLKBUF_X1 Rise  0.3670  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c540/Z CLKBUF_X1 Rise  0.3970  0.0300 0.0090             1.65942  0.699202 2.35862           1       100                    | 
|    CLOCK_slh__c541/A CLKBUF_X1 Rise  0.3970  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c541/Z CLKBUF_X1 Rise  0.4270  0.0300 0.0090             1.4997   0.699202 2.1989            1       100                    | 
|    CLOCK_slh__c831/A CLKBUF_X1 Rise  0.4260 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c831/Z CLKBUF_X1 Rise  0.4560  0.0300 0.0080             1.20755  0.699202 1.90675           1       100                    | 
|    CLOCK_slh__c832/A CLKBUF_X1 Rise  0.4560  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c832/Z CLKBUF_X1 Rise  0.4870  0.0310 0.0100             1.49529  1.06234  2.55763           1       100                    | 
|    x_reg[9]/D        DFF_X1    Rise  0.4870  0.0000 0.0100                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[9]/CK         DFF_X1        Rise  0.3670 0.0310 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3670 0.3670 | 
| library hold check                        |  0.0210 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.4870        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0990        | 
--------------------------------------------------------------


 Timing Path to x_reg[17]/D 
  
 Path Start Point : A[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[17]                       Rise  0.2000  0.0000 1.0000             2.04541  0.699202 2.74461           1       100      c             | 
|    CLOCK_slh__c201/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c201/Z CLKBUF_X1 Rise  0.3300  0.1300 0.0420             0.453947 0.699202 1.15315           1       100                    | 
|    CLOCK_slh__c365/A CLKBUF_X1 Rise  0.3300  0.0000 0.0420                      0.77983                                                   | 
|    CLOCK_slh__c365/Z CLKBUF_X1 Rise  0.3700  0.0400 0.0090             0.855006 0.699202 1.55421           1       100                    | 
|    CLOCK_slh__c366/A CLKBUF_X1 Rise  0.3700  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c366/Z CLKBUF_X1 Rise  0.4050  0.0350 0.0120             3.04567  0.699202 3.74487           1       100                    | 
|    CLOCK_slh__c367/A CLKBUF_X1 Rise  0.4040 -0.0010 0.0120    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c367/Z CLKBUF_X1 Rise  0.4330  0.0290 0.0070             0.654093 0.699202 1.3533            1       100                    | 
|    CLOCK_slh__c693/A CLKBUF_X1 Rise  0.4330  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c693/Z CLKBUF_X1 Rise  0.4590  0.0260 0.0070             0.359908 0.699202 1.05911           1       100                    | 
|    CLOCK_slh__c694/A CLKBUF_X1 Rise  0.4590  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c694/Z CLKBUF_X1 Rise  0.4940  0.0350 0.0130             3.04506  1.06234  4.1074            1       100                    | 
|    x_reg[17]/D       DFF_X1    Rise  0.4940  0.0000 0.0130                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[17]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0220 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.4940        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1000        | 
--------------------------------------------------------------


 Timing Path to x_reg[12]/D 
  
 Path Start Point : A[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : x_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    A[12]                       Rise  0.2000  0.0000 1.0000             0.823375 0.699202 1.52258           1       100      c             | 
|    CLOCK_slh__c225/A CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    CLOCK_slh__c225/Z CLKBUF_X1 Rise  0.3400  0.1400 0.0450             1.36592  0.699202 2.06512           1       100                    | 
|    CLOCK_slh__c431/A CLKBUF_X1 Rise  0.3400  0.0000 0.0450                      0.77983                                                   | 
|    CLOCK_slh__c431/Z CLKBUF_X1 Rise  0.3800  0.0400 0.0080             0.482496 0.699202 1.1817            1       100                    | 
|    CLOCK_slh__c432/A CLKBUF_X1 Rise  0.3800  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c432/Z CLKBUF_X1 Rise  0.4090  0.0290 0.0080             1.2046   0.699202 1.9038            1       100                    | 
|    CLOCK_slh__c433/A CLKBUF_X1 Rise  0.4090  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c433/Z CLKBUF_X1 Rise  0.4400  0.0310 0.0100             1.84904  0.699202 2.54824           1       100                    | 
|    CLOCK_slh__c787/A CLKBUF_X1 Rise  0.4390 -0.0010 0.0100    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c787/Z CLKBUF_X1 Rise  0.4660  0.0270 0.0070             0.308364 0.699202 1.00757           1       100                    | 
|    CLOCK_slh__c788/A CLKBUF_X1 Rise  0.4660  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c788/Z CLKBUF_X1 Rise  0.4990  0.0330 0.0120             2.41438  1.06234  3.47672           1       100                    | 
|    x_reg[12]/D       DFF_X1    Rise  0.4980 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to x_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    x_reg[12]/CK        DFF_X1        Rise  0.3720 0.0360 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0210 0.3930 | 
| data required time                        |  0.3930        | 
|                                           |                | 
| data arrival time                         |  0.4980        | 
| data required time                        | -0.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1050        | 
--------------------------------------------------------------


 Timing Path to y_reg[0]/D 
  
 Path Start Point : B[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : y_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[0]                        Rise  0.2000 0.0000 1.0000 2.33109  0.699202 3.03029           1       100      c             | 
|    CLOCK_slh__c245/A CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    CLOCK_slh__c245/Z CLKBUF_X1 Rise  0.3430 0.1430 0.0460 1.7522   0.699202 2.4514            1       100                    | 
|    CLOCK_slh__c563/A CLKBUF_X1 Rise  0.3430 0.0000 0.0460          0.77983                                                   | 
|    CLOCK_slh__c563/Z CLKBUF_X1 Rise  0.3870 0.0440 0.0110 1.69647  0.699202 2.39568           1       100                    | 
|    CLOCK_slh__c564/A CLKBUF_X1 Rise  0.3870 0.0000 0.0110          0.77983                                                   | 
|    CLOCK_slh__c564/Z CLKBUF_X1 Rise  0.4160 0.0290 0.0070 0.613735 0.699202 1.31294           1       100                    | 
|    CLOCK_slh__c565/A CLKBUF_X1 Rise  0.4160 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c565/Z CLKBUF_X1 Rise  0.4430 0.0270 0.0070 0.591455 0.699202 1.29066           1       100                    | 
|    CLOCK_slh__c827/A CLKBUF_X1 Rise  0.4430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c827/Z CLKBUF_X1 Rise  0.4690 0.0260 0.0070 0.296149 0.699202 0.995351          1       100                    | 
|    CLOCK_slh__c828/A CLKBUF_X1 Rise  0.4690 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c828/Z CLKBUF_X1 Rise  0.5070 0.0380 0.0160 4.32971  1.06234  5.39205           1       100                    | 
|    y_reg[0]/D        DFF_X1    Rise  0.5070 0.0000 0.0160          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to y_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1910 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2240 0.0330 0.0070 3.47992  1.42116  4.90108           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2250 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3360 0.1110 0.1150 70.5273  60.7778  131.305           64      100      F    K        | 
|    y_reg[0]/CK         DFF_X1        Rise  0.3710 0.0350 0.1170          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3710 0.3710 | 
| library hold check                        |  0.0230 0.3940 | 
| data required time                        |  0.3940        | 
|                                           |                | 
| data arrival time                         |  0.5070        | 
| data required time                        | -0.3940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to Out_reg[0]/D 
  
 Path Start Point : y_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK   CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK  CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A  CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z  CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    y_reg[0]/CK         DFF_X1        Rise  0.3590  0.0270 0.1100                      0.949653                                    F             | 
|    y_reg[0]/Q          DFF_X1        Rise  0.4670  0.1080 0.0110             0.106022 2.94332  3.04934           1       100      F             | 
|    i_2_0_196/A         INV_X2        Rise  0.4670  0.0000 0.0110                      3.25089                                                   | 
|    i_2_0_196/ZN        INV_X2        Fall  0.5130  0.0460 0.0350             19.0304  45.219   64.2493           32      100                    | 
|    i_2_0_197/A1        NOR2_X1       Fall  0.5190  0.0060 0.0360                      1.41309                                                   | 
|    i_2_0_197/ZN        NOR2_X1       Rise  0.5610  0.0420 0.0220             2.07027  0.894119 2.96438           1       100                    | 
|    i_0_0_1/A2          AND2_X1       Rise  0.5560 -0.0050 0.0220    -0.0050           0.97463                                                   | 
|    i_0_0_1/ZN          AND2_X1       Rise  0.5920  0.0360 0.0090             1.03122  1.06234  2.09357           1       100                    | 
|    Out_reg[0]/D        DFF_X1        Rise  0.5920  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[0]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.5920        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2050        | 
--------------------------------------------------------------


 Timing Path to Out_reg[1]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A         CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z         CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK           CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK          CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A          CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z          CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    x_reg[1]/CK                 DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[1]/Q                  DFF_X1        Fall  0.4820  0.1200 0.0200             0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                   INV_X8        Fall  0.4820  0.0000 0.0200                      10.8                                                      | 
|    i_2_0_3/ZN                  INV_X8        Rise  0.5170  0.0350 0.0220             14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_198/A2                NOR2_X1       Rise  0.5200  0.0030 0.0220                      1.65135                                                   | 
|    i_2_0_198/ZN                NOR2_X1       Fall  0.5370  0.0170 0.0100             1.20384  3.05606  4.2599            2       100                    | 
|    cs0/x[1]                                  Fall  0.5370  0.0000                                                                                       | 
|    cs0/genblk1_1_a/a                         Fall  0.5370  0.0000                                                                                       | 
|    cs0/genblk1_1_a/ha1/a                     Fall  0.5370  0.0000                                                                                       | 
|    cs0/genblk1_1_a/ha1/i_0_0/A XOR2_X1       Fall  0.5370  0.0000 0.0100                      2.18123                                                   | 
|    cs0/genblk1_1_a/ha1/i_0_0/Z XOR2_X1       Rise  0.5730  0.0360 0.0270             2.56471  0.894119 3.45883           1       100                    | 
|    cs0/genblk1_1_a/ha1/sum                   Rise  0.5730  0.0000                                                                                       | 
|    cs0/genblk1_1_a/sum                       Rise  0.5730  0.0000                                                                                       | 
|    cs0/s[1]                                  Rise  0.5730  0.0000                                                                                       | 
|    i_0_0_2/A2                  AND2_X1       Rise  0.5670 -0.0060 0.0270    -0.0060           0.97463                                                   | 
|    i_0_0_2/ZN                  AND2_X1       Rise  0.6070  0.0400 0.0110             1.87125  1.06234  2.9336            1       100                    | 
|    Out_reg[1]/D                DFF_X1        Rise  0.6070  0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[1]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.6070        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2190        | 
--------------------------------------------------------------


 Timing Path to Out_reg[3]/D 
  
 Path Start Point : y_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A          CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z          CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK            CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK           CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A           CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z           CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    y_reg[3]/CK                  DFF_X1        Rise  0.3600 0.0280 0.1100          0.949653                                    F             | 
|    y_reg[3]/Q                   DFF_X1        Rise  0.4740 0.1140 0.0170 0.236233 5.70005  5.93629           1       100      F             | 
|    i_2_0_295/A                  INV_X4        Rise  0.4740 0.0000 0.0170          6.25843                                                   | 
|    i_2_0_295/ZN                 INV_X4        Fall  0.5070 0.0330 0.0210 30.5195  45.219   75.7385           32      100                    | 
|    i_2_0_296/A1                 NOR2_X1       Fall  0.5110 0.0040 0.0210          1.41309                                                   | 
|    i_2_0_296/ZN                 NOR2_X1       Rise  0.5510 0.0400 0.0260 0.58683  3.25767  3.8445            2       100                    | 
|    cs10/y[3]                                  Rise  0.5510 0.0000                                                                           | 
|    cs10/genblk1_3_a/b                         Rise  0.5510 0.0000                                                                           | 
|    cs10/genblk1_3_a/ha1/b                     Rise  0.5510 0.0000                                                                           | 
|    cs10/genblk1_3_a/ha1/i_0_0/B XOR2_X1       Rise  0.5510 0.0000 0.0260          2.36355                                                   | 
|    cs10/genblk1_3_a/ha1/i_0_0/Z XOR2_X1       Fall  0.5710 0.0200 0.0100 1.31136  0.894119 2.20548           1       100                    | 
|    cs10/genblk1_3_a/ha1/sum                   Fall  0.5710 0.0000                                                                           | 
|    cs10/genblk1_3_a/sum                       Fall  0.5710 0.0000                                                                           | 
|    cs10/s[3]                                  Fall  0.5710 0.0000                                                                           | 
|    i_0_0_4/A2                   AND2_X1       Fall  0.5710 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_4/ZN                   AND2_X1       Fall  0.6050 0.0340 0.0080 2.00464  1.06234  3.06698           1       100                    | 
|    Out_reg[3]/D                 DFF_X1        Fall  0.6050 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[3]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.6050        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2260        | 
--------------------------------------------------------------


 Timing Path to Out_reg[9]/D 
  
 Path Start Point : y_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A          CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z          CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK            CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK           CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A           CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z           CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    y_reg[9]/CK                  DFF_X1        Rise  0.3610  0.0290 0.1100                      0.949653                                    F             | 
|    y_reg[9]/Q                   DFF_X1        Fall  0.4690  0.1080 0.0110             1.12847  5.70005  6.82852           1       100      F             | 
|    i_2_0_493/A                  INV_X4        Fall  0.4690  0.0000 0.0110                      5.70005                                                   | 
|    i_2_0_493/ZN                 INV_X4        Rise  0.5280  0.0590 0.0480             30.9509  49.4005  80.3514           32      100                    | 
|    i_2_0_494/A1                 NOR2_X1       Rise  0.5310  0.0030 0.0480                      1.71447                                                   | 
|    i_2_0_494/ZN                 NOR2_X1       Fall  0.5510  0.0200 0.0160             1.6073   3.25767  4.86497           2       100                    | 
|    cs14/y[9]                                  Fall  0.5510  0.0000                                                                                       | 
|    cs14/genblk1_9_a/b                         Fall  0.5510  0.0000                                                                                       | 
|    cs14/genblk1_9_a/ha1/b                     Fall  0.5510  0.0000                                                                                       | 
|    cs14/genblk1_9_a/ha1/i_0_0/B XOR2_X1       Fall  0.5510  0.0000 0.0160                      2.41145                                                   | 
|    cs14/genblk1_9_a/ha1/i_0_0/Z XOR2_X1       Rise  0.5820  0.0310 0.0160             0.238513 0.894119 1.13263           1       100                    | 
|    cs14/genblk1_9_a/ha1/sum                   Rise  0.5820  0.0000                                                                                       | 
|    cs14/genblk1_9_a/sum                       Rise  0.5820  0.0000                                                                                       | 
|    cs14/s[9]                                  Rise  0.5820  0.0000                                                                                       | 
|    i_0_0_10/A2                  AND2_X1       Rise  0.5820  0.0000 0.0160                      0.97463                                                   | 
|    i_0_0_10/ZN                  AND2_X1       Rise  0.6150  0.0330 0.0080             0.574862 1.06234  1.6372            1       100                    | 
|    Out_reg[9]/D                 DFF_X1        Rise  0.6140 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[9]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.6140        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2270        | 
--------------------------------------------------------------


 Timing Path to Out_reg[27]/D 
  
 Path Start Point : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                   CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                   CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                     CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                    CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                    CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                    CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    x_reg[0]/CK                           DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[0]/Q                            DFF_X1        Fall  0.4790 0.1170 0.0180 2.62437  11.4119  14.0363           5       100      F             | 
|    i_2_0_1/A                             INV_X4        Fall  0.4800 0.0010 0.0180          5.70005                                                   | 
|    i_2_0_1/ZN                            INV_X4        Rise  0.5380 0.0580 0.0450 25.2773  48.3285  73.6057           31      100                    | 
|    i_2_0_2/A2                            NOR2_X1       Rise  0.5390 0.0010 0.0450          1.65135                                                   | 
|    i_2_0_2/ZN                            NOR2_X1       Fall  0.5620 0.0230 0.0160 1.80261  3.07535  4.87796           2       100                    | 
|    ci/in1[27]                                          Fall  0.5620 0.0000                                                                           | 
|    ci/genblk1_6_RCA/in1[3]                             Fall  0.5620 0.0000                                                                           | 
|    ci/genblk1_6_RCA/genblk1_3_FA/A                     Fall  0.5620 0.0000                                                                           | 
|    ci/genblk1_6_RCA/genblk1_3_FA/i_0_0/A XOR2_X1       Fall  0.5620 0.0000 0.0160          2.18123                                                   | 
|    ci/genblk1_6_RCA/genblk1_3_FA/i_0_0/Z XOR2_X1       Rise  0.5880 0.0260 0.0160 0.241836 0.894119 1.13596           1       100                    | 
|    ci/genblk1_6_RCA/genblk1_3_FA/S                     Rise  0.5880 0.0000                                                                           | 
|    ci/genblk1_6_RCA/s[3]                               Rise  0.5880 0.0000                                                                           | 
|    ci/s[27]                                            Rise  0.5880 0.0000                                                                           | 
|    i_0_0_28/A2                           AND2_X1       Rise  0.5880 0.0000 0.0160          0.97463                                                   | 
|    i_0_0_28/ZN                           AND2_X1       Rise  0.6250 0.0370 0.0110 2.02279  1.06234  3.08513           1       100                    | 
|    Out_reg[27]/D                         DFF_X1        Rise  0.6250 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[27]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.6250        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2370        | 
--------------------------------------------------------------


 Timing Path to Out_reg[2]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A          CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z          CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK            CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK           CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A           CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z           CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    x_reg[1]/CK                  DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[1]/Q                   DFF_X1        Fall  0.4820 0.1200 0.0200 0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                    INV_X8        Fall  0.4820 0.0000 0.0200          10.8                                                      | 
|    i_2_0_3/ZN                   INV_X8        Rise  0.5170 0.0350 0.0220 14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_198/A2                 NOR2_X1       Rise  0.5200 0.0030 0.0220          1.65135                                                   | 
|    i_2_0_198/ZN                 NOR2_X1       Fall  0.5370 0.0170 0.0100 1.20384  3.05606  4.2599            2       100                    | 
|    cs0/x[1]                                   Fall  0.5370 0.0000                                                                           | 
|    cs0/genblk1_1_a/a                          Fall  0.5370 0.0000                                                                           | 
|    cs0/genblk1_1_a/ha1/a                      Fall  0.5370 0.0000                                                                           | 
|    cs0/genblk1_1_a/ha1/i_0_1/A1 AND2_X1       Fall  0.5370 0.0000 0.0100          0.874832                                                  | 
|    cs0/genblk1_1_a/ha1/i_0_1/ZN AND2_X1       Fall  0.5700 0.0330 0.0080 0.637705 3.25767  3.89537           2       100                    | 
|    cs0/genblk1_1_a/ha1/carry                  Fall  0.5700 0.0000                                                                           | 
|    cs0/genblk1_1_a/carry                      Fall  0.5700 0.0000                                                                           | 
|    cs0/genblk2_1_b/b                          Fall  0.5700 0.0000                                                                           | 
|    cs0/genblk2_1_b/ha1/b                      Fall  0.5700 0.0000                                                                           | 
|    cs0/genblk2_1_b/ha1/i_0_0/B  XOR2_X1       Fall  0.5700 0.0000 0.0080          2.41145                                                   | 
|    cs0/genblk2_1_b/ha1/i_0_0/Z  XOR2_X1       Rise  0.6050 0.0350 0.0230 1.7373   0.894119 2.63142           1       100                    | 
|    cs0/genblk2_1_b/ha1/sum                    Rise  0.6050 0.0000                                                                           | 
|    cs0/genblk2_1_b/sum                        Rise  0.6050 0.0000                                                                           | 
|    cs0/s[2]                                   Rise  0.6050 0.0000                                                                           | 
|    i_0_0_3/A2                   AND2_X1       Rise  0.6050 0.0000 0.0230          0.97463                                                   | 
|    i_0_0_3/ZN                   AND2_X1       Rise  0.6490 0.0440 0.0150 3.81015  1.06234  4.8725            1       100                    | 
|    Out_reg[2]/D                 DFF_X1        Rise  0.6490 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[2]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0210 0.3900 | 
| data required time                        |  0.3900        | 
|                                           |                | 
| data arrival time                         |  0.6490        | 
| data required time                        | -0.3900        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2600        | 
--------------------------------------------------------------


 Timing Path to Out_reg[10]/D 
  
 Path Start Point : y_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    y_reg[9]/CK                   DFF_X1        Rise  0.3610 0.0290 0.1100          0.949653                                    F             | 
|    y_reg[9]/Q                    DFF_X1        Fall  0.4690 0.1080 0.0110 1.12847  5.70005  6.82852           1       100      F             | 
|    i_2_0_493/A                   INV_X4        Fall  0.4690 0.0000 0.0110          5.70005                                                   | 
|    i_2_0_493/ZN                  INV_X4        Rise  0.5280 0.0590 0.0480 30.9509  49.4005  80.3514           32      100                    | 
|    i_2_0_494/A1                  NOR2_X1       Rise  0.5310 0.0030 0.0480          1.71447                                                   | 
|    i_2_0_494/ZN                  NOR2_X1       Fall  0.5510 0.0200 0.0160 1.6073   3.25767  4.86497           2       100                    | 
|    cs14/y[9]                                   Fall  0.5510 0.0000                                                                           | 
|    cs14/genblk1_9_a/b                          Fall  0.5510 0.0000                                                                           | 
|    cs14/genblk1_9_a/ha1/b                      Fall  0.5510 0.0000                                                                           | 
|    cs14/genblk1_9_a/ha1/i_0_1/A2 AND2_X1       Fall  0.5510 0.0000 0.0160          0.894119                                                  | 
|    cs14/genblk1_9_a/ha1/i_0_1/ZN AND2_X1       Fall  0.5890 0.0380 0.0080 0.495805 3.25767  3.75347           2       100                    | 
|    cs14/genblk1_9_a/ha1/carry                  Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk1_9_a/carry                      Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk2_9_b/b                          Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk2_9_b/ha1/b                      Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk2_9_b/ha1/i_0_0/B  XOR2_X1       Fall  0.5890 0.0000 0.0080          2.41145                                                   | 
|    cs14/genblk2_9_b/ha1/i_0_0/Z  XOR2_X1       Rise  0.6170 0.0280 0.0160 0.199811 0.894119 1.09393           1       100                    | 
|    cs14/genblk2_9_b/ha1/sum                    Rise  0.6170 0.0000                                                                           | 
|    cs14/genblk2_9_b/sum                        Rise  0.6170 0.0000                                                                           | 
|    cs14/s[10]                                  Rise  0.6170 0.0000                                                                           | 
|    i_0_0_11/A2                   AND2_X1       Rise  0.6170 0.0000 0.0160          0.97463                                                   | 
|    i_0_0_11/ZN                   AND2_X1       Rise  0.6490 0.0320 0.0080 0.198165 1.06234  1.26051           1       100                    | 
|    Out_reg[10]/D                 DFF_X1        Rise  0.6490 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[10]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.6490        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2620        | 
--------------------------------------------------------------


 Timing Path to Out_reg[4]/D 
  
 Path Start Point : y_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    y_reg[3]/CK                   DFF_X1        Rise  0.3600 0.0280 0.1100          0.949653                                    F             | 
|    y_reg[3]/Q                    DFF_X1        Fall  0.4660 0.1060 0.0100 0.236233 5.70005  5.93629           1       100      F             | 
|    i_2_0_295/A                   INV_X4        Fall  0.4660 0.0000 0.0100          5.70005                                                   | 
|    i_2_0_295/ZN                  INV_X4        Rise  0.5210 0.0550 0.0460 30.5195  45.219   75.7385           32      100                    | 
|    i_2_0_296/A1                  NOR2_X1       Rise  0.5250 0.0040 0.0460          1.71447                                                   | 
|    i_2_0_296/ZN                  NOR2_X1       Fall  0.5420 0.0170 0.0140 0.58683  3.25767  3.8445            2       100                    | 
|    cs10/y[3]                                   Fall  0.5420 0.0000                                                                           | 
|    cs10/genblk1_3_a/b                          Fall  0.5420 0.0000                                                                           | 
|    cs10/genblk1_3_a/ha1/b                      Fall  0.5420 0.0000                                                                           | 
|    cs10/genblk1_3_a/ha1/i_0_1/A2 AND2_X1       Fall  0.5420 0.0000 0.0140          0.894119                                                  | 
|    cs10/genblk1_3_a/ha1/i_0_1/ZN AND2_X1       Fall  0.5800 0.0380 0.0080 0.826361 3.25767  4.08403           2       100                    | 
|    cs10/genblk1_3_a/ha1/carry                  Fall  0.5800 0.0000                                                                           | 
|    cs10/genblk1_3_a/carry                      Fall  0.5800 0.0000                                                                           | 
|    cs10/genblk2_3_b/b                          Fall  0.5800 0.0000                                                                           | 
|    cs10/genblk2_3_b/ha1/b                      Fall  0.5800 0.0000                                                                           | 
|    cs10/genblk2_3_b/ha1/i_0_0/B  XOR2_X1       Fall  0.5800 0.0000 0.0080          2.41145                                                   | 
|    cs10/genblk2_3_b/ha1/i_0_0/Z  XOR2_X1       Rise  0.6150 0.0350 0.0230 1.72339  0.894119 2.61751           1       100                    | 
|    cs10/genblk2_3_b/ha1/sum                    Rise  0.6150 0.0000                                                                           | 
|    cs10/genblk2_3_b/sum                        Rise  0.6150 0.0000                                                                           | 
|    cs10/s[4]                                   Rise  0.6150 0.0000                                                                           | 
|    i_0_0_5/A2                    AND2_X1       Rise  0.6150 0.0000 0.0230          0.97463                                                   | 
|    i_0_0_5/ZN                    AND2_X1       Rise  0.6520 0.0370 0.0100 1.39024  1.06234  2.45258           1       100                    | 
|    Out_reg[4]/D                  DFF_X1        Rise  0.6520 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[4]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.6520        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to Out_reg[28]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                   CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                   CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                     CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                    CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                    CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                    CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    x_reg[1]/CK                           DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[1]/Q                            DFF_X1        Fall  0.4820 0.1200 0.0200 0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                             INV_X8        Fall  0.4820 0.0000 0.0200          10.8                                                      | 
|    i_2_0_3/ZN                            INV_X8        Rise  0.5170 0.0350 0.0220 14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_4/A2                            NOR2_X1       Rise  0.5180 0.0010 0.0220          1.65135                                                   | 
|    i_2_0_4/ZN                            NOR2_X1       Fall  0.5340 0.0160 0.0100 0.419804 3.05606  3.47587           2       100                    | 
|    cs9/x[28]                                           Fall  0.5340 0.0000                                                                           | 
|    cs9/genblk1_28_a/a                                  Fall  0.5340 0.0000                                                                           | 
|    cs9/genblk1_28_a/ha1/a                              Fall  0.5340 0.0000                                                                           | 
|    cs9/genblk1_28_a/ha1/i_0_0/A          XOR2_X1       Fall  0.5340 0.0000 0.0100          2.18123                                                   | 
|    cs9/genblk1_28_a/ha1/i_0_0/Z          XOR2_X1       Rise  0.5740 0.0400 0.0310 1.27093  3.07535  4.34628           2       100                    | 
|    cs9/genblk1_28_a/ha1/sum                            Rise  0.5740 0.0000                                                                           | 
|    cs9/genblk1_28_a/sum                                Rise  0.5740 0.0000                                                                           | 
|    cs9/s[28]                                           Rise  0.5740 0.0000                                                                           | 
|    ci/in1[28]                                          Rise  0.5740 0.0000                                                                           | 
|    ci/genblk1_7_RCA/in1[0]                             Rise  0.5740 0.0000                                                                           | 
|    ci/genblk1_7_RCA/genblk1_0_FA/A                     Rise  0.5740 0.0000                                                                           | 
|    ci/genblk1_7_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Rise  0.5740 0.0000 0.0310          2.23214                                                   | 
|    ci/genblk1_7_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Fall  0.5990 0.0250 0.0130 0.935008 3.05606  3.99107           2       100                    | 
|    ci/genblk1_7_RCA/genblk1_0_FA/S                     Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_RCA/s[0]                               Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_inc/inS[0]                             Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_0_HA/in1                   Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Fall  0.5990 0.0000 0.0130          2.18123                                                   | 
|    ci/genblk1_7_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Rise  0.6240 0.0250 0.0160 0.279786 0.894119 1.17391           1       100                    | 
|    ci/genblk1_7_inc/genblk1_0_HA/s                     Rise  0.6240 0.0000                                                                           | 
|    ci/genblk1_7_inc/outS[0]                            Rise  0.6240 0.0000                                                                           | 
|    ci/s[28]                                            Rise  0.6240 0.0000                                                                           | 
|    i_0_0_29/A2                           AND2_X1       Rise  0.6240 0.0000 0.0160          0.97463                                                   | 
|    i_0_0_29/ZN                           AND2_X1       Rise  0.6610 0.0370 0.0110 1.78253  1.06234  2.84487           1       100                    | 
|    Out_reg[28]/D                         DFF_X1        Rise  0.6610 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[28]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.6610        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2730        | 
--------------------------------------------------------------


 Timing Path to Out_reg[11]/D 
  
 Path Start Point : y_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    y_reg[9]/CK                   DFF_X1        Rise  0.3610 0.0290 0.1100          0.949653                                    F             | 
|    y_reg[9]/Q                    DFF_X1        Fall  0.4690 0.1080 0.0110 1.12847  5.70005  6.82852           1       100      F             | 
|    i_2_0_493/A                   INV_X4        Fall  0.4690 0.0000 0.0110          5.70005                                                   | 
|    i_2_0_493/ZN                  INV_X4        Rise  0.5280 0.0590 0.0480 30.9509  49.4005  80.3514           32      100                    | 
|    i_2_0_494/A1                  NOR2_X1       Rise  0.5310 0.0030 0.0480          1.71447                                                   | 
|    i_2_0_494/ZN                  NOR2_X1       Fall  0.5510 0.0200 0.0160 1.6073   3.25767  4.86497           2       100                    | 
|    cs14/y[9]                                   Fall  0.5510 0.0000                                                                           | 
|    cs14/genblk1_9_a/b                          Fall  0.5510 0.0000                                                                           | 
|    cs14/genblk1_9_a/ha1/b                      Fall  0.5510 0.0000                                                                           | 
|    cs14/genblk1_9_a/ha1/i_0_1/A2 AND2_X1       Fall  0.5510 0.0000 0.0160          0.894119                                                  | 
|    cs14/genblk1_9_a/ha1/i_0_1/ZN AND2_X1       Fall  0.5890 0.0380 0.0080 0.495805 3.25767  3.75347           2       100                    | 
|    cs14/genblk1_9_a/ha1/carry                  Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk1_9_a/carry                      Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk2_9_b/b                          Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk2_9_b/ha1/b                      Fall  0.5890 0.0000                                                                           | 
|    cs14/genblk2_9_b/ha1/i_0_1/A2 AND2_X1       Fall  0.5890 0.0000 0.0080          0.894119                                                  | 
|    cs14/genblk2_9_b/ha1/i_0_1/ZN AND2_X1       Fall  0.6230 0.0340 0.0080 0.258705 3.05606  3.31477           2       100                    | 
|    cs14/genblk2_9_b/ha1/carry                  Fall  0.6230 0.0000                                                                           | 
|    cs14/genblk2_9_b/carry                      Fall  0.6230 0.0000                                                                           | 
|    cs14/genblk2_10_b/cin                       Fall  0.6230 0.0000                                                                           | 
|    cs14/genblk2_10_b/ha2/a                     Fall  0.6230 0.0000                                                                           | 
|    cs14/genblk2_10_b/ha2/i_0_0/A XOR2_X1       Fall  0.6230 0.0000 0.0080          2.18123                                                   | 
|    cs14/genblk2_10_b/ha2/i_0_0/Z XOR2_X1       Rise  0.6460 0.0230 0.0160 0.261281 0.894119 1.1554            1       100                    | 
|    cs14/genblk2_10_b/ha2/sum                   Rise  0.6460 0.0000                                                                           | 
|    cs14/genblk2_10_b/sum                       Rise  0.6460 0.0000                                                                           | 
|    cs14/s[11]                                  Rise  0.6460 0.0000                                                                           | 
|    i_0_0_12/A2                   AND2_X1       Rise  0.6460 0.0000 0.0160          0.97463                                                   | 
|    i_0_0_12/ZN                   AND2_X1       Rise  0.6780 0.0320 0.0080 0.316998 1.06234  1.37934           1       100                    | 
|    Out_reg[11]/D                 DFF_X1        Rise  0.6780 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[11]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.6780        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2910        | 
--------------------------------------------------------------


 Timing Path to Out_reg[5]/D 
  
 Path Start Point : y_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    y_reg[3]/CK                   DFF_X1        Rise  0.3600  0.0280 0.1100                      0.949653                                    F             | 
|    y_reg[3]/Q                    DFF_X1        Fall  0.4660  0.1060 0.0100             0.236233 5.70005  5.93629           1       100      F             | 
|    i_2_0_295/A                   INV_X4        Fall  0.4660  0.0000 0.0100                      5.70005                                                   | 
|    i_2_0_295/ZN                  INV_X4        Rise  0.5210  0.0550 0.0460             30.5195  45.219   75.7385           32      100                    | 
|    i_2_0_296/A1                  NOR2_X1       Rise  0.5250  0.0040 0.0460                      1.71447                                                   | 
|    i_2_0_296/ZN                  NOR2_X1       Fall  0.5420  0.0170 0.0140             0.58683  3.25767  3.8445            2       100                    | 
|    cs10/y[3]                                   Fall  0.5420  0.0000                                                                                       | 
|    cs10/genblk1_3_a/b                          Fall  0.5420  0.0000                                                                                       | 
|    cs10/genblk1_3_a/ha1/b                      Fall  0.5420  0.0000                                                                                       | 
|    cs10/genblk1_3_a/ha1/i_0_1/A2 AND2_X1       Fall  0.5420  0.0000 0.0140                      0.894119                                                  | 
|    cs10/genblk1_3_a/ha1/i_0_1/ZN AND2_X1       Fall  0.5800  0.0380 0.0080             0.826361 3.25767  4.08403           2       100                    | 
|    cs10/genblk1_3_a/ha1/carry                  Fall  0.5800  0.0000                                                                                       | 
|    cs10/genblk1_3_a/carry                      Fall  0.5800  0.0000                                                                                       | 
|    cs10/genblk2_3_b/b                          Fall  0.5800  0.0000                                                                                       | 
|    cs10/genblk2_3_b/ha1/b                      Fall  0.5800  0.0000                                                                                       | 
|    cs10/genblk2_3_b/ha1/i_0_1/A2 AND2_X1       Fall  0.5800  0.0000 0.0080                      0.894119                                                  | 
|    cs10/genblk2_3_b/ha1/i_0_1/ZN AND2_X1       Fall  0.6140  0.0340 0.0080             0.378789 3.05606  3.43485           2       100                    | 
|    cs10/genblk2_3_b/ha1/carry                  Fall  0.6140  0.0000                                                                                       | 
|    cs10/genblk2_3_b/carry                      Fall  0.6140  0.0000                                                                                       | 
|    cs10/genblk2_4_b/cin                        Fall  0.6140  0.0000                                                                                       | 
|    cs10/genblk2_4_b/ha2/a                      Fall  0.6140  0.0000                                                                                       | 
|    cs10/genblk2_4_b/ha2/i_0_0/A  XOR2_X1       Fall  0.6140  0.0000 0.0080                      2.18123                                                   | 
|    cs10/genblk2_4_b/ha2/i_0_0/Z  XOR2_X1       Rise  0.6450  0.0310 0.0230             1.74346  0.894119 2.63758           1       100                    | 
|    cs10/genblk2_4_b/ha2/sum                    Rise  0.6450  0.0000                                                                                       | 
|    cs10/genblk2_4_b/sum                        Rise  0.6450  0.0000                                                                                       | 
|    cs10/s[5]                                   Rise  0.6450  0.0000                                                                                       | 
|    i_0_0_6/A2                    AND2_X1       Rise  0.6450  0.0000 0.0230                      0.97463                                                   | 
|    i_0_0_6/ZN                    AND2_X1       Rise  0.6840  0.0390 0.0120             2.17201  1.06234  3.23435           1       100                    | 
|    Out_reg[5]/D                  DFF_X1        Rise  0.6820 -0.0020 0.0120    -0.0020           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[5]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.6820        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2940        | 
--------------------------------------------------------------


 Timing Path to Out_reg[18]/D 
  
 Path Start Point : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    x_reg[0]/CK                   DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[0]/Q                    DFF_X1        Fall  0.4790 0.1170 0.0180 2.62437  11.4119  14.0363           5       100      F             | 
|    i_2_0_1/A                     INV_X4        Fall  0.4800 0.0010 0.0180          5.70005                                                   | 
|    i_2_0_1/ZN                    INV_X4        Rise  0.5380 0.0580 0.0450 25.2773  48.3285  73.6057           31      100                    | 
|    i_2_0_791/A2                  NOR2_X1       Rise  0.5410 0.0030 0.0450          1.65135                                                   | 
|    i_2_0_791/ZN                  NOR2_X1       Fall  0.5610 0.0200 0.0150 0.572483 3.05606  3.62855           2       100                    | 
|    cs14/z[18]                                  Fall  0.5610 0.0000                                                                           | 
|    cs14/genblk1_18_a/cin                       Fall  0.5610 0.0000                                                                           | 
|    cs14/genblk1_18_a/ha2/a                     Fall  0.5610 0.0000                                                                           | 
|    cs14/genblk1_18_a/ha2/i_0_0/A XOR2_X1       Fall  0.5610 0.0000 0.0150          2.18123                                                   | 
|    cs14/genblk1_18_a/ha2/i_0_0/Z XOR2_X1       Rise  0.5990 0.0380 0.0270 0.465007 3.05606  3.52107           2       100                    | 
|    cs14/genblk1_18_a/ha2/sum                   Rise  0.5990 0.0000                                                                           | 
|    cs14/genblk1_18_a/sum                       Rise  0.5990 0.0000                                                                           | 
|    cs14/genblk2_17_b/a                         Rise  0.5990 0.0000                                                                           | 
|    cs14/genblk2_17_b/ha1/a                     Rise  0.5990 0.0000                                                                           | 
|    cs14/genblk2_17_b/ha1/i_0_0/A XOR2_X1       Rise  0.5990 0.0000 0.0270          2.23214                                                   | 
|    cs14/genblk2_17_b/ha1/i_0_0/Z XOR2_X1       Fall  0.6230 0.0240 0.0110 0.428843 3.25767  3.68651           2       100                    | 
|    cs14/genblk2_17_b/ha1/sum                   Fall  0.6230 0.0000                                                                           | 
|    cs14/genblk2_17_b/ha2/b                     Fall  0.6230 0.0000                                                                           | 
|    cs14/genblk2_17_b/ha2/i_0_0/B XOR2_X1       Fall  0.6230 0.0000 0.0110          2.41145                                                   | 
|    cs14/genblk2_17_b/ha2/i_0_0/Z XOR2_X1       Rise  0.6550 0.0320 0.0190 0.767754 0.894119 1.66187           1       100                    | 
|    cs14/genblk2_17_b/ha2/sum                   Rise  0.6550 0.0000                                                                           | 
|    cs14/genblk2_17_b/sum                       Rise  0.6550 0.0000                                                                           | 
|    cs14/s[18]                                  Rise  0.6550 0.0000                                                                           | 
|    i_0_0_19/A2                   AND2_X1       Rise  0.6550 0.0000 0.0190          0.97463                                                   | 
|    i_0_0_19/ZN                   AND2_X1       Rise  0.6900 0.0350 0.0090 0.766911 1.06234  1.82925           1       100                    | 
|    Out_reg[18]/D                 DFF_X1        Rise  0.6900 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[18]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.6900        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3030        | 
--------------------------------------------------------------


 Timing Path to Out_reg[7]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A          CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z          CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK            CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK           CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A           CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z           CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    x_reg[1]/CK                  DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[1]/Q                   DFF_X1        Fall  0.4820 0.1200 0.0200 0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                    INV_X8        Fall  0.4820 0.0000 0.0200          10.8                                                      | 
|    i_2_0_3/ZN                   INV_X8        Rise  0.5170 0.0350 0.0220 14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_396/A2                 NOR2_X1       Rise  0.5190 0.0020 0.0220          1.65135                                                   | 
|    i_2_0_396/ZN                 NOR2_X1       Fall  0.5350 0.0160 0.0100 0.455055 3.05606  3.51112           2       100                    | 
|    cs2/x[7]                                   Fall  0.5350 0.0000                                                                           | 
|    cs2/genblk1_7_a/a                          Fall  0.5350 0.0000                                                                           | 
|    cs2/genblk1_7_a/ha1/a                      Fall  0.5350 0.0000                                                                           | 
|    cs2/genblk1_7_a/ha1/i_0_0/A  XOR2_X1       Fall  0.5350 0.0000 0.0100          2.18123                                                   | 
|    cs2/genblk1_7_a/ha1/i_0_0/Z  XOR2_X1       Rise  0.5720 0.0370 0.0280 0.603903 3.05606  3.65997           2       100                    | 
|    cs2/genblk1_7_a/ha1/sum                    Rise  0.5720 0.0000                                                                           | 
|    cs2/genblk1_7_a/sum                        Rise  0.5720 0.0000                                                                           | 
|    cs2/s[7]                                   Rise  0.5720 0.0000                                                                           | 
|    cs10/z[7]                                  Rise  0.5720 0.0000                                                                           | 
|    cs10/genblk1_7_a/cin                       Rise  0.5720 0.0000                                                                           | 
|    cs10/genblk1_7_a/ha2/a                     Rise  0.5720 0.0000                                                                           | 
|    cs10/genblk1_7_a/ha2/i_0_0/A XOR2_X1       Rise  0.5720 0.0000 0.0280          2.23214                                                   | 
|    cs10/genblk1_7_a/ha2/i_0_0/Z XOR2_X1       Fall  0.5950 0.0230 0.0120 0.477888 3.05606  3.53395           2       100                    | 
|    cs10/genblk1_7_a/ha2/sum                   Fall  0.5950 0.0000                                                                           | 
|    cs10/genblk1_7_a/sum                       Fall  0.5950 0.0000                                                                           | 
|    cs10/genblk2_6_b/a                         Fall  0.5950 0.0000                                                                           | 
|    cs10/genblk2_6_b/ha1/a                     Fall  0.5950 0.0000                                                                           | 
|    cs10/genblk2_6_b/ha1/i_0_0/A XOR2_X1       Fall  0.5950 0.0000 0.0120          2.18123                                                   | 
|    cs10/genblk2_6_b/ha1/i_0_0/Z XOR2_X1       Rise  0.6330 0.0380 0.0280 0.478279 3.25767  3.73595           2       100                    | 
|    cs10/genblk2_6_b/ha1/sum                   Rise  0.6330 0.0000                                                                           | 
|    cs10/genblk2_6_b/ha2/b                     Rise  0.6330 0.0000                                                                           | 
|    cs10/genblk2_6_b/ha2/i_0_0/B XOR2_X1       Rise  0.6330 0.0000 0.0280          2.36355                                                   | 
|    cs10/genblk2_6_b/ha2/i_0_0/Z XOR2_X1       Fall  0.6560 0.0230 0.0100 2.49978  0.894119 3.3939            1       100                    | 
|    cs10/genblk2_6_b/ha2/sum                   Fall  0.6560 0.0000                                                                           | 
|    cs10/genblk2_6_b/sum                       Fall  0.6560 0.0000                                                                           | 
|    cs10/s[7]                                  Fall  0.6560 0.0000                                                                           | 
|    i_0_0_8/A2                   AND2_X1       Fall  0.6560 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_8/ZN                   AND2_X1       Fall  0.6890 0.0330 0.0070 1.44091  1.06234  2.50326           1       100                    | 
|    Out_reg[7]/D                 DFF_X1        Fall  0.6890 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[7]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.6890        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3100        | 
--------------------------------------------------------------


 Timing Path to Out_reg[19]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    x_reg[1]/CK                   DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[1]/Q                    DFF_X1        Fall  0.4820  0.1200 0.0200             0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                     INV_X8        Fall  0.4820  0.0000 0.0200                      10.8                                                      | 
|    i_2_0_3/ZN                    INV_X8        Rise  0.5170  0.0350 0.0220             14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_792/A2                  NOR2_X1       Rise  0.5180  0.0010 0.0220                      1.65135                                                   | 
|    i_2_0_792/ZN                  NOR2_X1       Fall  0.5350  0.0170 0.0100             0.7238   3.05606  3.77986           2       100                    | 
|    cs6/x[19]                                   Fall  0.5350  0.0000                                                                                       | 
|    cs6/genblk1_19_a/a                          Fall  0.5350  0.0000                                                                                       | 
|    cs6/genblk1_19_a/ha1/a                      Fall  0.5350  0.0000                                                                                       | 
|    cs6/genblk1_19_a/ha1/i_0_0/A  XOR2_X1       Fall  0.5350  0.0000 0.0100                      2.18123                                                   | 
|    cs6/genblk1_19_a/ha1/i_0_0/Z  XOR2_X1       Rise  0.5790  0.0440 0.0350             2.09331  3.05606  5.14937           2       100                    | 
|    cs6/genblk1_19_a/ha1/sum                    Rise  0.5790  0.0000                                                                                       | 
|    cs6/genblk1_19_a/sum                        Rise  0.5790  0.0000                                                                                       | 
|    cs6/s[19]                                   Rise  0.5790  0.0000                                                                                       | 
|    cs14/z[19]                                  Rise  0.5790  0.0000                                                                                       | 
|    cs14/genblk1_19_a/cin                       Rise  0.5790  0.0000                                                                                       | 
|    cs14/genblk1_19_a/ha2/a                     Rise  0.5790  0.0000                                                                                       | 
|    cs14/genblk1_19_a/ha2/i_0_0/A XOR2_X1       Rise  0.5760 -0.0030 0.0350    -0.0030           2.23214                                                   | 
|    cs14/genblk1_19_a/ha2/i_0_0/Z XOR2_X1       Fall  0.6010  0.0250 0.0120             0.53282  3.05606  3.58888           2       100                    | 
|    cs14/genblk1_19_a/ha2/sum                   Fall  0.6010  0.0000                                                                                       | 
|    cs14/genblk1_19_a/sum                       Fall  0.6010  0.0000                                                                                       | 
|    cs14/genblk2_18_b/a                         Fall  0.6010  0.0000                                                                                       | 
|    cs14/genblk2_18_b/ha1/a                     Fall  0.6010  0.0000                                                                                       | 
|    cs14/genblk2_18_b/ha1/i_0_0/A XOR2_X1       Fall  0.6010  0.0000 0.0120                      2.18123                                                   | 
|    cs14/genblk2_18_b/ha1/i_0_0/Z XOR2_X1       Rise  0.6380  0.0370 0.0280             0.329216 3.25767  3.58688           2       100                    | 
|    cs14/genblk2_18_b/ha1/sum                   Rise  0.6380  0.0000                                                                                       | 
|    cs14/genblk2_18_b/ha2/b                     Rise  0.6380  0.0000                                                                                       | 
|    cs14/genblk2_18_b/ha2/i_0_0/B XOR2_X1       Rise  0.6380  0.0000 0.0280                      2.36355                                                   | 
|    cs14/genblk2_18_b/ha2/i_0_0/Z XOR2_X1       Fall  0.6590  0.0210 0.0090             1.7337   0.894119 2.62782           1       100                    | 
|    cs14/genblk2_18_b/ha2/sum                   Fall  0.6590  0.0000                                                                                       | 
|    cs14/genblk2_18_b/sum                       Fall  0.6590  0.0000                                                                                       | 
|    cs14/s[19]                                  Fall  0.6590  0.0000                                                                                       | 
|    i_0_0_20/A2                   AND2_X1       Fall  0.6590  0.0000 0.0090                      0.894119                                                  | 
|    i_0_0_20/ZN                   AND2_X1       Fall  0.6910  0.0320 0.0070             1.34408  1.06234  2.40642           1       100                    | 
|    Out_reg[19]/D                 DFF_X1        Fall  0.6910  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[19]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.6910        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3120        | 
--------------------------------------------------------------


 Timing Path to Out_reg[29]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    x_reg[1]/CK                            DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[1]/Q                             DFF_X1        Fall  0.4820 0.1200 0.0200 0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                              INV_X8        Fall  0.4820 0.0000 0.0200          10.8                                                      | 
|    i_2_0_3/ZN                             INV_X8        Rise  0.5170 0.0350 0.0220 14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_4/A2                             NOR2_X1       Rise  0.5180 0.0010 0.0220          1.65135                                                   | 
|    i_2_0_4/ZN                             NOR2_X1       Fall  0.5340 0.0160 0.0100 0.419804 3.05606  3.47587           2       100                    | 
|    cs9/x[28]                                            Fall  0.5340 0.0000                                                                           | 
|    cs9/genblk1_28_a/a                                   Fall  0.5340 0.0000                                                                           | 
|    cs9/genblk1_28_a/ha1/a                               Fall  0.5340 0.0000                                                                           | 
|    cs9/genblk1_28_a/ha1/i_0_0/A           XOR2_X1       Fall  0.5340 0.0000 0.0100          2.18123                                                   | 
|    cs9/genblk1_28_a/ha1/i_0_0/Z           XOR2_X1       Rise  0.5740 0.0400 0.0310 1.27093  3.07535  4.34628           2       100                    | 
|    cs9/genblk1_28_a/ha1/sum                             Rise  0.5740 0.0000                                                                           | 
|    cs9/genblk1_28_a/sum                                 Rise  0.5740 0.0000                                                                           | 
|    cs9/s[28]                                            Rise  0.5740 0.0000                                                                           | 
|    ci/in1[28]                                           Rise  0.5740 0.0000                                                                           | 
|    ci/genblk1_7_RCA/in1[0]                              Rise  0.5740 0.0000                                                                           | 
|    ci/genblk1_7_RCA/genblk1_0_FA/A                      Rise  0.5740 0.0000                                                                           | 
|    ci/genblk1_7_RCA/genblk1_0_FA/i_0_0/A  XOR2_X1       Rise  0.5740 0.0000 0.0310          2.23214                                                   | 
|    ci/genblk1_7_RCA/genblk1_0_FA/i_0_0/Z  XOR2_X1       Fall  0.5990 0.0250 0.0130 0.935008 3.05606  3.99107           2       100                    | 
|    ci/genblk1_7_RCA/genblk1_0_FA/S                      Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_RCA/s[0]                                Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_inc/inS[0]                              Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_0_HA/in1                    Fall  0.5990 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_0_HA/i_0_1/A1 AND2_X1       Fall  0.5990 0.0000 0.0130          0.874832                                                  | 
|    ci/genblk1_7_inc/genblk1_0_HA/i_0_1/ZN AND2_X1       Fall  0.6340 0.0350 0.0080 0.667027 3.25767  3.92469           2       100                    | 
|    ci/genblk1_7_inc/genblk1_0_HA/c                      Fall  0.6340 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_1_HA/in2                    Fall  0.6340 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_1_HA/i_0_0/B  XOR2_X1       Fall  0.6340 0.0000 0.0080          2.41145                                                   | 
|    ci/genblk1_7_inc/genblk1_1_HA/i_0_0/Z  XOR2_X1       Rise  0.6660 0.0320 0.0200 0.983944 0.894119 1.87806           1       100                    | 
|    ci/genblk1_7_inc/genblk1_1_HA/s                      Rise  0.6660 0.0000                                                                           | 
|    ci/genblk1_7_inc/outS[1]                             Rise  0.6660 0.0000                                                                           | 
|    ci/s[29]                                             Rise  0.6660 0.0000                                                                           | 
|    i_0_0_30/A2                            AND2_X1       Rise  0.6660 0.0000 0.0200          0.97463                                                   | 
|    i_0_0_30/ZN                            AND2_X1       Rise  0.7020 0.0360 0.0100 1.15799  1.06234  2.22034           1       100                    | 
|    Out_reg[29]/D                          DFF_X1        Rise  0.7020 0.0000 0.0100          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[29]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.7020        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3150        | 
--------------------------------------------------------------


 Timing Path to Out_reg[6]/D 
  
 Path Start Point : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A          CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z          CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK            CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK           CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A           CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z           CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    x_reg[0]/CK                  DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[0]/Q                   DFF_X1        Fall  0.4790  0.1170 0.0180             2.62437  11.4119  14.0363           5       100      F             | 
|    i_2_0_1/A                    INV_X4        Fall  0.4800  0.0010 0.0180                      5.70005                                                   | 
|    i_2_0_1/ZN                   INV_X4        Rise  0.5380  0.0580 0.0450             25.2773  48.3285  73.6057           31      100                    | 
|    i_2_0_395/A2                 NOR2_X1       Rise  0.5410  0.0030 0.0450                      1.65135                                                   | 
|    i_2_0_395/ZN                 NOR2_X1       Fall  0.5610  0.0200 0.0140             0.47004  3.05606  3.5261            2       100                    | 
|    cs10/z[6]                                  Fall  0.5610  0.0000                                                                                       | 
|    cs10/genblk1_6_a/cin                       Fall  0.5610  0.0000                                                                                       | 
|    cs10/genblk1_6_a/ha2/a                     Fall  0.5610  0.0000                                                                                       | 
|    cs10/genblk1_6_a/ha2/i_0_0/A XOR2_X1       Fall  0.5610  0.0000 0.0140                      2.18123                                                   | 
|    cs10/genblk1_6_a/ha2/i_0_0/Z XOR2_X1       Rise  0.6010  0.0400 0.0290             0.834717 3.05606  3.89078           2       100                    | 
|    cs10/genblk1_6_a/ha2/sum                   Rise  0.6010  0.0000                                                                                       | 
|    cs10/genblk1_6_a/sum                       Rise  0.6010  0.0000                                                                                       | 
|    cs10/genblk2_5_b/a                         Rise  0.6010  0.0000                                                                                       | 
|    cs10/genblk2_5_b/ha1/a                     Rise  0.6010  0.0000                                                                                       | 
|    cs10/genblk2_5_b/ha1/i_0_0/A XOR2_X1       Rise  0.6010  0.0000 0.0290                      2.23214                                                   | 
|    cs10/genblk2_5_b/ha1/i_0_0/Z XOR2_X1       Fall  0.6260  0.0250 0.0110             0.715438 3.25767  3.9731            2       100                    | 
|    cs10/genblk2_5_b/ha1/sum                   Fall  0.6260  0.0000                                                                                       | 
|    cs10/genblk2_5_b/ha2/b                     Fall  0.6260  0.0000                                                                                       | 
|    cs10/genblk2_5_b/ha2/i_0_0/B XOR2_X1       Fall  0.6260  0.0000 0.0110                      2.41145                                                   | 
|    cs10/genblk2_5_b/ha2/i_0_0/Z XOR2_X1       Rise  0.6670  0.0410 0.0270             2.57495  0.894119 3.46906           1       100                    | 
|    cs10/genblk2_5_b/ha2/sum                   Rise  0.6670  0.0000                                                                                       | 
|    cs10/genblk2_5_b/sum                       Rise  0.6670  0.0000                                                                                       | 
|    cs10/s[6]                                  Rise  0.6670  0.0000                                                                                       | 
|    i_0_0_7/A2                   AND2_X1       Rise  0.6650 -0.0020 0.0270    -0.0020           0.97463                                                   | 
|    i_0_0_7/ZN                   AND2_X1       Rise  0.7050  0.0400 0.0110             1.96614  1.06234  3.02848           1       100                    | 
|    Out_reg[6]/D                 DFF_X1        Rise  0.7040 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[6]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.7040        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3160        | 
--------------------------------------------------------------


 Timing Path to Out_reg[56]/D 
  
 Path Start Point : x_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 1.0000 0.2731     1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000 0.0000 1.0000            1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298    7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900 0.0050 0.0570            7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992    1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240 0.0010 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273    54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    x_reg[25]/CK                           DFF_X1        Rise  0.3610 0.0290 0.1100            0.949653                                    F             | 
|    x_reg[25]/Q                            DFF_X1        Fall  0.4730 0.1120 0.0140 3.21227    6.61853  9.83079           3       100      F             | 
|    i_2_27/p_1[25]                                       Fall  0.4730 0.0000                                                               A             | 
|    i_2_27/i_28/A                          XNOR2_X1      Fall  0.4740 0.0010 0.0140            2.12585                                                   | 
|    i_2_27/i_28/ZN                         XNOR2_X1      Rise  0.4990 0.0250 0.0110 0.00645792 0.874832 0.88129           1       100                    | 
|    i_2_27/p_0[25]                                       Rise  0.4990 0.0000                                                               A             | 
|    i_2_0_189/A1                           AND2_X1       Rise  0.4990 0.0000 0.0110            0.918145                                                  | 
|    i_2_0_189/ZN                           AND2_X1       Rise  0.5350 0.0360 0.0120 0.496147   3.05606  3.55221           2       100                    | 
|    cs13/z[56]                                           Rise  0.5350 0.0000                                                                             | 
|    cs13/genblk1_56_a/cin                                Rise  0.5350 0.0000                                                                             | 
|    cs13/genblk1_56_a/ha2/a                              Rise  0.5350 0.0000                                                                             | 
|    cs13/genblk1_56_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5350 0.0000 0.0120            2.23214                                                   | 
|    cs13/genblk1_56_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5540 0.0190 0.0110 0.509342   3.05606  3.56541           2       100                    | 
|    cs13/genblk1_56_a/ha2/sum                            Fall  0.5540 0.0000                                                                             | 
|    cs13/genblk1_56_a/sum                                Fall  0.5540 0.0000                                                                             | 
|    cs13/genblk2_55_b/a                                  Fall  0.5540 0.0000                                                                             | 
|    cs13/genblk2_55_b/ha1/a                              Fall  0.5540 0.0000                                                                             | 
|    cs13/genblk2_55_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5540 0.0000 0.0110            2.18123                                                   | 
|    cs13/genblk2_55_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5910 0.0370 0.0280 0.449092   3.25767  3.70676           2       100                    | 
|    cs13/genblk2_55_b/ha1/sum                            Rise  0.5910 0.0000                                                                             | 
|    cs13/genblk2_55_b/ha2/b                              Rise  0.5910 0.0000                                                                             | 
|    cs13/genblk2_55_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5910 0.0000 0.0280            2.36355                                                   | 
|    cs13/genblk2_55_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6140 0.0230 0.0110 0.456435   3.07535  3.53179           2       100                    | 
|    cs13/genblk2_55_b/ha2/sum                            Fall  0.6140 0.0000                                                                             | 
|    cs13/genblk2_55_b/sum                                Fall  0.6140 0.0000                                                                             | 
|    cs13/s[56]                                           Fall  0.6140 0.0000                                                                             | 
|    ci/in1[56]                                           Fall  0.6140 0.0000                                                                             | 
|    ci/genblk1_14_RCA/in1[0]                             Fall  0.6140 0.0000                                                                             | 
|    ci/genblk1_14_RCA/genblk1_0_FA/A                     Fall  0.6140 0.0000                                                                             | 
|    ci/genblk1_14_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Fall  0.6140 0.0000 0.0110            2.18123                                                   | 
|    ci/genblk1_14_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Rise  0.6520 0.0380 0.0280 0.688483   3.05606  3.74455           2       100                    | 
|    ci/genblk1_14_RCA/genblk1_0_FA/S                     Rise  0.6520 0.0000                                                                             | 
|    ci/genblk1_14_RCA/s[0]                               Rise  0.6520 0.0000                                                                             | 
|    ci/genblk1_14_inc/inS[0]                             Rise  0.6520 0.0000                                                                             | 
|    ci/genblk1_14_inc/genblk1_0_HA/in1                   Rise  0.6520 0.0000                                                                             | 
|    ci/genblk1_14_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Rise  0.6520 0.0000 0.0280            2.23214                                                   | 
|    ci/genblk1_14_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Fall  0.6680 0.0160 0.0060 0.146101   0.894119 1.04022           1       100                    | 
|    ci/genblk1_14_inc/genblk1_0_HA/s                     Fall  0.6680 0.0000                                                                             | 
|    ci/genblk1_14_inc/outS[0]                            Fall  0.6680 0.0000                                                                             | 
|    ci/s[56]                                             Fall  0.6680 0.0000                                                                             | 
|    i_0_0_57/A2                            AND2_X1       Fall  0.6680 0.0000 0.0060            0.894119                                                  | 
|    i_0_0_57/ZN                            AND2_X1       Fall  0.6990 0.0310 0.0070 1.70167    1.06234  2.76401           1       100                    | 
|    Out_reg[56]/D                          DFF_X1        Fall  0.6990 0.0000 0.0070            1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[56]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000             0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570             15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570                      0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140             2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140                      0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140             1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140                      1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660             27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[56]/CK      DFF_X1    Rise  0.3680 0.0050 0.0650    0.0020            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3680 0.3680 | 
| library hold check                        |  0.0110 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.6990        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3210        | 
--------------------------------------------------------------


 Timing Path to Out_reg[60]/D 
  
 Path Start Point : x_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                         | 
|    x_reg[29]/CK                           DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[29]/Q                            DFF_X1        Fall  0.4750  0.1130 0.0150             2.50986  8.11181  10.6217           4       100      F             | 
|    i_2_27/p_1[29]                                       Fall  0.4750  0.0000                                                                         A             | 
|    i_2_27/i_33/A                          XNOR2_X1      Fall  0.4750  0.0000 0.0150                      2.12585                                                   | 
|    i_2_27/i_33/ZN                         XNOR2_X1      Rise  0.5030  0.0280 0.0120             0.560037 0.874832 1.43487           1       100                    | 
|    i_2_27/p_0[29]                                       Rise  0.5030  0.0000                                                                         A             | 
|    i_2_0_193/A1                           AND2_X1       Rise  0.5030  0.0000 0.0120                      0.918145                                                  | 
|    i_2_0_193/ZN                           AND2_X1       Rise  0.5400  0.0370 0.0120             0.525819 3.05606  3.58188           2       100                    | 
|    cs13/z[60]                                           Rise  0.5400  0.0000                                                                                       | 
|    cs13/genblk1_60_a/cin                                Rise  0.5400  0.0000                                                                                       | 
|    cs13/genblk1_60_a/ha2/a                              Rise  0.5400  0.0000                                                                                       | 
|    cs13/genblk1_60_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5400  0.0000 0.0120                      2.23214                                                   | 
|    cs13/genblk1_60_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5580  0.0180 0.0110             0.321625 3.05606  3.37769           2       100                    | 
|    cs13/genblk1_60_a/ha2/sum                            Fall  0.5580  0.0000                                                                                       | 
|    cs13/genblk1_60_a/sum                                Fall  0.5580  0.0000                                                                                       | 
|    cs13/genblk2_59_b/a                                  Fall  0.5580  0.0000                                                                                       | 
|    cs13/genblk2_59_b/ha1/a                              Fall  0.5580  0.0000                                                                                       | 
|    cs13/genblk2_59_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5580  0.0000 0.0110                      2.18123                                                   | 
|    cs13/genblk2_59_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5960  0.0380 0.0290             0.569016 3.25767  3.82668           2       100                    | 
|    cs13/genblk2_59_b/ha1/sum                            Rise  0.5960  0.0000                                                                                       | 
|    cs13/genblk2_59_b/ha2/b                              Rise  0.5960  0.0000                                                                                       | 
|    cs13/genblk2_59_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5960  0.0000 0.0290                      2.36355                                                   | 
|    cs13/genblk2_59_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6200  0.0240 0.0110             0.685585 3.07535  3.76094           2       100                    | 
|    cs13/genblk2_59_b/ha2/sum                            Fall  0.6200  0.0000                                                                                       | 
|    cs13/genblk2_59_b/sum                                Fall  0.6200  0.0000                                                                                       | 
|    cs13/s[60]                                           Fall  0.6200  0.0000                                                                                       | 
|    ci/in1[60]                                           Fall  0.6200  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/in1[0]                             Fall  0.6200  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/genblk1_0_FA/A                     Fall  0.6200  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Fall  0.6200  0.0000 0.0110                      2.18123                                                   | 
|    ci/genblk1_15_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Rise  0.6600  0.0400 0.0310             1.17738  3.05606  4.23344           2       100                    | 
|    ci/genblk1_15_RCA/genblk1_0_FA/S                     Rise  0.6600  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/s[0]                               Rise  0.6600  0.0000                                                                                       | 
|    ci/genblk1_15_inc/inS[0]                             Rise  0.6600  0.0000                                                                                       | 
|    ci/genblk1_15_inc/genblk1_0_HA/in1                   Rise  0.6600  0.0000                                                                                       | 
|    ci/genblk1_15_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Rise  0.6560 -0.0040 0.0310    -0.0040           2.23214                                                   | 
|    ci/genblk1_15_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Fall  0.6730  0.0170 0.0060             0.283657 0.894119 1.17778           1       100                    | 
|    ci/genblk1_15_inc/genblk1_0_HA/s                     Fall  0.6730  0.0000                                                                                       | 
|    ci/genblk1_15_inc/outS[0]                            Fall  0.6730  0.0000                                                                                       | 
|    ci/s[60]                                             Fall  0.6730  0.0000                                                                                       | 
|    i_0_0_61/A2                            AND2_X1       Fall  0.6730  0.0000 0.0060                      0.894119                                                  | 
|    i_0_0_61/ZN                            AND2_X1       Fall  0.7010  0.0280 0.0060             0.151619 1.06234  1.21396           1       100                    | 
|    Out_reg[60]/D                          DFF_X1        Fall  0.7010  0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[60]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000             0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570             15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570                      0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140             2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140                      0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140             1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140                      1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660             27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[60]/CK      DFF_X1    Rise  0.3680 0.0050 0.0650    0.0020            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3680 0.3680 | 
| library hold check                        |  0.0110 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.7010        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3230        | 
--------------------------------------------------------------


 Timing Path to Out_reg[31]/D 
  
 Path Start Point : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                   CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                   CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                     CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                    CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                    CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                    CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                        | 
|    x_reg[0]/CK                           DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[0]/Q                            DFF_X1        Fall  0.4790  0.1170 0.0180             2.62437  11.4119  14.0363           5       100      F             | 
|    i_2_0_164/A2                          AND2_X1       Fall  0.4800  0.0010 0.0180                      0.894119                                                  | 
|    i_2_0_164/ZN                          AND2_X1       Fall  0.5190  0.0390 0.0080             0.525008 3.05606  3.58107           2       100                    | 
|    cs13/z[31]                                          Fall  0.5190  0.0000                                                                                       | 
|    cs13/genblk1_31_a/cin                               Fall  0.5190  0.0000                                                                                       | 
|    cs13/genblk1_31_a/ha2/a                             Fall  0.5190  0.0000                                                                                       | 
|    cs13/genblk1_31_a/ha2/i_0_0/A         XOR2_X1       Fall  0.5190  0.0000 0.0080                      2.18123                                                   | 
|    cs13/genblk1_31_a/ha2/i_0_0/Z         XOR2_X1       Rise  0.5560  0.0370 0.0280             0.73713  3.05606  3.79319           2       100                    | 
|    cs13/genblk1_31_a/ha2/sum                           Rise  0.5560  0.0000                                                                                       | 
|    cs13/genblk1_31_a/sum                               Rise  0.5560  0.0000                                                                                       | 
|    cs13/genblk2_30_b/a                                 Rise  0.5560  0.0000                                                                                       | 
|    cs13/genblk2_30_b/ha1/a                             Rise  0.5560  0.0000                                                                                       | 
|    cs13/genblk2_30_b/ha1/i_0_0/A         XOR2_X1       Rise  0.5560  0.0000 0.0280                      2.23214                                                   | 
|    cs13/genblk2_30_b/ha1/i_0_0/Z         XOR2_X1       Fall  0.5840  0.0280 0.0130             1.46932  3.73421  5.20353           2       100                    | 
|    cs13/genblk2_30_b/ha1/sum                           Fall  0.5840  0.0000                                                                                       | 
|    cs13/genblk2_30_b/sum                               Fall  0.5840  0.0000                                                                                       | 
|    cs13/s[31]                                          Fall  0.5840  0.0000                                                                                       | 
|    ci/in1[31]                                          Fall  0.5840  0.0000                                                                                       | 
|    ci/genblk1_7_RCA/in1[3]                             Fall  0.5840  0.0000                                                                                       | 
|    ci/genblk1_7_RCA/genblk1_3_FA/A                     Fall  0.5840  0.0000                                                                                       | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_0/A XOR2_X1       Fall  0.5830 -0.0010 0.0130    -0.0010           2.18123                                                   | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_0/Z XOR2_X1       Rise  0.6240  0.0410 0.0310             0.582271 3.68507  4.26734           2       100                    | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_1/A XOR2_X1       Rise  0.6240  0.0000 0.0310                      2.23214                                                   | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_1/Z XOR2_X1       Fall  0.6480  0.0240 0.0100             0.373858 3.05606  3.42992           2       100                    | 
|    ci/genblk1_7_RCA/genblk1_3_FA/S                     Fall  0.6480  0.0000                                                                                       | 
|    ci/genblk1_7_RCA/s[3]                               Fall  0.6480  0.0000                                                                                       | 
|    ci/genblk1_7_inc/inS[3]                             Fall  0.6480  0.0000                                                                                       | 
|    ci/genblk1_7_inc/genblk1_3_HA/in1                   Fall  0.6480  0.0000                                                                                       | 
|    ci/genblk1_7_inc/genblk1_3_HA/i_0_0/A XOR2_X1       Fall  0.6480  0.0000 0.0100                      2.18123                                                   | 
|    ci/genblk1_7_inc/genblk1_3_HA/i_0_0/Z XOR2_X1       Rise  0.6780  0.0300 0.0220             1.5316   0.894119 2.42572           1       100                    | 
|    ci/genblk1_7_inc/genblk1_3_HA/s                     Rise  0.6780  0.0000                                                                                       | 
|    ci/genblk1_7_inc/outS[3]                            Rise  0.6780  0.0000                                                                                       | 
|    ci/s[31]                                            Rise  0.6780  0.0000                                                                                       | 
|    i_0_0_32/A2                           AND2_X1       Rise  0.6780  0.0000 0.0220                      0.97463                                                   | 
|    i_0_0_32/ZN                           AND2_X1       Rise  0.7170  0.0390 0.0110             1.94438  1.06234  3.00672           1       100                    | 
|    Out_reg[31]/D                         DFF_X1        Rise  0.7170  0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[31]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0200 0.3890 | 
| data required time                        |  0.3890        | 
|                                           |                | 
| data arrival time                         |  0.7170        | 
| data required time                        | -0.3890        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3290        | 
--------------------------------------------------------------


 Timing Path to Out_reg[12]/D 
  
 Path Start Point : y_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    y_reg[12]/CK                  DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    y_reg[12]/Q                   DFF_X1        Rise  0.4770  0.1150 0.0170             0.559987 5.70005  6.26004           1       100      F             | 
|    i_2_0_592/A                   INV_X4        Rise  0.4770  0.0000 0.0170                      6.25843                                                   | 
|    i_2_0_592/ZN                  INV_X4        Fall  0.5140  0.0370 0.0250             39.3348  49.4005  88.7353           32      100                    | 
|    i_2_0_593/A1                  NOR2_X1       Fall  0.5210  0.0070 0.0250    -0.0010           1.41309                                                   | 
|    i_2_0_593/ZN                  NOR2_X1       Rise  0.5670  0.0460 0.0300             1.54757  3.25767  4.80524           2       100                    | 
|    cs11/y[12]                                  Rise  0.5670  0.0000                                                                                       | 
|    cs11/genblk1_12_a/b                         Rise  0.5670  0.0000                                                                                       | 
|    cs11/genblk1_12_a/ha1/b                     Rise  0.5670  0.0000                                                                                       | 
|    cs11/genblk1_12_a/ha1/i_0_0/B XOR2_X1       Rise  0.5640 -0.0030 0.0300    -0.0030           2.36355                                                   | 
|    cs11/genblk1_12_a/ha1/i_0_0/Z XOR2_X1       Fall  0.5920  0.0280 0.0150             1.85073  3.25767  5.10839           2       100                    | 
|    cs11/genblk1_12_a/ha1/sum                   Fall  0.5920  0.0000                                                                                       | 
|    cs11/genblk1_12_a/sum                       Fall  0.5920  0.0000                                                                                       | 
|    cs11/s[12]                                  Fall  0.5920  0.0000                                                                                       | 
|    cs14/y[12]                                  Fall  0.5920  0.0000                                                                                       | 
|    cs14/genblk1_12_a/b                         Fall  0.5920  0.0000                                                                                       | 
|    cs14/genblk1_12_a/ha1/b                     Fall  0.5920  0.0000                                                                                       | 
|    cs14/genblk1_12_a/ha1/i_0_0/B XOR2_X1       Fall  0.5920  0.0000 0.0150                      2.41145                                                   | 
|    cs14/genblk1_12_a/ha1/i_0_0/Z XOR2_X1       Rise  0.6360  0.0440 0.0280             0.704046 3.05606  3.76011           2       100                    | 
|    cs14/genblk1_12_a/ha1/sum                   Rise  0.6360  0.0000                                                                                       | 
|    cs14/genblk1_12_a/sum                       Rise  0.6360  0.0000                                                                                       | 
|    cs14/genblk2_11_b/a                         Rise  0.6360  0.0000                                                                                       | 
|    cs14/genblk2_11_b/ha1/a                     Rise  0.6360  0.0000                                                                                       | 
|    cs14/genblk2_11_b/ha1/i_0_0/A XOR2_X1       Rise  0.6360  0.0000 0.0280                      2.23214                                                   | 
|    cs14/genblk2_11_b/ha1/i_0_0/Z XOR2_X1       Fall  0.6600  0.0240 0.0110             0.507184 3.25767  3.76485           2       100                    | 
|    cs14/genblk2_11_b/ha1/sum                   Fall  0.6600  0.0000                                                                                       | 
|    cs14/genblk2_11_b/ha2/b                     Fall  0.6600  0.0000                                                                                       | 
|    cs14/genblk2_11_b/ha2/i_0_0/B XOR2_X1       Fall  0.6600  0.0000 0.0110                      2.41145                                                   | 
|    cs14/genblk2_11_b/ha2/i_0_0/Z XOR2_X1       Rise  0.6890  0.0290 0.0160             0.151359 0.894119 1.04548           1       100                    | 
|    cs14/genblk2_11_b/ha2/sum                   Rise  0.6890  0.0000                                                                                       | 
|    cs14/genblk2_11_b/sum                       Rise  0.6890  0.0000                                                                                       | 
|    cs14/s[12]                                  Rise  0.6890  0.0000                                                                                       | 
|    i_0_0_13/A2                   AND2_X1       Rise  0.6890  0.0000 0.0160                      0.97463                                                   | 
|    i_0_0_13/ZN                   AND2_X1       Rise  0.7210  0.0320 0.0080             0.290496 1.06234  1.35284           1       100                    | 
|    Out_reg[12]/D                 DFF_X1        Rise  0.7210  0.0000 0.0080                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[12]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.7210        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3340        | 
--------------------------------------------------------------


 Timing Path to Out_reg[32]/D 
  
 Path Start Point : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 1.0000 0.2731    1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000 0.0000 1.0000           1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298   7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900 0.0050 0.0570           7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992   1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240 0.0010 0.0070           1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273   54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    x_reg[0]/CK                            DFF_X1        Rise  0.3620 0.0300 0.1100           0.949653                                    F             | 
|    x_reg[0]/Q                             DFF_X1        Rise  0.4940 0.1320 0.0350 2.62437   11.4119  14.0363           5       100      F             | 
|    i_2_0_164/A2                           AND2_X1       Rise  0.4950 0.0010 0.0350           0.97463                                                   | 
|    i_2_0_164/ZN                           AND2_X1       Rise  0.5380 0.0430 0.0130 0.525008  3.05606  3.58107           2       100                    | 
|    cs13/z[31]                                           Rise  0.5380 0.0000                                                                            | 
|    cs13/genblk1_31_a/cin                                Rise  0.5380 0.0000                                                                            | 
|    cs13/genblk1_31_a/ha2/a                              Rise  0.5380 0.0000                                                                            | 
|    cs13/genblk1_31_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5380 0.0000 0.0130           2.23214                                                   | 
|    cs13/genblk1_31_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5580 0.0200 0.0110 0.73713   3.05606  3.79319           2       100                    | 
|    cs13/genblk1_31_a/ha2/sum                            Fall  0.5580 0.0000                                                                            | 
|    cs13/genblk1_31_a/sum                                Fall  0.5580 0.0000                                                                            | 
|    cs13/genblk2_30_b/a                                  Fall  0.5580 0.0000                                                                            | 
|    cs13/genblk2_30_b/ha1/a                              Fall  0.5580 0.0000                                                                            | 
|    cs13/genblk2_30_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5580 0.0000 0.0110           2.18123                                                   | 
|    cs13/genblk2_30_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.6030 0.0450 0.0350 1.46932   3.73421  5.20353           2       100                    | 
|    cs13/genblk2_30_b/ha1/sum                            Rise  0.6030 0.0000                                                                            | 
|    cs13/genblk2_30_b/sum                                Rise  0.6030 0.0000                                                                            | 
|    cs13/s[31]                                           Rise  0.6030 0.0000                                                                            | 
|    ci/in1[31]                                           Rise  0.6030 0.0000                                                                            | 
|    ci/genblk1_7_RCA/in1[3]                              Rise  0.6030 0.0000                                                                            | 
|    ci/genblk1_7_RCA/genblk1_3_FA/A                      Rise  0.6030 0.0000                                                                            | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_2/B1 AOI22_X1      Rise  0.6030 0.0000 0.0350           1.58401                                                   | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_2/ZN AOI22_X1      Fall  0.6280 0.0250 0.0080 0.315253  1.54936  1.86461           1       100                    | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_3/A  INV_X1        Fall  0.6280 0.0000 0.0080           1.54936                                                   | 
|    ci/genblk1_7_RCA/genblk1_3_FA/i_0_3/ZN INV_X1        Rise  0.6380 0.0100 0.0050 0.0072844 0.792385 0.799669          1       100                    | 
|    ci/genblk1_7_RCA/genblk1_3_FA/Cout                   Rise  0.6380 0.0000                                                                            | 
|    ci/genblk1_7_RCA/cout                                Rise  0.6380 0.0000                                                                            | 
|    ci/genblk1_7_inc/cin2                                Rise  0.6380 0.0000                                                                            | 
|    ci/genblk1_7_inc/i_0_0/A1              OR2_X1        Rise  0.6380 0.0000 0.0050           0.946814                                                  | 
|    ci/genblk1_7_inc/i_0_0/ZN              OR2_X1        Rise  0.6640 0.0260 0.0110 0.358462  3.25767  3.61613           2       100                    | 
|    ci/genblk1_7_inc/cout                                Rise  0.6640 0.0000                                                                            | 
|    ci/genblk1_8_inc/cin1                                Rise  0.6640 0.0000                                                                            | 
|    ci/genblk1_8_inc/genblk1_0_HA/in2                    Rise  0.6640 0.0000                                                                            | 
|    ci/genblk1_8_inc/genblk1_0_HA/i_0_0/B  XOR2_X1       Rise  0.6640 0.0000 0.0110           2.36355                                                   | 
|    ci/genblk1_8_inc/genblk1_0_HA/i_0_0/Z  XOR2_X1       Fall  0.6820 0.0180 0.0090 1.87736   0.894119 2.77148           1       100                    | 
|    ci/genblk1_8_inc/genblk1_0_HA/s                      Fall  0.6820 0.0000                                                                            | 
|    ci/genblk1_8_inc/outS[0]                             Fall  0.6820 0.0000                                                                            | 
|    ci/s[32]                                             Fall  0.6820 0.0000                                                                            | 
|    i_0_0_33/A2                            AND2_X1       Fall  0.6820 0.0000 0.0090           0.894119                                                  | 
|    i_0_0_33/ZN                            AND2_X1       Fall  0.7160 0.0340 0.0080 2.28511   1.06234  3.34745           1       100                    | 
|    Out_reg[32]/D                          DFF_X1        Fall  0.7160 0.0000 0.0080           1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[32]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[32]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.7160        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3370        | 
--------------------------------------------------------------


 Timing Path to Out_reg[63]/D 
  
 Path Start Point : x_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                         | 
|    x_reg[31]/CK                           DFF_X1        Rise  0.3610  0.0290 0.1100                      0.949653                                    F             | 
|    x_reg[31]/Q                            DFF_X1        Fall  0.4720  0.1110 0.0130             1.10013  7.82591  8.92603           2       100      F             | 
|    i_2_27/p_1[31]                                       Fall  0.4720  0.0000                                                                         A             | 
|    i_2_27/i_35/A                          XNOR2_X1      Fall  0.4720  0.0000 0.0130                      2.12585                                                   | 
|    i_2_27/i_35/ZN                         XNOR2_X1      Rise  0.4980  0.0260 0.0120             0.316323 0.874832 1.19115           1       100                    | 
|    i_2_27/p_0[31]                                       Rise  0.4980  0.0000                                                                         A             | 
|    i_2_0_195/A1                           AND2_X1       Rise  0.4980  0.0000 0.0120                      0.918145                                                  | 
|    i_2_0_195/ZN                           AND2_X1       Rise  0.5420  0.0440 0.0190             1.21409  5.2373   6.45139           3       100                    | 
|    cs13/z[63]                                           Rise  0.5420  0.0000                                                                                       | 
|    cs13/genblk1_63_a/cin                                Rise  0.5420  0.0000                                                                                       | 
|    cs13/genblk1_63_a/ha2/a                              Rise  0.5420  0.0000                                                                                       | 
|    cs13/genblk1_63_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5420  0.0000 0.0190                      2.23214                                                   | 
|    cs13/genblk1_63_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5610  0.0190 0.0100             0.186097 2.18123  2.36733           1       100                    | 
|    cs13/genblk1_63_a/ha2/sum                            Fall  0.5610  0.0000                                                                                       | 
|    cs13/genblk1_63_a/sum                                Fall  0.5610  0.0000                                                                                       | 
|    cs13/genblk2_62_b/a                                  Fall  0.5610  0.0000                                                                                       | 
|    cs13/genblk2_62_b/ha1/a                              Fall  0.5610  0.0000                                                                                       | 
|    cs13/genblk2_62_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5610  0.0000 0.0100                      2.18123                                                   | 
|    cs13/genblk2_62_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5960  0.0350 0.0260             0.891815 2.36355  3.25536           1       100                    | 
|    cs13/genblk2_62_b/ha1/sum                            Rise  0.5960  0.0000                                                                                       | 
|    cs13/genblk2_62_b/ha2/b                              Rise  0.5960  0.0000                                                                                       | 
|    cs13/genblk2_62_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5950 -0.0010 0.0260    -0.0010           2.36355                                                   | 
|    cs13/genblk2_62_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6180  0.0230 0.0100             1.22037  2.18123  3.40161           1       100                    | 
|    cs13/genblk2_62_b/ha2/sum                            Fall  0.6180  0.0000                                                                                       | 
|    cs13/genblk2_62_b/sum                                Fall  0.6180  0.0000                                                                                       | 
|    cs13/s[63]                                           Fall  0.6180  0.0000                                                                                       | 
|    ci/in1[63]                                           Fall  0.6180  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/in1[3]                             Fall  0.6180  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/genblk1_3_FA/A                     Fall  0.6180  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/genblk1_3_FA/i_0_0/A XOR2_X1       Fall  0.6180  0.0000 0.0100                      2.18123                                                   | 
|    ci/genblk1_15_RCA/genblk1_3_FA/i_0_0/Z XOR2_X1       Rise  0.6480  0.0300 0.0220             0.205806 2.18123  2.38704           1       100                    | 
|    ci/genblk1_15_RCA/genblk1_3_FA/i_0_1/A XOR2_X1       Rise  0.6480  0.0000 0.0220                      2.23214                                                   | 
|    ci/genblk1_15_RCA/genblk1_3_FA/i_0_1/Z XOR2_X1       Fall  0.6670  0.0190 0.0080             0.20578  2.18123  2.38701           1       100                    | 
|    ci/genblk1_15_RCA/genblk1_3_FA/S                     Fall  0.6670  0.0000                                                                                       | 
|    ci/genblk1_15_RCA/s[3]                               Fall  0.6670  0.0000                                                                                       | 
|    ci/genblk1_15_inc/inS[3]                             Fall  0.6670  0.0000                                                                                       | 
|    ci/genblk1_15_inc/genblk1_3_HA/in1                   Fall  0.6670  0.0000                                                                                       | 
|    ci/genblk1_15_inc/genblk1_3_HA/i_0_0/A XOR2_X1       Fall  0.6670  0.0000 0.0080                      2.18123                                                   | 
|    ci/genblk1_15_inc/genblk1_3_HA/i_0_0/Z XOR2_X1       Rise  0.6890  0.0220 0.0160             0.156934 0.894119 1.05105           1       100                    | 
|    ci/genblk1_15_inc/genblk1_3_HA/s                     Rise  0.6890  0.0000                                                                                       | 
|    ci/genblk1_15_inc/outS[3]                            Rise  0.6890  0.0000                                                                                       | 
|    ci/s[63]                                             Rise  0.6890  0.0000                                                                                       | 
|    i_0_0_64/A2                            AND2_X1       Rise  0.6890  0.0000 0.0160                      0.97463                                                   | 
|    i_0_0_64/ZN                            AND2_X1       Rise  0.7220  0.0330 0.0080             0.519955 1.06234  1.5823            1       100                    | 
|    Out_reg[63]/D                          DFF_X1        Rise  0.7220  0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[63]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140          1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660 27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[63]/CK      DFF_X1    Rise  0.3660 0.0030 0.0650          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3660 0.3660 | 
| library hold check                        |  0.0200 0.3860 | 
| data required time                        |  0.3860        | 
|                                           |                | 
| data arrival time                         |  0.7220        | 
| data required time                        | -0.3860        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3370        | 
--------------------------------------------------------------


 Timing Path to Out_reg[52]/D 
  
 Path Start Point : x_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                         | 
|    x_reg[21]/CK                           DFF_X1        Rise  0.3610  0.0290 0.1100                      0.949653                                    F             | 
|    x_reg[21]/Q                            DFF_X1        Fall  0.4710  0.1100 0.0130             1.80303  6.61853  8.42156           3       100      F             | 
|    i_2_27/p_1[21]                                       Fall  0.4710  0.0000                                                                         A             | 
|    i_2_27/i_24/A                          XNOR2_X1      Fall  0.4710  0.0000 0.0130                      2.12585                                                   | 
|    i_2_27/i_24/ZN                         XNOR2_X1      Rise  0.4980  0.0270 0.0120             0.611791 0.874832 1.48662           1       100                    | 
|    i_2_27/p_0[21]                                       Rise  0.4980  0.0000                                                                         A             | 
|    i_2_0_185/A1                           AND2_X1       Rise  0.4980  0.0000 0.0120                      0.918145                                                  | 
|    i_2_0_185/ZN                           AND2_X1       Rise  0.5350  0.0370 0.0130             0.747809 3.05606  3.80387           2       100                    | 
|    cs13/z[52]                                           Rise  0.5350  0.0000                                                                                       | 
|    cs13/genblk1_52_a/cin                                Rise  0.5350  0.0000                                                                                       | 
|    cs13/genblk1_52_a/ha2/a                              Rise  0.5350  0.0000                                                                                       | 
|    cs13/genblk1_52_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5350  0.0000 0.0130                      2.23214                                                   | 
|    cs13/genblk1_52_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5540  0.0190 0.0110             0.588553 3.05606  3.64462           2       100                    | 
|    cs13/genblk1_52_a/ha2/sum                            Fall  0.5540  0.0000                                                                                       | 
|    cs13/genblk1_52_a/sum                                Fall  0.5540  0.0000                                                                                       | 
|    cs13/genblk2_51_b/a                                  Fall  0.5540  0.0000                                                                                       | 
|    cs13/genblk2_51_b/ha1/a                              Fall  0.5540  0.0000                                                                                       | 
|    cs13/genblk2_51_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5540  0.0000 0.0110                      2.18123                                                   | 
|    cs13/genblk2_51_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5920  0.0380 0.0290             0.612909 3.25767  3.87058           2       100                    | 
|    cs13/genblk2_51_b/ha1/sum                            Rise  0.5920  0.0000                                                                                       | 
|    cs13/genblk2_51_b/ha2/b                              Rise  0.5920  0.0000                                                                                       | 
|    cs13/genblk2_51_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5920  0.0000 0.0290                      2.36355                                                   | 
|    cs13/genblk2_51_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6210  0.0290 0.0150             2.84602  3.07535  5.92137           2       100                    | 
|    cs13/genblk2_51_b/ha2/sum                            Fall  0.6210  0.0000                                                                                       | 
|    cs13/genblk2_51_b/sum                                Fall  0.6210  0.0000                                                                                       | 
|    cs13/s[52]                                           Fall  0.6210  0.0000                                                                                       | 
|    ci/in1[52]                                           Fall  0.6210  0.0000                                                                                       | 
|    ci/genblk1_13_RCA/in1[0]                             Fall  0.6210  0.0000                                                                                       | 
|    ci/genblk1_13_RCA/genblk1_0_FA/A                     Fall  0.6210  0.0000                                                                                       | 
|    ci/genblk1_13_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Fall  0.6210  0.0000 0.0150                      2.18123                                                   | 
|    ci/genblk1_13_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Rise  0.6610  0.0400 0.0290             0.905658 3.05606  3.96172           2       100                    | 
|    ci/genblk1_13_RCA/genblk1_0_FA/S                     Rise  0.6610  0.0000                                                                                       | 
|    ci/genblk1_13_RCA/s[0]                               Rise  0.6610  0.0000                                                                                       | 
|    ci/genblk1_13_inc/inS[0]                             Rise  0.6610  0.0000                                                                                       | 
|    ci/genblk1_13_inc/genblk1_0_HA/in1                   Rise  0.6610  0.0000                                                                                       | 
|    ci/genblk1_13_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Rise  0.6610  0.0000 0.0290                      2.23214                                                   | 
|    ci/genblk1_13_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Fall  0.6850  0.0240 0.0110             2.69269  0.894119 3.58681           1       100                    | 
|    ci/genblk1_13_inc/genblk1_0_HA/s                     Fall  0.6850  0.0000                                                                                       | 
|    ci/genblk1_13_inc/outS[0]                            Fall  0.6850  0.0000                                                                                       | 
|    ci/s[52]                                             Fall  0.6850  0.0000                                                                                       | 
|    i_0_0_53/A2                            AND2_X1       Fall  0.6840 -0.0010 0.0110    -0.0010           0.894119                                                  | 
|    i_0_0_53/ZN                            AND2_X1       Fall  0.7160  0.0320 0.0060             0.551042 1.06234  1.61338           1       100                    | 
|    Out_reg[52]/D                          DFF_X1        Fall  0.7160  0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[52]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140          1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660 27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[52]/CK      DFF_X1    Rise  0.3680 0.0050 0.0650          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3680 0.3680 | 
| library hold check                        |  0.0110 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.7160        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3380        | 
--------------------------------------------------------------


 Timing Path to Out_reg[13]/D 
  
 Path Start Point : y_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A            CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z            CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK              CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK             CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A             CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z             CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                 | 
|    y_reg[12]/CK                   DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    y_reg[12]/Q                    DFF_X1        Rise  0.4770  0.1150 0.0170             0.559987 5.70005  6.26004           1       100      F             | 
|    i_2_0_592/A                    INV_X4        Rise  0.4770  0.0000 0.0170                      6.25843                                                   | 
|    i_2_0_592/ZN                   INV_X4        Fall  0.5140  0.0370 0.0250             39.3348  49.4005  88.7353           32      100                    | 
|    i_2_0_593/A1                   NOR2_X1       Fall  0.5210  0.0070 0.0250    -0.0010           1.41309                                                   | 
|    i_2_0_593/ZN                   NOR2_X1       Rise  0.5670  0.0460 0.0300             1.54757  3.25767  4.80524           2       100                    | 
|    cs11/y[12]                                   Rise  0.5670  0.0000                                                                                       | 
|    cs11/genblk1_12_a/b                          Rise  0.5670  0.0000                                                                                       | 
|    cs11/genblk1_12_a/ha1/b                      Rise  0.5670  0.0000                                                                                       | 
|    cs11/genblk1_12_a/ha1/i_0_0/B  XOR2_X1       Rise  0.5640 -0.0030 0.0300    -0.0030           2.36355                                                   | 
|    cs11/genblk1_12_a/ha1/i_0_0/Z  XOR2_X1       Fall  0.5920  0.0280 0.0150             1.85073  3.25767  5.10839           2       100                    | 
|    cs11/genblk1_12_a/ha1/sum                    Fall  0.5920  0.0000                                                                                       | 
|    cs11/genblk1_12_a/sum                        Fall  0.5920  0.0000                                                                                       | 
|    cs11/s[12]                                   Fall  0.5920  0.0000                                                                                       | 
|    cs14/y[12]                                   Fall  0.5920  0.0000                                                                                       | 
|    cs14/genblk1_12_a/b                          Fall  0.5920  0.0000                                                                                       | 
|    cs14/genblk1_12_a/ha1/b                      Fall  0.5920  0.0000                                                                                       | 
|    cs14/genblk1_12_a/ha1/i_0_1/A2 AND2_X1       Fall  0.5920  0.0000 0.0150                      0.894119                                                  | 
|    cs14/genblk1_12_a/ha1/i_0_1/ZN AND2_X1       Fall  0.6300  0.0380 0.0080             0.513397 3.25767  3.77106           2       100                    | 
|    cs14/genblk1_12_a/ha1/carry                  Fall  0.6300  0.0000                                                                                       | 
|    cs14/genblk1_12_a/carry                      Fall  0.6300  0.0000                                                                                       | 
|    cs14/genblk2_12_b/b                          Fall  0.6300  0.0000                                                                                       | 
|    cs14/genblk2_12_b/ha1/b                      Fall  0.6300  0.0000                                                                                       | 
|    cs14/genblk2_12_b/ha1/i_0_0/B  XOR2_X1       Fall  0.6300  0.0000 0.0080                      2.41145                                                   | 
|    cs14/genblk2_12_b/ha1/i_0_0/Z  XOR2_X1       Rise  0.6720  0.0420 0.0290             0.692951 3.25767  3.95062           2       100                    | 
|    cs14/genblk2_12_b/ha1/sum                    Rise  0.6720  0.0000                                                                                       | 
|    cs14/genblk2_12_b/ha2/b                      Rise  0.6720  0.0000                                                                                       | 
|    cs14/genblk2_12_b/ha2/i_0_0/B  XOR2_X1       Rise  0.6720  0.0000 0.0290                      2.36355                                                   | 
|    cs14/genblk2_12_b/ha2/i_0_0/Z  XOR2_X1       Fall  0.6890  0.0170 0.0070             0.166255 0.894119 1.06037           1       100                    | 
|    cs14/genblk2_12_b/ha2/sum                    Fall  0.6890  0.0000                                                                                       | 
|    cs14/genblk2_12_b/sum                        Fall  0.6890  0.0000                                                                                       | 
|    cs14/s[13]                                   Fall  0.6890  0.0000                                                                                       | 
|    i_0_0_14/A2                    AND2_X1       Fall  0.6890  0.0000 0.0070                      0.894119                                                  | 
|    i_0_0_14/ZN                    AND2_X1       Fall  0.7180  0.0290 0.0060             0.331001 1.06234  1.39334           1       100                    | 
|    Out_reg[13]/D                  DFF_X1        Fall  0.7180  0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[13]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.7180        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3390        | 
--------------------------------------------------------------


 Timing Path to Out_reg[8]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    x_reg[1]/CK                   DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[1]/Q                    DFF_X1        Fall  0.4820  0.1200 0.0200             0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                     INV_X8        Fall  0.4820  0.0000 0.0200                      10.8                                                      | 
|    i_2_0_3/ZN                    INV_X8        Rise  0.5170  0.0350 0.0220             14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_396/A2                  NOR2_X1       Rise  0.5190  0.0020 0.0220                      1.65135                                                   | 
|    i_2_0_396/ZN                  NOR2_X1       Fall  0.5350  0.0160 0.0100             0.455055 3.05606  3.51112           2       100                    | 
|    cs2/x[7]                                    Fall  0.5350  0.0000                                                                                       | 
|    cs2/genblk1_7_a/a                           Fall  0.5350  0.0000                                                                                       | 
|    cs2/genblk1_7_a/ha1/a                       Fall  0.5350  0.0000                                                                                       | 
|    cs2/genblk1_7_a/ha1/i_0_0/A   XOR2_X1       Fall  0.5350  0.0000 0.0100                      2.18123                                                   | 
|    cs2/genblk1_7_a/ha1/i_0_0/Z   XOR2_X1       Rise  0.5720  0.0370 0.0280             0.603903 3.05606  3.65997           2       100                    | 
|    cs2/genblk1_7_a/ha1/sum                     Rise  0.5720  0.0000                                                                                       | 
|    cs2/genblk1_7_a/sum                         Rise  0.5720  0.0000                                                                                       | 
|    cs2/s[7]                                    Rise  0.5720  0.0000                                                                                       | 
|    cs10/z[7]                                   Rise  0.5720  0.0000                                                                                       | 
|    cs10/genblk1_7_a/cin                        Rise  0.5720  0.0000                                                                                       | 
|    cs10/genblk1_7_a/ha2/a                      Rise  0.5720  0.0000                                                                                       | 
|    cs10/genblk1_7_a/ha2/i_0_1/A1 AND2_X1       Rise  0.5720  0.0000 0.0280                      0.918145                                                  | 
|    cs10/genblk1_7_a/ha2/i_0_1/ZN AND2_X1       Rise  0.6070  0.0350 0.0080             0.348146 0.895446 1.24359           1       100                    | 
|    cs10/genblk1_7_a/ha2/carry                  Rise  0.6070  0.0000                                                                                       | 
|    cs10/genblk1_7_a/i_0_0/A2     OR2_X1        Rise  0.6070  0.0000 0.0080                      0.941939                                                  | 
|    cs10/genblk1_7_a/i_0_0/ZN     OR2_X1        Rise  0.6380  0.0310 0.0130             1.0229   3.25767  4.28056           2       100                    | 
|    cs10/genblk1_7_a/carry                      Rise  0.6380  0.0000                                                                                       | 
|    cs10/genblk2_7_b/b                          Rise  0.6380  0.0000                                                                                       | 
|    cs10/genblk2_7_b/ha1/b                      Rise  0.6380  0.0000                                                                                       | 
|    cs10/genblk2_7_b/ha1/i_0_0/B  XOR2_X1       Rise  0.6380  0.0000 0.0130                      2.36355                                                   | 
|    cs10/genblk2_7_b/ha1/i_0_0/Z  XOR2_X1       Fall  0.6580  0.0200 0.0110             0.570409 3.25767  3.82808           2       100                    | 
|    cs10/genblk2_7_b/ha1/sum                    Fall  0.6580  0.0000                                                                                       | 
|    cs10/genblk2_7_b/ha2/b                      Fall  0.6580  0.0000                                                                                       | 
|    cs10/genblk2_7_b/ha2/i_0_0/B  XOR2_X1       Fall  0.6580  0.0000 0.0110                      2.41145                                                   | 
|    cs10/genblk2_7_b/ha2/i_0_0/Z  XOR2_X1       Rise  0.6970  0.0390 0.0250             2.2114   0.894119 3.10552           1       100                    | 
|    cs10/genblk2_7_b/ha2/sum                    Rise  0.6970  0.0000                                                                                       | 
|    cs10/genblk2_7_b/sum                        Rise  0.6970  0.0000                                                                                       | 
|    cs10/s[8]                                   Rise  0.6970  0.0000                                                                                       | 
|    i_0_0_9/A2                    AND2_X1       Rise  0.6960 -0.0010 0.0250    -0.0010           0.97463                                                   | 
|    i_0_0_9/ZN                    AND2_X1       Rise  0.7320  0.0360 0.0090             0.837263 1.06234  1.8996            1       100                    | 
|    Out_reg[8]/D                  DFF_X1        Rise  0.7320  0.0000 0.0090                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[8]/CK       DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0190 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.7320        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3450        | 
--------------------------------------------------------------


 Timing Path to Out_reg[21]/D 
  
 Path Start Point : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    x_reg[0]/CK                   DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[0]/Q                    DFF_X1        Fall  0.4790 0.1170 0.0180 2.62437  11.4119  14.0363           5       100      F             | 
|    i_2_0_1/A                     INV_X4        Fall  0.4800 0.0010 0.0180          5.70005                                                   | 
|    i_2_0_1/ZN                    INV_X4        Rise  0.5380 0.0580 0.0450 25.2773  48.3285  73.6057           31      100                    | 
|    i_2_0_890/A2                  NOR2_X1       Rise  0.5400 0.0020 0.0450          1.65135                                                   | 
|    i_2_0_890/ZN                  NOR2_X1       Fall  0.5600 0.0200 0.0150 0.487794 3.25767  3.74546           2       100                    | 
|    cs12/y[21]                                  Fall  0.5600 0.0000                                                                           | 
|    cs12/genblk1_21_a/b                         Fall  0.5600 0.0000                                                                           | 
|    cs12/genblk1_21_a/ha1/b                     Fall  0.5600 0.0000                                                                           | 
|    cs12/genblk1_21_a/ha1/i_0_0/B XOR2_X1       Fall  0.5600 0.0000 0.0150          2.41145                                                   | 
|    cs12/genblk1_21_a/ha1/i_0_0/Z XOR2_X1       Rise  0.6090 0.0490 0.0330 1.60828  3.05606  4.66434           2       100                    | 
|    cs12/genblk1_21_a/ha1/sum                   Rise  0.6090 0.0000                                                                           | 
|    cs12/genblk1_21_a/sum                       Rise  0.6090 0.0000                                                                           | 
|    cs12/s[21]                                  Rise  0.6090 0.0000                                                                           | 
|    cs14/z[21]                                  Rise  0.6090 0.0000                                                                           | 
|    cs14/genblk1_21_a/cin                       Rise  0.6090 0.0000                                                                           | 
|    cs14/genblk1_21_a/ha2/a                     Rise  0.6090 0.0000                                                                           | 
|    cs14/genblk1_21_a/ha2/i_0_0/A XOR2_X1       Rise  0.6090 0.0000 0.0330          2.23214                                                   | 
|    cs14/genblk1_21_a/ha2/i_0_0/Z XOR2_X1       Fall  0.6330 0.0240 0.0120 0.400284 3.05606  3.45635           2       100                    | 
|    cs14/genblk1_21_a/ha2/sum                   Fall  0.6330 0.0000                                                                           | 
|    cs14/genblk1_21_a/sum                       Fall  0.6330 0.0000                                                                           | 
|    cs14/genblk2_20_b/a                         Fall  0.6330 0.0000                                                                           | 
|    cs14/genblk2_20_b/ha1/a                     Fall  0.6330 0.0000                                                                           | 
|    cs14/genblk2_20_b/ha1/i_0_0/A XOR2_X1       Fall  0.6330 0.0000 0.0120          2.18123                                                   | 
|    cs14/genblk2_20_b/ha1/i_0_0/Z XOR2_X1       Rise  0.6720 0.0390 0.0290 0.609386 3.25767  3.86705           2       100                    | 
|    cs14/genblk2_20_b/ha1/sum                   Rise  0.6720 0.0000                                                                           | 
|    cs14/genblk2_20_b/ha2/b                     Rise  0.6720 0.0000                                                                           | 
|    cs14/genblk2_20_b/ha2/i_0_0/B XOR2_X1       Rise  0.6720 0.0000 0.0290          2.36355                                                   | 
|    cs14/genblk2_20_b/ha2/i_0_0/Z XOR2_X1       Fall  0.6930 0.0210 0.0090 1.50811  0.894119 2.40223           1       100                    | 
|    cs14/genblk2_20_b/ha2/sum                   Fall  0.6930 0.0000                                                                           | 
|    cs14/genblk2_20_b/sum                       Fall  0.6930 0.0000                                                                           | 
|    cs14/s[21]                                  Fall  0.6930 0.0000                                                                           | 
|    i_0_0_22/A2                   AND2_X1       Fall  0.6930 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_22/ZN                   AND2_X1       Fall  0.7260 0.0330 0.0070 1.82228  1.06234  2.88462           1       100                    | 
|    Out_reg[21]/D                 DFF_X1        Fall  0.7260 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[21]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.7260        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3470        | 
--------------------------------------------------------------


 Timing Path to Out_reg[30]/D 
  
 Path Start Point : x_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                   CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                   CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                     CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                    CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                    CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                    CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    x_reg[0]/CK                           DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[0]/Q                            DFF_X1        Fall  0.4790 0.1170 0.0180 2.62437  11.4119  14.0363           5       100      F             | 
|    i_2_0_1/A                             INV_X4        Fall  0.4800 0.0010 0.0180          5.70005                                                   | 
|    i_2_0_1/ZN                            INV_X4        Rise  0.5380 0.0580 0.0450 25.2773  48.3285  73.6057           31      100                    | 
|    i_2_0_132/A2                          NOR2_X1       Rise  0.5400 0.0020 0.0450          1.65135                                                   | 
|    i_2_0_132/ZN                          NOR2_X1       Fall  0.5600 0.0200 0.0150 0.472037 3.25767  3.7297            2       100                    | 
|    cs13/y[30]                                          Fall  0.5600 0.0000                                                                           | 
|    cs13/genblk1_30_a/b                                 Fall  0.5600 0.0000                                                                           | 
|    cs13/genblk1_30_a/ha1/b                             Fall  0.5600 0.0000                                                                           | 
|    cs13/genblk1_30_a/ha1/i_0_0/B         XOR2_X1       Fall  0.5600 0.0000 0.0150          2.41145                                                   | 
|    cs13/genblk1_30_a/ha1/i_0_0/Z         XOR2_X1       Rise  0.6090 0.0490 0.0330 1.02631  3.73421  4.76052           2       100                    | 
|    cs13/genblk1_30_a/ha1/sum                           Rise  0.6090 0.0000                                                                           | 
|    cs13/genblk1_30_a/sum                               Rise  0.6090 0.0000                                                                           | 
|    cs13/s[30]                                          Rise  0.6090 0.0000                                                                           | 
|    ci/in1[30]                                          Rise  0.6090 0.0000                                                                           | 
|    ci/genblk1_7_RCA/in1[2]                             Rise  0.6090 0.0000                                                                           | 
|    ci/genblk1_7_RCA/genblk1_2_FA/A                     Rise  0.6090 0.0000                                                                           | 
|    ci/genblk1_7_RCA/genblk1_2_FA/i_0_0/A XOR2_X1       Rise  0.6090 0.0000 0.0330          2.23214                                                   | 
|    ci/genblk1_7_RCA/genblk1_2_FA/i_0_0/Z XOR2_X1       Fall  0.6350 0.0260 0.0140 0.437916 3.68507  4.12299           2       100                    | 
|    ci/genblk1_7_RCA/genblk1_2_FA/i_0_1/A XOR2_X1       Fall  0.6350 0.0000 0.0140          2.18123                                                   | 
|    ci/genblk1_7_RCA/genblk1_2_FA/i_0_1/Z XOR2_X1       Rise  0.6740 0.0390 0.0280 0.679533 3.05606  3.7356            2       100                    | 
|    ci/genblk1_7_RCA/genblk1_2_FA/S                     Rise  0.6740 0.0000                                                                           | 
|    ci/genblk1_7_RCA/s[2]                               Rise  0.6740 0.0000                                                                           | 
|    ci/genblk1_7_inc/inS[2]                             Rise  0.6740 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_2_HA/in1                   Rise  0.6740 0.0000                                                                           | 
|    ci/genblk1_7_inc/genblk1_2_HA/i_0_0/A XOR2_X1       Rise  0.6740 0.0000 0.0280          2.23214                                                   | 
|    ci/genblk1_7_inc/genblk1_2_HA/i_0_0/Z XOR2_X1       Fall  0.6940 0.0200 0.0090 1.54053  0.894119 2.43465           1       100                    | 
|    ci/genblk1_7_inc/genblk1_2_HA/s                     Fall  0.6940 0.0000                                                                           | 
|    ci/genblk1_7_inc/outS[2]                            Fall  0.6940 0.0000                                                                           | 
|    ci/s[30]                                            Fall  0.6940 0.0000                                                                           | 
|    i_0_0_31/A2                           AND2_X1       Fall  0.6940 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_31/ZN                           AND2_X1       Fall  0.7260 0.0320 0.0070 1.23888  1.06234  2.30122           1       100                    | 
|    Out_reg[30]/D                         DFF_X1        Fall  0.7260 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[30]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.7260        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3470        | 
--------------------------------------------------------------


 Timing Path to Out_reg[48]/D 
  
 Path Start Point : x_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                         | 
|    x_reg[17]/CK                           DFF_X1        Rise  0.3610  0.0290 0.1100                      0.949653                                    F             | 
|    x_reg[17]/Q                            DFF_X1        Fall  0.4690  0.1080 0.0110             0.727663 6.01999  6.74766           3       100      F             | 
|    i_2_27/p_1[17]                                       Fall  0.4690  0.0000                                                                         A             | 
|    i_2_27/i_20/A                          XOR2_X1       Fall  0.4690  0.0000 0.0110                      2.18123                                                   | 
|    i_2_27/i_20/Z                          XOR2_X1       Rise  0.4980  0.0290 0.0200             1.14134  0.874832 2.01617           1       100                    | 
|    i_2_27/p_0[17]                                       Rise  0.4980  0.0000                                                                         A             | 
|    i_2_0_181/A1                           AND2_X1       Rise  0.4980  0.0000 0.0200                      0.918145                                                  | 
|    i_2_0_181/ZN                           AND2_X1       Rise  0.5370  0.0390 0.0120             0.44593  3.05606  3.50199           2       100                    | 
|    cs13/z[48]                                           Rise  0.5370  0.0000                                                                                       | 
|    cs13/genblk1_48_a/cin                                Rise  0.5370  0.0000                                                                                       | 
|    cs13/genblk1_48_a/ha2/a                              Rise  0.5370  0.0000                                                                                       | 
|    cs13/genblk1_48_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5370  0.0000 0.0120                      2.23214                                                   | 
|    cs13/genblk1_48_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5560  0.0190 0.0110             0.472661 3.05606  3.52872           2       100                    | 
|    cs13/genblk1_48_a/ha2/sum                            Fall  0.5560  0.0000                                                                                       | 
|    cs13/genblk1_48_a/sum                                Fall  0.5560  0.0000                                                                                       | 
|    cs13/genblk2_47_b/a                                  Fall  0.5560  0.0000                                                                                       | 
|    cs13/genblk2_47_b/ha1/a                              Fall  0.5560  0.0000                                                                                       | 
|    cs13/genblk2_47_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5560  0.0000 0.0110                      2.18123                                                   | 
|    cs13/genblk2_47_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5940  0.0380 0.0290             0.607805 3.25767  3.86547           2       100                    | 
|    cs13/genblk2_47_b/ha1/sum                            Rise  0.5940  0.0000                                                                                       | 
|    cs13/genblk2_47_b/ha2/b                              Rise  0.5940  0.0000                                                                                       | 
|    cs13/genblk2_47_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5940  0.0000 0.0290                      2.36355                                                   | 
|    cs13/genblk2_47_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6270  0.0330 0.0170             4.351    3.07535  7.42635           2       100                    | 
|    cs13/genblk2_47_b/ha2/sum                            Fall  0.6270  0.0000                                                                                       | 
|    cs13/genblk2_47_b/sum                                Fall  0.6270  0.0000                                                                                       | 
|    cs13/s[48]                                           Fall  0.6270  0.0000                                                                                       | 
|    ci/in1[48]                                           Fall  0.6270  0.0000                                                                                       | 
|    ci/genblk1_12_RCA/in1[0]                             Fall  0.6270  0.0000                                                                                       | 
|    ci/genblk1_12_RCA/genblk1_0_FA/A                     Fall  0.6270  0.0000                                                                                       | 
|    ci/genblk1_12_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Fall  0.6280  0.0010 0.0170                      2.18123                                                   | 
|    ci/genblk1_12_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Rise  0.6730  0.0450 0.0320             1.59012  3.05606  4.64618           2       100                    | 
|    ci/genblk1_12_RCA/genblk1_0_FA/S                     Rise  0.6730  0.0000                                                                                       | 
|    ci/genblk1_12_RCA/s[0]                               Rise  0.6730  0.0000                                                                                       | 
|    ci/genblk1_12_inc/inS[0]                             Rise  0.6730  0.0000                                                                                       | 
|    ci/genblk1_12_inc/genblk1_0_HA/in1                   Rise  0.6730  0.0000                                                                                       | 
|    ci/genblk1_12_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Rise  0.6730  0.0000 0.0320                      2.23214                                                   | 
|    ci/genblk1_12_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Fall  0.6950  0.0220 0.0090             1.93918  0.894119 2.8333            1       100                    | 
|    ci/genblk1_12_inc/genblk1_0_HA/s                     Fall  0.6950  0.0000                                                                                       | 
|    ci/genblk1_12_inc/outS[0]                            Fall  0.6950  0.0000                                                                                       | 
|    ci/s[48]                                             Fall  0.6950  0.0000                                                                                       | 
|    i_0_0_49/A2                            AND2_X1       Fall  0.6950  0.0000 0.0090                      0.894119                                                  | 
|    i_0_0_49/ZN                            AND2_X1       Fall  0.7280  0.0330 0.0070             1.44354  1.06234  2.50588           1       100                    | 
|    Out_reg[48]/D                          DFF_X1        Fall  0.7270 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[48]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140          1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660 27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[48]/CK      DFF_X1    Rise  0.3680 0.0050 0.0650          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3680 0.3680 | 
| library hold check                        |  0.0110 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.7270        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3490        | 
--------------------------------------------------------------


 Timing Path to Out_reg[36]/D 
  
 Path Start Point : x_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                   CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                   CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                     CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                    CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                    CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                    CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                        | 
|    x_reg[5]/CK                           DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[5]/Q                            DFF_X1        Fall  0.4730  0.1110 0.0130             1.47691  7.53286  9.00977           4       100      F             | 
|    i_2_27/p_1[5]                                       Fall  0.4730  0.0000                                                                         A             | 
|    i_2_27/i_5/A                          XOR2_X1       Fall  0.4730  0.0000 0.0130                      2.18123                                                   | 
|    i_2_27/i_5/Z                          XOR2_X1       Rise  0.5070  0.0340 0.0240             2.04124  0.874832 2.91608           1       100                    | 
|    i_2_27/p_0[5]                                       Rise  0.5070  0.0000                                                                         A             | 
|    i_2_0_169/A1                          AND2_X1       Rise  0.5060 -0.0010 0.0240    -0.0010           0.918145                                                  | 
|    i_2_0_169/ZN                          AND2_X1       Rise  0.5480  0.0420 0.0130             0.909462 3.05606  3.96553           2       100                    | 
|    cs13/z[36]                                          Rise  0.5480  0.0000                                                                                       | 
|    cs13/genblk1_36_a/cin                               Rise  0.5480  0.0000                                                                                       | 
|    cs13/genblk1_36_a/ha2/a                             Rise  0.5480  0.0000                                                                                       | 
|    cs13/genblk1_36_a/ha2/i_0_0/A         XOR2_X1       Rise  0.5480  0.0000 0.0130                      2.23214                                                   | 
|    cs13/genblk1_36_a/ha2/i_0_0/Z         XOR2_X1       Fall  0.5680  0.0200 0.0110             0.697174 3.05606  3.75324           2       100                    | 
|    cs13/genblk1_36_a/ha2/sum                           Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk1_36_a/sum                               Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk2_35_b/a                                 Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk2_35_b/ha1/a                             Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk2_35_b/ha1/i_0_0/A         XOR2_X1       Fall  0.5680  0.0000 0.0110                      2.18123                                                   | 
|    cs13/genblk2_35_b/ha1/i_0_0/Z         XOR2_X1       Rise  0.6060  0.0380 0.0280             0.480863 3.25767  3.73853           2       100                    | 
|    cs13/genblk2_35_b/ha1/sum                           Rise  0.6060  0.0000                                                                                       | 
|    cs13/genblk2_35_b/ha2/b                             Rise  0.6060  0.0000                                                                                       | 
|    cs13/genblk2_35_b/ha2/i_0_0/B         XOR2_X1       Rise  0.6060  0.0000 0.0280                      2.36355                                                   | 
|    cs13/genblk2_35_b/ha2/i_0_0/Z         XOR2_X1       Fall  0.6300  0.0240 0.0110             0.512409 3.07535  3.58776           2       100                    | 
|    cs13/genblk2_35_b/ha2/sum                           Fall  0.6300  0.0000                                                                                       | 
|    cs13/genblk2_35_b/sum                               Fall  0.6300  0.0000                                                                                       | 
|    cs13/s[36]                                          Fall  0.6300  0.0000                                                                                       | 
|    ci/in1[36]                                          Fall  0.6300  0.0000                                                                                       | 
|    ci/genblk1_9_RCA/in1[0]                             Fall  0.6300  0.0000                                                                                       | 
|    ci/genblk1_9_RCA/genblk1_0_FA/A                     Fall  0.6300  0.0000                                                                                       | 
|    ci/genblk1_9_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Fall  0.6300  0.0000 0.0110                      2.18123                                                   | 
|    ci/genblk1_9_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Rise  0.6670  0.0370 0.0280             0.59656  3.05606  3.65262           2       100                    | 
|    ci/genblk1_9_RCA/genblk1_0_FA/S                     Rise  0.6670  0.0000                                                                                       | 
|    ci/genblk1_9_RCA/s[0]                               Rise  0.6670  0.0000                                                                                       | 
|    ci/genblk1_9_inc/inS[0]                             Rise  0.6670  0.0000                                                                                       | 
|    ci/genblk1_9_inc/genblk1_0_HA/in1                   Rise  0.6670  0.0000                                                                                       | 
|    ci/genblk1_9_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Rise  0.6670  0.0000 0.0280                      2.23214                                                   | 
|    ci/genblk1_9_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Fall  0.6950  0.0280 0.0130             4.36298  0.894119 5.2571            1       100                    | 
|    ci/genblk1_9_inc/genblk1_0_HA/s                     Fall  0.6950  0.0000                                                                                       | 
|    ci/genblk1_9_inc/outS[0]                            Fall  0.6950  0.0000                                                                                       | 
|    ci/s[36]                                            Fall  0.6950  0.0000                                                                                       | 
|    i_0_0_37/A2                           AND2_X1       Fall  0.6950  0.0000 0.0130                      0.894119                                                  | 
|    i_0_0_37/ZN                           AND2_X1       Fall  0.7300  0.0350 0.0070             1.72476  1.06234  2.78711           1       100                    | 
|    Out_reg[36]/D                         DFF_X1        Fall  0.7300  0.0000 0.0070                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[36]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[36]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.7300        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3510        | 
--------------------------------------------------------------


 Timing Path to Out_reg[61]/D 
  
 Path Start Point : x_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    x_reg[30]/CK                           DFF_X1        Rise  0.3610 0.0290 0.1100          0.949653                                    F             | 
|    x_reg[30]/Q                            DFF_X1        Fall  0.4710 0.1100 0.0130 1.88762  6.6234   8.51102           3       100      F             | 
|    i_2_27/p_1[30]                                       Fall  0.4710 0.0000                                                             A             | 
|    i_2_27/i_34/A                          XNOR2_X1      Fall  0.4710 0.0000 0.0130          2.12585                                                   | 
|    i_2_27/i_34/ZN                         XNOR2_X1      Rise  0.4970 0.0260 0.0110 0.22795  0.874832 1.10278           1       100                    | 
|    i_2_27/p_0[30]                                       Rise  0.4970 0.0000                                                             A             | 
|    i_2_0_194/A1                           AND2_X1       Rise  0.4970 0.0000 0.0110          0.918145                                                  | 
|    i_2_0_194/ZN                           AND2_X1       Rise  0.5340 0.0370 0.0130 0.588068 3.05606  3.64413           2       100                    | 
|    cs13/z[61]                                           Rise  0.5340 0.0000                                                                           | 
|    cs13/genblk1_61_a/cin                                Rise  0.5340 0.0000                                                                           | 
|    cs13/genblk1_61_a/ha2/a                              Rise  0.5340 0.0000                                                                           | 
|    cs13/genblk1_61_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5340 0.0000 0.0130          2.23214                                                   | 
|    cs13/genblk1_61_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5540 0.0200 0.0110 0.665153 3.05606  3.72122           2       100                    | 
|    cs13/genblk1_61_a/ha2/sum                            Fall  0.5540 0.0000                                                                           | 
|    cs13/genblk1_61_a/sum                                Fall  0.5540 0.0000                                                                           | 
|    cs13/genblk2_60_b/a                                  Fall  0.5540 0.0000                                                                           | 
|    cs13/genblk2_60_b/ha1/a                              Fall  0.5540 0.0000                                                                           | 
|    cs13/genblk2_60_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5540 0.0000 0.0110          2.18123                                                   | 
|    cs13/genblk2_60_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5920 0.0380 0.0280 0.526531 3.25767  3.7842            2       100                    | 
|    cs13/genblk2_60_b/ha1/sum                            Rise  0.5920 0.0000                                                                           | 
|    cs13/genblk2_60_b/ha2/b                              Rise  0.5920 0.0000                                                                           | 
|    cs13/genblk2_60_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5920 0.0000 0.0280          2.36355                                                   | 
|    cs13/genblk2_60_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6180 0.0260 0.0130 0.902758 3.73421  4.63697           2       100                    | 
|    cs13/genblk2_60_b/ha2/sum                            Fall  0.6180 0.0000                                                                           | 
|    cs13/genblk2_60_b/sum                                Fall  0.6180 0.0000                                                                           | 
|    cs13/s[61]                                           Fall  0.6180 0.0000                                                                           | 
|    ci/in1[61]                                           Fall  0.6180 0.0000                                                                           | 
|    ci/genblk1_15_RCA/in1[1]                             Fall  0.6180 0.0000                                                                           | 
|    ci/genblk1_15_RCA/genblk1_1_FA/A                     Fall  0.6180 0.0000                                                                           | 
|    ci/genblk1_15_RCA/genblk1_1_FA/i_0_0/A XOR2_X1       Fall  0.6180 0.0000 0.0130          2.18123                                                   | 
|    ci/genblk1_15_RCA/genblk1_1_FA/i_0_0/Z XOR2_X1       Rise  0.6580 0.0400 0.0300 0.366101 3.68507  4.05117           2       100                    | 
|    ci/genblk1_15_RCA/genblk1_1_FA/i_0_1/A XOR2_X1       Rise  0.6580 0.0000 0.0300          2.23214                                                   | 
|    ci/genblk1_15_RCA/genblk1_1_FA/i_0_1/Z XOR2_X1       Fall  0.6820 0.0240 0.0100 0.349107 3.05606  3.40517           2       100                    | 
|    ci/genblk1_15_RCA/genblk1_1_FA/S                     Fall  0.6820 0.0000                                                                           | 
|    ci/genblk1_15_RCA/s[1]                               Fall  0.6820 0.0000                                                                           | 
|    ci/genblk1_15_inc/inS[1]                             Fall  0.6820 0.0000                                                                           | 
|    ci/genblk1_15_inc/genblk1_1_HA/in1                   Fall  0.6820 0.0000                                                                           | 
|    ci/genblk1_15_inc/genblk1_1_HA/i_0_0/A XOR2_X1       Fall  0.6820 0.0000 0.0100          2.18123                                                   | 
|    ci/genblk1_15_inc/genblk1_1_HA/i_0_0/Z XOR2_X1       Rise  0.7050 0.0230 0.0160 0.176256 0.894119 1.07037           1       100                    | 
|    ci/genblk1_15_inc/genblk1_1_HA/s                     Rise  0.7050 0.0000                                                                           | 
|    ci/genblk1_15_inc/outS[1]                            Rise  0.7050 0.0000                                                                           | 
|    ci/s[61]                                             Rise  0.7050 0.0000                                                                           | 
|    i_0_0_62/A2                            AND2_X1       Rise  0.7050 0.0000 0.0160          0.97463                                                   | 
|    i_0_0_62/ZN                            AND2_X1       Rise  0.7370 0.0320 0.0080 0.255219 1.06234  1.31756           1       100                    | 
|    Out_reg[61]/D                          DFF_X1        Rise  0.7370 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[61]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000             0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570             15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570                      0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140             2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140                      0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140             1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140                      1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660             27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[61]/CK      DFF_X1    Rise  0.3680 0.0050 0.0650    0.0020            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3680 0.3680 | 
| library hold check                        |  0.0190 0.3870 | 
| data required time                        |  0.3870        | 
|                                           |                | 
| data arrival time                         |  0.7370        | 
| data required time                        | -0.3870        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3510        | 
--------------------------------------------------------------


 Timing Path to Out_reg[44]/D 
  
 Path Start Point : x_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                         | 
|    x_reg[13]/CK                           DFF_X1        Rise  0.3610  0.0290 0.1100                      0.949653                                    F             | 
|    x_reg[13]/Q                            DFF_X1        Fall  0.4700  0.1090 0.0120             1.18943  6.62189  7.81132           3       100      F             | 
|    i_2_27/p_1[13]                                       Fall  0.4700  0.0000                                                                         A             | 
|    i_2_27/i_15/A                          XNOR2_X1      Fall  0.4700  0.0000 0.0120                      2.12585                                                   | 
|    i_2_27/i_15/ZN                         XNOR2_X1      Rise  0.5010  0.0310 0.0140             1.27798  0.874832 2.15282           1       100                    | 
|    i_2_27/p_0[13]                                       Rise  0.5010  0.0000                                                                         A             | 
|    i_2_0_177/A1                           AND2_X1       Rise  0.5000 -0.0010 0.0140    -0.0010           0.918145                                                  | 
|    i_2_0_177/ZN                           AND2_X1       Rise  0.5380  0.0380 0.0120             0.549472 3.05606  3.60554           2       100                    | 
|    cs13/z[44]                                           Rise  0.5380  0.0000                                                                                       | 
|    cs13/genblk1_44_a/cin                                Rise  0.5380  0.0000                                                                                       | 
|    cs13/genblk1_44_a/ha2/a                              Rise  0.5380  0.0000                                                                                       | 
|    cs13/genblk1_44_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5380  0.0000 0.0120                      2.23214                                                   | 
|    cs13/genblk1_44_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5570  0.0190 0.0110             0.632061 3.05606  3.68813           2       100                    | 
|    cs13/genblk1_44_a/ha2/sum                            Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk1_44_a/sum                                Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk2_43_b/a                                  Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk2_43_b/ha1/a                              Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk2_43_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5570  0.0000 0.0110                      2.18123                                                   | 
|    cs13/genblk2_43_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5950  0.0380 0.0290             0.648277 3.25767  3.90594           2       100                    | 
|    cs13/genblk2_43_b/ha1/sum                            Rise  0.5950  0.0000                                                                                       | 
|    cs13/genblk2_43_b/ha2/b                              Rise  0.5950  0.0000                                                                                       | 
|    cs13/genblk2_43_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5950  0.0000 0.0290                      2.36355                                                   | 
|    cs13/genblk2_43_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6280  0.0330 0.0170             4.33222  3.07535  7.40757           2       100                    | 
|    cs13/genblk2_43_b/ha2/sum                            Fall  0.6280  0.0000                                                                                       | 
|    cs13/genblk2_43_b/sum                                Fall  0.6280  0.0000                                                                                       | 
|    cs13/s[44]                                           Fall  0.6280  0.0000                                                                                       | 
|    ci/in1[44]                                           Fall  0.6280  0.0000                                                                                       | 
|    ci/genblk1_11_RCA/in1[0]                             Fall  0.6280  0.0000                                                                                       | 
|    ci/genblk1_11_RCA/genblk1_0_FA/A                     Fall  0.6280  0.0000                                                                                       | 
|    ci/genblk1_11_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Fall  0.6290  0.0010 0.0170                      2.18123                                                   | 
|    ci/genblk1_11_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Rise  0.6740  0.0450 0.0330             1.76897  3.05606  4.82503           2       100                    | 
|    ci/genblk1_11_RCA/genblk1_0_FA/S                     Rise  0.6740  0.0000                                                                                       | 
|    ci/genblk1_11_RCA/s[0]                               Rise  0.6740  0.0000                                                                                       | 
|    ci/genblk1_11_inc/inS[0]                             Rise  0.6740  0.0000                                                                                       | 
|    ci/genblk1_11_inc/genblk1_0_HA/in1                   Rise  0.6740  0.0000                                                                                       | 
|    ci/genblk1_11_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Rise  0.6740  0.0000 0.0330                      2.23214                                                   | 
|    ci/genblk1_11_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Fall  0.6940  0.0200 0.0080             1.09997  0.894119 1.99409           1       100                    | 
|    ci/genblk1_11_inc/genblk1_0_HA/s                     Fall  0.6940  0.0000                                                                                       | 
|    ci/genblk1_11_inc/outS[0]                            Fall  0.6940  0.0000                                                                                       | 
|    ci/s[44]                                             Fall  0.6940  0.0000                                                                                       | 
|    i_0_0_45/A2                            AND2_X1       Fall  0.6940  0.0000 0.0080                      0.894119                                                  | 
|    i_0_0_45/ZN                            AND2_X1       Fall  0.7300  0.0360 0.0090             3.44318  1.06234  4.50553           1       100                    | 
|    Out_reg[44]/D                          DFF_X1        Fall  0.7300  0.0000 0.0090                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[44]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140          1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660 27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[44]/CK      DFF_X1    Rise  0.3680 0.0050 0.0650          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3680 0.3680 | 
| library hold check                        |  0.0110 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.7300        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3520        | 
--------------------------------------------------------------


 Timing Path to Out_reg[20]/D 
  
 Path Start Point : x_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A           CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z           CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK             CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK            CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A            CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z            CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    x_reg[1]/CK                   DFF_X1        Rise  0.3620  0.0300 0.1100                      0.949653                                    F             | 
|    x_reg[1]/Q                    DFF_X1        Fall  0.4820  0.1200 0.0200             0.892853 15.2911  16.1839           4       100      F             | 
|    i_2_0_3/A                     INV_X8        Fall  0.4820  0.0000 0.0200                      10.8                                                      | 
|    i_2_0_3/ZN                    INV_X8        Rise  0.5170  0.0350 0.0220             14.5401  49.9429  64.4831           31      100                    | 
|    i_2_0_792/A2                  NOR2_X1       Rise  0.5180  0.0010 0.0220                      1.65135                                                   | 
|    i_2_0_792/ZN                  NOR2_X1       Fall  0.5350  0.0170 0.0100             0.7238   3.05606  3.77986           2       100                    | 
|    cs6/x[19]                                   Fall  0.5350  0.0000                                                                                       | 
|    cs6/genblk1_19_a/a                          Fall  0.5350  0.0000                                                                                       | 
|    cs6/genblk1_19_a/ha1/a                      Fall  0.5350  0.0000                                                                                       | 
|    cs6/genblk1_19_a/ha1/i_0_1/A1 AND2_X1       Fall  0.5350  0.0000 0.0100                      0.874832                                                  | 
|    cs6/genblk1_19_a/ha1/i_0_1/ZN AND2_X1       Fall  0.5680  0.0330 0.0080             0.571752 3.25767  3.82942           2       100                    | 
|    cs6/genblk1_19_a/ha1/carry                  Fall  0.5680  0.0000                                                                                       | 
|    cs6/genblk1_19_a/carry                      Fall  0.5680  0.0000                                                                                       | 
|    cs6/genblk2_19_b/b                          Fall  0.5680  0.0000                                                                                       | 
|    cs6/genblk2_19_b/ha1/b                      Fall  0.5680  0.0000                                                                                       | 
|    cs6/genblk2_19_b/ha1/i_0_0/B  XOR2_X1       Fall  0.5680  0.0000 0.0080                      2.41145                                                   | 
|    cs6/genblk2_19_b/ha1/i_0_0/Z  XOR2_X1       Rise  0.6170  0.0490 0.0350             2.1215   3.05606  5.17756           2       100                    | 
|    cs6/genblk2_19_b/ha1/sum                    Rise  0.6170  0.0000                                                                                       | 
|    cs6/genblk2_19_b/sum                        Rise  0.6170  0.0000                                                                                       | 
|    cs6/s[20]                                   Rise  0.6170  0.0000                                                                                       | 
|    cs14/z[20]                                  Rise  0.6170  0.0000                                                                                       | 
|    cs14/genblk1_20_a/cin                       Rise  0.6170  0.0000                                                                                       | 
|    cs14/genblk1_20_a/ha2/a                     Rise  0.6170  0.0000                                                                                       | 
|    cs14/genblk1_20_a/ha2/i_0_0/A XOR2_X1       Rise  0.6140 -0.0030 0.0350    -0.0030           2.23214                                                   | 
|    cs14/genblk1_20_a/ha2/i_0_0/Z XOR2_X1       Fall  0.6390  0.0250 0.0120             0.568471 3.05606  3.62453           2       100                    | 
|    cs14/genblk1_20_a/ha2/sum                   Fall  0.6390  0.0000                                                                                       | 
|    cs14/genblk1_20_a/sum                       Fall  0.6390  0.0000                                                                                       | 
|    cs14/genblk2_19_b/a                         Fall  0.6390  0.0000                                                                                       | 
|    cs14/genblk2_19_b/ha1/a                     Fall  0.6390  0.0000                                                                                       | 
|    cs14/genblk2_19_b/ha1/i_0_0/A XOR2_X1       Fall  0.6390  0.0000 0.0120                      2.18123                                                   | 
|    cs14/genblk2_19_b/ha1/i_0_0/Z XOR2_X1       Rise  0.6770  0.0380 0.0280             0.51715  3.25767  3.77482           2       100                    | 
|    cs14/genblk2_19_b/ha1/sum                   Rise  0.6770  0.0000                                                                                       | 
|    cs14/genblk2_19_b/ha2/b                     Rise  0.6770  0.0000                                                                                       | 
|    cs14/genblk2_19_b/ha2/i_0_0/B XOR2_X1       Rise  0.6770  0.0000 0.0280                      2.36355                                                   | 
|    cs14/genblk2_19_b/ha2/i_0_0/Z XOR2_X1       Fall  0.7000  0.0230 0.0110             2.54937  0.894119 3.44349           1       100                    | 
|    cs14/genblk2_19_b/ha2/sum                   Fall  0.7000  0.0000                                                                                       | 
|    cs14/genblk2_19_b/sum                       Fall  0.7000  0.0000                                                                                       | 
|    cs14/s[20]                                  Fall  0.7000  0.0000                                                                                       | 
|    i_0_0_21/A2                   AND2_X1       Fall  0.6990 -0.0010 0.0110    -0.0010           0.894119                                                  | 
|    i_0_0_21/ZN                   AND2_X1       Fall  0.7330  0.0340 0.0070             1.94885  1.06234  3.01119           1       100                    | 
|    Out_reg[20]/D                 DFF_X1        Fall  0.7330  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_65/A  CLKBUF_X3 Rise  0.2780 0.0000 0.0140          1.42116                                     F             | 
|    CTS_L4_c_tid1_65/Z  CLKBUF_X3 Rise  0.3650 0.0870 0.0610 35.7529  37.0365  72.7894           39      100      F    K        | 
|    Out_reg[20]/CK      DFF_X1    Rise  0.3690 0.0040 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3690 0.3690 | 
| library hold check                        |  0.0110 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.7330        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3540        | 
--------------------------------------------------------------


 Timing Path to Out_reg[40]/D 
  
 Path Start Point : x_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                         | 
|    x_reg[9]/CK                            DFF_X1        Rise  0.3560  0.0240 0.1100                      0.949653                                    F             | 
|    x_reg[9]/Q                             DFF_X1        Fall  0.4630  0.1070 0.0110             1.31991  5.35773  6.67764           3       100      F             | 
|    i_2_27/p_1[9]                                        Fall  0.4630  0.0000                                                                         A             | 
|    i_2_27/i_11/A                          OAI21_X1      Fall  0.4630  0.0000 0.0110                      1.51857                                                   | 
|    i_2_27/i_11/ZN                         OAI21_X1      Rise  0.4820  0.0190 0.0100             0.244419 0.894119 1.13854           1       100                    | 
|    i_2_27/i_10/A2                         AND2_X1       Rise  0.4820  0.0000 0.0100                      0.97463                                                   | 
|    i_2_27/i_10/ZN                         AND2_X1       Rise  0.5140  0.0320 0.0090             0.988541 0.874832 1.86337           1       100                    | 
|    i_2_27/p_0[9]                                        Rise  0.5140  0.0000                                                                         A             | 
|    i_2_0_173/A1                           AND2_X1       Rise  0.5140  0.0000 0.0090                      0.918145                                                  | 
|    i_2_0_173/ZN                           AND2_X1       Rise  0.5500  0.0360 0.0120             0.524726 3.05606  3.58079           2       100                    | 
|    cs13/z[40]                                           Rise  0.5500  0.0000                                                                                       | 
|    cs13/genblk1_40_a/cin                                Rise  0.5500  0.0000                                                                                       | 
|    cs13/genblk1_40_a/ha2/a                              Rise  0.5500  0.0000                                                                                       | 
|    cs13/genblk1_40_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5500  0.0000 0.0120                      2.23214                                                   | 
|    cs13/genblk1_40_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5680  0.0180 0.0110             0.319429 3.05606  3.37549           2       100                    | 
|    cs13/genblk1_40_a/ha2/sum                            Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk1_40_a/sum                                Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk2_39_b/a                                  Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk2_39_b/ha1/a                              Fall  0.5680  0.0000                                                                                       | 
|    cs13/genblk2_39_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5680  0.0000 0.0110                      2.18123                                                   | 
|    cs13/genblk2_39_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.6070  0.0390 0.0300             0.802814 3.25767  4.06048           2       100                    | 
|    cs13/genblk2_39_b/ha1/sum                            Rise  0.6070  0.0000                                                                                       | 
|    cs13/genblk2_39_b/ha2/b                              Rise  0.6070  0.0000                                                                                       | 
|    cs13/genblk2_39_b/ha2/i_0_0/B          XOR2_X1       Rise  0.6070  0.0000 0.0300                      2.36355                                                   | 
|    cs13/genblk2_39_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6390  0.0320 0.0170             4.01497  3.07535  7.09032           2       100                    | 
|    cs13/genblk2_39_b/ha2/sum                            Fall  0.6390  0.0000                                                                                       | 
|    cs13/genblk2_39_b/sum                                Fall  0.6390  0.0000                                                                                       | 
|    cs13/s[40]                                           Fall  0.6390  0.0000                                                                                       | 
|    ci/in1[40]                                           Fall  0.6390  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/in1[0]                             Fall  0.6390  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/genblk1_0_FA/A                     Fall  0.6390  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/genblk1_0_FA/i_0_0/A XOR2_X1       Fall  0.6390  0.0000 0.0170    -0.0010           2.18123                                                   | 
|    ci/genblk1_10_RCA/genblk1_0_FA/i_0_0/Z XOR2_X1       Rise  0.6770  0.0380 0.0270             0.386747 3.05606  3.44281           2       100                    | 
|    ci/genblk1_10_RCA/genblk1_0_FA/S                     Rise  0.6770  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/s[0]                               Rise  0.6770  0.0000                                                                                       | 
|    ci/genblk1_10_inc/inS[0]                             Rise  0.6770  0.0000                                                                                       | 
|    ci/genblk1_10_inc/genblk1_0_HA/in1                   Rise  0.6770  0.0000                                                                                       | 
|    ci/genblk1_10_inc/genblk1_0_HA/i_0_0/A XOR2_X1       Rise  0.6770  0.0000 0.0270                      2.23214                                                   | 
|    ci/genblk1_10_inc/genblk1_0_HA/i_0_0/Z XOR2_X1       Fall  0.7010  0.0240 0.0110             2.83008  0.894119 3.7242            1       100                    | 
|    ci/genblk1_10_inc/genblk1_0_HA/s                     Fall  0.7010  0.0000                                                                                       | 
|    ci/genblk1_10_inc/outS[0]                            Fall  0.7010  0.0000                                                                                       | 
|    ci/s[40]                                             Fall  0.7010  0.0000                                                                                       | 
|    i_0_0_41/A2                            AND2_X1       Fall  0.7000 -0.0010 0.0110    -0.0010           0.894119                                                  | 
|    i_0_0_41/ZN                            AND2_X1       Fall  0.7350  0.0350 0.0080             2.22139  1.06234  3.28373           1       100                    | 
|    Out_reg[40]/D                          DFF_X1        Fall  0.7350  0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[40]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140          1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660 27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[40]/CK      DFF_X1    Rise  0.3700 0.0070 0.0650          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3700 0.3700 | 
| library hold check                        |  0.0110 0.3810 | 
| data required time                        |  0.3810        | 
|                                           |                | 
| data arrival time                         |  0.7350        | 
| data required time                        | -0.3810        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3550        | 
--------------------------------------------------------------


 Timing Path to Out_reg[57]/D 
  
 Path Start Point : x_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    x_reg[26]/CK                           DFF_X1        Rise  0.3620 0.0300 0.1100          0.949653                                    F             | 
|    x_reg[26]/Q                            DFF_X1        Fall  0.4740 0.1120 0.0140 2.46001  7.53286  9.99287           4       100      F             | 
|    i_2_27/p_1[26]                                       Fall  0.4740 0.0000                                                             A             | 
|    i_2_27/i_29/A                          XOR2_X1       Fall  0.4750 0.0010 0.0140          2.18123                                                   | 
|    i_2_27/i_29/Z                          XOR2_X1       Rise  0.5010 0.0260 0.0170 0.341994 0.874832 1.21683           1       100                    | 
|    i_2_27/p_0[26]                                       Rise  0.5010 0.0000                                                             A             | 
|    i_2_0_190/A1                           AND2_X1       Rise  0.5010 0.0000 0.0170          0.918145                                                  | 
|    i_2_0_190/ZN                           AND2_X1       Rise  0.5400 0.0390 0.0120 0.536316 3.05606  3.59238           2       100                    | 
|    cs13/z[57]                                           Rise  0.5400 0.0000                                                                           | 
|    cs13/genblk1_57_a/cin                                Rise  0.5400 0.0000                                                                           | 
|    cs13/genblk1_57_a/ha2/a                              Rise  0.5400 0.0000                                                                           | 
|    cs13/genblk1_57_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5400 0.0000 0.0120          2.23214                                                   | 
|    cs13/genblk1_57_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5590 0.0190 0.0110 0.445331 3.05606  3.50139           2       100                    | 
|    cs13/genblk1_57_a/ha2/sum                            Fall  0.5590 0.0000                                                                           | 
|    cs13/genblk1_57_a/sum                                Fall  0.5590 0.0000                                                                           | 
|    cs13/genblk2_56_b/a                                  Fall  0.5590 0.0000                                                                           | 
|    cs13/genblk2_56_b/ha1/a                              Fall  0.5590 0.0000                                                                           | 
|    cs13/genblk2_56_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5590 0.0000 0.0110          2.18123                                                   | 
|    cs13/genblk2_56_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5960 0.0370 0.0270 0.273275 3.25767  3.53094           2       100                    | 
|    cs13/genblk2_56_b/ha1/sum                            Rise  0.5960 0.0000                                                                           | 
|    cs13/genblk2_56_b/ha2/b                              Rise  0.5960 0.0000                                                                           | 
|    cs13/genblk2_56_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5960 0.0000 0.0270          2.36355                                                   | 
|    cs13/genblk2_56_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6210 0.0250 0.0120 0.763169 3.73421  4.49738           2       100                    | 
|    cs13/genblk2_56_b/ha2/sum                            Fall  0.6210 0.0000                                                                           | 
|    cs13/genblk2_56_b/sum                                Fall  0.6210 0.0000                                                                           | 
|    cs13/s[57]                                           Fall  0.6210 0.0000                                                                           | 
|    ci/in1[57]                                           Fall  0.6210 0.0000                                                                           | 
|    ci/genblk1_14_RCA/in1[1]                             Fall  0.6210 0.0000                                                                           | 
|    ci/genblk1_14_RCA/genblk1_1_FA/A                     Fall  0.6210 0.0000                                                                           | 
|    ci/genblk1_14_RCA/genblk1_1_FA/i_0_0/A XOR2_X1       Fall  0.6210 0.0000 0.0120          2.18123                                                   | 
|    ci/genblk1_14_RCA/genblk1_1_FA/i_0_0/Z XOR2_X1       Rise  0.6620 0.0410 0.0310 0.556683 3.68507  4.24175           2       100                    | 
|    ci/genblk1_14_RCA/genblk1_1_FA/i_0_1/A XOR2_X1       Rise  0.6620 0.0000 0.0310          2.23214                                                   | 
|    ci/genblk1_14_RCA/genblk1_1_FA/i_0_1/Z XOR2_X1       Fall  0.6860 0.0240 0.0110 0.521692 3.05606  3.57776           2       100                    | 
|    ci/genblk1_14_RCA/genblk1_1_FA/S                     Fall  0.6860 0.0000                                                                           | 
|    ci/genblk1_14_RCA/s[1]                               Fall  0.6860 0.0000                                                                           | 
|    ci/genblk1_14_inc/inS[1]                             Fall  0.6860 0.0000                                                                           | 
|    ci/genblk1_14_inc/genblk1_1_HA/in1                   Fall  0.6860 0.0000                                                                           | 
|    ci/genblk1_14_inc/genblk1_1_HA/i_0_0/A XOR2_X1       Fall  0.6860 0.0000 0.0110          2.18123                                                   | 
|    ci/genblk1_14_inc/genblk1_1_HA/i_0_0/Z XOR2_X1       Rise  0.7100 0.0240 0.0160 0.307734 0.894119 1.20185           1       100                    | 
|    ci/genblk1_14_inc/genblk1_1_HA/s                     Rise  0.7100 0.0000                                                                           | 
|    ci/genblk1_14_inc/outS[1]                            Rise  0.7100 0.0000                                                                           | 
|    ci/s[57]                                             Rise  0.7100 0.0000                                                                           | 
|    i_0_0_58/A2                            AND2_X1       Rise  0.7100 0.0000 0.0160          0.97463                                                   | 
|    i_0_0_58/ZN                            AND2_X1       Rise  0.7430 0.0330 0.0080 0.467703 1.06234  1.53005           1       100                    | 
|    Out_reg[57]/D                          DFF_X1        Rise  0.7430 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[57]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000             0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570             15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570                      0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140             2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140                      0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140             1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140                      1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660             27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[57]/CK      DFF_X1    Rise  0.3680 0.0050 0.0650    0.0020            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3680 0.3680 | 
| library hold check                        |  0.0200 0.3880 | 
| data required time                        |  0.3880        | 
|                                           |                | 
| data arrival time                         |  0.7430        | 
| data required time                        | -0.3880        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3560        | 
--------------------------------------------------------------


 Timing Path to Out_reg[59]/D 
  
 Path Start Point : x_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 1.0000 0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850 0.1850 0.0570 15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900 0.0050 0.0570          7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230 0.0330 0.0070 3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320 0.1080 0.1100 70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    x_reg[28]/CK                           DFF_X1        Rise  0.3610 0.0290 0.1100          0.949653                                    F             | 
|    x_reg[28]/Q                            DFF_X1        Fall  0.4780 0.1170 0.0180 4.0507   9.6118   13.6625           5       100      F             | 
|    i_2_27/p_1[28]                                       Fall  0.4780 0.0000                                                             A             | 
|    i_2_27/i_32/A                          XOR2_X1       Fall  0.4790 0.0010 0.0180          2.18123                                                   | 
|    i_2_27/i_32/Z                          XOR2_X1       Rise  0.5050 0.0260 0.0160 0.129922 0.874832 1.00475           1       100                    | 
|    i_2_27/p_0[28]                                       Rise  0.5050 0.0000                                                             A             | 
|    i_2_0_192/A1                           AND2_X1       Rise  0.5050 0.0000 0.0160          0.918145                                                  | 
|    i_2_0_192/ZN                           AND2_X1       Rise  0.5430 0.0380 0.0120 0.38826  3.05606  3.44432           2       100                    | 
|    cs13/z[59]                                           Rise  0.5430 0.0000                                                                           | 
|    cs13/genblk1_59_a/cin                                Rise  0.5430 0.0000                                                                           | 
|    cs13/genblk1_59_a/ha2/a                              Rise  0.5430 0.0000                                                                           | 
|    cs13/genblk1_59_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5430 0.0000 0.0120          2.23214                                                   | 
|    cs13/genblk1_59_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5620 0.0190 0.0110 0.736229 3.05606  3.79229           2       100                    | 
|    cs13/genblk1_59_a/ha2/sum                            Fall  0.5620 0.0000                                                                           | 
|    cs13/genblk1_59_a/sum                                Fall  0.5620 0.0000                                                                           | 
|    cs13/genblk2_58_b/a                                  Fall  0.5620 0.0000                                                                           | 
|    cs13/genblk2_58_b/ha1/a                              Fall  0.5620 0.0000                                                                           | 
|    cs13/genblk2_58_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5620 0.0000 0.0110          2.18123                                                   | 
|    cs13/genblk2_58_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.6000 0.0380 0.0290 0.623978 3.25767  3.88164           2       100                    | 
|    cs13/genblk2_58_b/ha1/sum                            Rise  0.6000 0.0000                                                                           | 
|    cs13/genblk2_58_b/ha2/b                              Rise  0.6000 0.0000                                                                           | 
|    cs13/genblk2_58_b/ha2/i_0_0/B          XOR2_X1       Rise  0.6000 0.0000 0.0290          2.36355                                                   | 
|    cs13/genblk2_58_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6260 0.0260 0.0120 0.700017 3.73421  4.43422           2       100                    | 
|    cs13/genblk2_58_b/ha2/sum                            Fall  0.6260 0.0000                                                                           | 
|    cs13/genblk2_58_b/sum                                Fall  0.6260 0.0000                                                                           | 
|    cs13/s[59]                                           Fall  0.6260 0.0000                                                                           | 
|    ci/in1[59]                                           Fall  0.6260 0.0000                                                                           | 
|    ci/genblk1_14_RCA/in1[3]                             Fall  0.6260 0.0000                                                                           | 
|    ci/genblk1_14_RCA/genblk1_3_FA/A                     Fall  0.6260 0.0000                                                                           | 
|    ci/genblk1_14_RCA/genblk1_3_FA/i_0_0/A XOR2_X1       Fall  0.6260 0.0000 0.0120          2.18123                                                   | 
|    ci/genblk1_14_RCA/genblk1_3_FA/i_0_0/Z XOR2_X1       Rise  0.6660 0.0400 0.0300 0.485548 3.68507  4.17062           2       100                    | 
|    ci/genblk1_14_RCA/genblk1_3_FA/i_0_1/A XOR2_X1       Rise  0.6660 0.0000 0.0300          2.23214                                                   | 
|    ci/genblk1_14_RCA/genblk1_3_FA/i_0_1/Z XOR2_X1       Fall  0.6900 0.0240 0.0100 0.373279 3.05606  3.42934           2       100                    | 
|    ci/genblk1_14_RCA/genblk1_3_FA/S                     Fall  0.6900 0.0000                                                                           | 
|    ci/genblk1_14_RCA/s[3]                               Fall  0.6900 0.0000                                                                           | 
|    ci/genblk1_14_inc/inS[3]                             Fall  0.6900 0.0000                                                                           | 
|    ci/genblk1_14_inc/genblk1_3_HA/in1                   Fall  0.6900 0.0000                                                                           | 
|    ci/genblk1_14_inc/genblk1_3_HA/i_0_0/A XOR2_X1       Fall  0.6900 0.0000 0.0100          2.18123                                                   | 
|    ci/genblk1_14_inc/genblk1_3_HA/i_0_0/Z XOR2_X1       Rise  0.7140 0.0240 0.0160 0.287657 0.894119 1.18178           1       100                    | 
|    ci/genblk1_14_inc/genblk1_3_HA/s                     Rise  0.7140 0.0000                                                                           | 
|    ci/genblk1_14_inc/outS[3]                            Rise  0.7140 0.0000                                                                           | 
|    ci/s[59]                                             Rise  0.7140 0.0000                                                                           | 
|    i_0_0_60/A2                            AND2_X1       Rise  0.7140 0.0000 0.0160          0.97463                                                   | 
|    i_0_0_60/ZN                            AND2_X1       Rise  0.7460 0.0320 0.0080 0.246316 1.06234  1.30866           1       100                    | 
|    Out_reg[59]/D                          DFF_X1        Rise  0.7460 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[59]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000             0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570             15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570                      0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140             2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140                      0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140             1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140                      1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660             27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[59]/CK      DFF_X1    Rise  0.3670 0.0040 0.0650    0.0020            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3670 0.3670 | 
| library hold check                        |  0.0190 0.3860 | 
| data required time                        |  0.3860        | 
|                                           |                | 
| data arrival time                         |  0.7460        | 
| data required time                        | -0.3860        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3610        | 
--------------------------------------------------------------


 Timing Path to Out_reg[42]/D 
  
 Path Start Point : x_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 1.0000             0.2731   1.24879  1.52189           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A                    CLKBUF_X3     Rise  0.0000  0.0000 1.0000                      1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z                    CLKBUF_X3     Rise  0.1850  0.1850 0.0570             15.5298  7.90331  23.4331           2       100      F    K        | 
|    clk_gate_y_reg/CK                      CLKGATETST_X8 Rise  0.1900  0.0050 0.0570                      7.95918                                     FA            | 
|    clk_gate_y_reg/GCK                     CLKGATETST_X8 Rise  0.2230  0.0330 0.0070             3.47992  1.24879  4.72871           1       100      FA   K        | 
|    CTS_L3_c_tid0_14/A                     CLKBUF_X3     Rise  0.2240  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid0_14/Z                     CLKBUF_X3     Rise  0.3320  0.1080 0.1100             70.5273  54.8122  125.339           64      100      F    K        | 
| Data Path:                                                                                                                                                         | 
|    x_reg[11]/CK                           DFF_X1        Rise  0.3610  0.0290 0.1100                      0.949653                                    F             | 
|    x_reg[11]/Q                            DFF_X1        Fall  0.4710  0.1100 0.0130             2.19466  6.61853  8.81319           3       100      F             | 
|    i_2_27/p_1[11]                                       Fall  0.4710  0.0000                                                                         A             | 
|    i_2_27/i_13/A                          XNOR2_X1      Fall  0.4710  0.0000 0.0130                      2.12585                                                   | 
|    i_2_27/i_13/ZN                         XNOR2_X1      Rise  0.4990  0.0280 0.0120             0.732409 0.874832 1.60724           1       100                    | 
|    i_2_27/p_0[11]                                       Rise  0.4990  0.0000                                                                         A             | 
|    i_2_0_175/A1                           AND2_X1       Rise  0.4990  0.0000 0.0120                      0.918145                                                  | 
|    i_2_0_175/ZN                           AND2_X1       Rise  0.5370  0.0380 0.0130             0.983876 3.05606  4.03994           2       100                    | 
|    cs13/z[42]                                           Rise  0.5370  0.0000                                                                                       | 
|    cs13/genblk1_42_a/cin                                Rise  0.5370  0.0000                                                                                       | 
|    cs13/genblk1_42_a/ha2/a                              Rise  0.5370  0.0000                                                                                       | 
|    cs13/genblk1_42_a/ha2/i_0_0/A          XOR2_X1       Rise  0.5370  0.0000 0.0130                      2.23214                                                   | 
|    cs13/genblk1_42_a/ha2/i_0_0/Z          XOR2_X1       Fall  0.5570  0.0200 0.0110             0.843024 3.05606  3.89909           2       100                    | 
|    cs13/genblk1_42_a/ha2/sum                            Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk1_42_a/sum                                Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk2_41_b/a                                  Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk2_41_b/ha1/a                              Fall  0.5570  0.0000                                                                                       | 
|    cs13/genblk2_41_b/ha1/i_0_0/A          XOR2_X1       Fall  0.5570  0.0000 0.0110                      2.18123                                                   | 
|    cs13/genblk2_41_b/ha1/i_0_0/Z          XOR2_X1       Rise  0.5960  0.0390 0.0300             0.768596 3.25767  4.02626           2       100                    | 
|    cs13/genblk2_41_b/ha1/sum                            Rise  0.5960  0.0000                                                                                       | 
|    cs13/genblk2_41_b/ha2/b                              Rise  0.5960  0.0000                                                                                       | 
|    cs13/genblk2_41_b/ha2/i_0_0/B          XOR2_X1       Rise  0.5960  0.0000 0.0300                      2.36355                                                   | 
|    cs13/genblk2_41_b/ha2/i_0_0/Z          XOR2_X1       Fall  0.6340  0.0380 0.0200             6.17092  3.73421  9.90513           2       100                    | 
|    cs13/genblk2_41_b/ha2/sum                            Fall  0.6340  0.0000                                                                                       | 
|    cs13/genblk2_41_b/sum                                Fall  0.6340  0.0000                                                                                       | 
|    cs13/s[42]                                           Fall  0.6340  0.0000                                                                                       | 
|    ci/in1[42]                                           Fall  0.6340  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/in1[2]                             Fall  0.6340  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/genblk1_2_FA/A                     Fall  0.6340  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/genblk1_2_FA/i_0_0/A XOR2_X1       Fall  0.6280 -0.0060 0.0200    -0.0070           2.18123                                                   | 
|    ci/genblk1_10_RCA/genblk1_2_FA/i_0_0/Z XOR2_X1       Rise  0.6710  0.0430 0.0300             0.440875 3.68507  4.12595           2       100                    | 
|    ci/genblk1_10_RCA/genblk1_2_FA/i_0_1/A XOR2_X1       Rise  0.6710  0.0000 0.0300                      2.23214                                                   | 
|    ci/genblk1_10_RCA/genblk1_2_FA/i_0_1/Z XOR2_X1       Fall  0.6950  0.0240 0.0110             0.591315 3.05606  3.64738           2       100                    | 
|    ci/genblk1_10_RCA/genblk1_2_FA/S                     Fall  0.6950  0.0000                                                                                       | 
|    ci/genblk1_10_RCA/s[2]                               Fall  0.6950  0.0000                                                                                       | 
|    ci/genblk1_10_inc/inS[2]                             Fall  0.6950  0.0000                                                                                       | 
|    ci/genblk1_10_inc/genblk1_2_HA/in1                   Fall  0.6950  0.0000                                                                                       | 
|    ci/genblk1_10_inc/genblk1_2_HA/i_0_0/A XOR2_X1       Fall  0.6950  0.0000 0.0110                      2.18123                                                   | 
|    ci/genblk1_10_inc/genblk1_2_HA/i_0_0/Z XOR2_X1       Rise  0.7190  0.0240 0.0160             0.209999 0.894119 1.10412           1       100                    | 
|    ci/genblk1_10_inc/genblk1_2_HA/s                     Rise  0.7190  0.0000                                                                                       | 
|    ci/genblk1_10_inc/outS[2]                            Rise  0.7190  0.0000                                                                                       | 
|    ci/s[42]                                             Rise  0.7190  0.0000                                                                                       | 
|    i_0_0_43/A2                            AND2_X1       Rise  0.7190  0.0000 0.0160                      0.97463                                                   | 
|    i_0_0_43/ZN                            AND2_X1       Rise  0.7540  0.0350 0.0100             1.18011  1.06234  2.24245           1       100                    | 
|    Out_reg[42]/D                          DFF_X1        Rise  0.7530 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Out_reg[42]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 1.0000 0.2731   1.42116  1.69426           1       100      c    K        | 
|    CTS_L1_c_tid1_117/A CLKBUF_X3 Rise  0.0000 0.0000 1.0000          1.42116                                     F             | 
|    CTS_L1_c_tid1_117/Z CLKBUF_X3 Rise  0.1860 0.1860 0.0570 15.5298  8.73901  24.2688           2       100      F    K        | 
|    CTS_L2_c_tid1_118/A CLKBUF_X1 Rise  0.1890 0.0030 0.0570          0.77983                                     F             | 
|    CTS_L2_c_tid1_118/Z CLKBUF_X1 Rise  0.2390 0.0500 0.0140 2.9642   0.77983  3.74403           1       100      F    K        | 
|    CTS_L3_c_tid1_114/A CLKBUF_X1 Rise  0.2390 0.0000 0.0140          0.77983                                     F             | 
|    CTS_L3_c_tid1_114/Z CLKBUF_X1 Rise  0.2780 0.0390 0.0140 1.62308  2.82708  4.45016           2       100      F    K        | 
|    CTS_L4_c_tid1_66/A  CLKBUF_X2 Rise  0.2780 0.0000 0.0140          1.40591                                     F             | 
|    CTS_L4_c_tid1_66/Z  CLKBUF_X2 Rise  0.3630 0.0850 0.0660 27.897   23.7413  51.6383           25      100      F    K        | 
|    Out_reg[42]/CK      DFF_X1    Rise  0.3720 0.0090 0.0650          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3720 0.3720 | 
| library hold check                        |  0.0200 0.3920 | 
| data required time                        |  0.3920        | 
|                                           |                | 
| data arrival time                         |  0.7530        | 
| data required time                        | -0.3920        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3620        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 643M, CVMEM - 1908M, PVMEM - 2636M)
