Analysis & Elaboration report for Ver2
Fri Apr 28 13:19:22 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component
  6. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated
  7. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|a_graycounter_7p6:rdptr_g1p
  8. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|a_graycounter_37c:wrptr_g1p
  9. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|altsyncram_qe41:fifo_ram
 10. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_tal:rs_dgwp
 11. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12
 12. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_ual:ws_dgrp
 13. Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15
 14. Parameter Settings for User Entity Instance: AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component
 15. dcfifo Parameter Settings by Entity Instance
 16. Analysis & Elaboration Settings
 17. Analysis & Elaboration Messages
 18. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Apr 28 13:19:22 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Ver2                                        ;
; Top-level Entity Name              ; shiftReqisterFFT                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |shiftReqisterFFT|AsyncFIFO:AsyncFIFO_inst ; AsyncFIFO.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+


+-------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|a_graycounter_7p6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|a_graycounter_37c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|altsyncram_qe41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_tal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_ual:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                 ;
+-------------------------+--------------+------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                       ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                       ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                              ;
; USE_EAB                 ; ON           ; Untyped                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                              ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                       ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                              ;
; CBXI_PARAMETER          ; dcfifo_29h1  ; Untyped                                              ;
+-------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                  ;
+----------------------------+--------------------------------------------------+
; Name                       ; Value                                            ;
+----------------------------+--------------------------------------------------+
; Number of entity instances ; 1                                                ;
; Entity Instance            ; AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 16                                               ;
;     -- LPM_NUMWORDS        ; 8192                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
+----------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; shiftReqisterFFT   ; Ver2               ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Maximum processors allowed for parallel compilation              ; 4                  ; 1                  ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 28 13:19:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testProject -c Ver2 --analysis_and_elaboration
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v
    Info (12023): Found entity 1: DE2_115_SOPC File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_SOPC_irq_mapper File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v
    Info (12023): Found entity 1: DE2_115_SOPC_pio_led File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v
    Info (12023): Found entity 1: DE2_115_SOPC_onchip_memory2 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v
    Info (12023): Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE2_115_SOPC_jtag_uart File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/getmax_custom_instruction.v
    Info (12023): Found entity 1: getMax_Custom_Instruction File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/getMax_Custom_Instruction.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: DE2_115_SOPC_cpu_cpu File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7.bdf
    Info (12023): Found entity 1: Lab7
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: DeBounce-behav File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/debounce.vhd Line: 13
    Info (12023): Found entity 1: DeBounce File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/debounce.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file wb_processor.bdf
    Info (12023): Found entity 1: wb_processor
Info (12021): Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd
    Info (12022): Found design unit 1: wb_cpu_package File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_package.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd
    Info (12022): Found design unit 1: wb_cpu_regfile-regfile_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_regfile.vhd Line: 54
    Info (12023): Found entity 1: wb_cpu_regfile File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_regfile.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd
    Info (12022): Found design unit 1: wb_cpu_alu-alu_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_alu.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_alu File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_alu.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd
    Info (12022): Found design unit 1: wb_cpu_control-control_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_control.vhd Line: 43
    Info (12023): Found entity 1: wb_cpu_control File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_control.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd
    Info (12022): Found design unit 1: wb_cpu_io-io_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_io.vhd Line: 49
    Info (12023): Found entity 1: wb_cpu_io File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_io.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd
    Info (12022): Found design unit 1: wb_cpu_mem-mem_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_mem.vhd Line: 40
    Info (12023): Found entity 1: wb_cpu_mem File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_mem.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd
    Info (12022): Found design unit 1: wb_cpu_programcounter-programcounter_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_programcounter.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_programcounter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_programcounter.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file mul_fsm.vhd
    Info (12022): Found design unit 1: mul_fsm-fsm_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/mul_fsm.vhd Line: 52
    Info (12023): Found entity 1: mul_fsm File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/mul_fsm.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd
    Info (12022): Found design unit 1: wb_hexTo7segAll-behavior File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segAll.vhd Line: 20
    Info (12023): Found entity 1: wb_hexTo7segAll File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segAll.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd
    Info (12022): Found design unit 1: wb_hexTo7segOne-behavior File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segOne.vhd Line: 17
    Info (12023): Found entity 1: wb_hexTo7segOne File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segOne.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file generatetestinput.v
    Info (12023): Found entity 1: generateTestInput File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/generateTestInput.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file codectofft.bdf
    Info (12023): Found entity 1: codecToFFT
Info (12021): Found 1 design units, including 1 entities, in source file shiftreqisterfft.v
    Info (12023): Found entity 1: shiftReqisterFFT File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file asyncfifo.v
    Info (12023): Found entity 1: AsyncFIFO File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/AsyncFIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifotofft.v
    Info (12023): Found entity 1: FIFOToFFT File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/FIFOToFFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifotofft_tb.sv
    Info (12023): Found entity 1: FIFOToFFT_suite File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/FIFOToFFT_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file codectofifo.v
    Info (12023): Found entity 1: CODECToFIFO File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/CODECToFIFO.v Line: 1
Info (12127): Elaborating entity "shiftReqisterFFT" for the top level hierarchy
Info (12128): Elaborating entity "AsyncFIFO" for hierarchy "AsyncFIFO:AsyncFIFO_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 31
Info (12128): Elaborating entity "dcfifo" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/AsyncFIFO.v Line: 87
Info (12130): Elaborated megafunction instantiation "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/AsyncFIFO.v Line: 87
Info (12133): Instantiated megafunction "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/AsyncFIFO.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_29h1.tdf
    Info (12023): Found entity 1: dcfifo_29h1 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_29h1" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf
    Info (12023): Found entity 1: a_graycounter_7p6 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/a_graycounter_7p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_7p6" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|a_graycounter_7p6:rdptr_g1p" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf
    Info (12023): Found entity 1: a_graycounter_37c File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/a_graycounter_37c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_37c" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|a_graycounter_37c:wrptr_g1p" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qe41.tdf
    Info (12023): Found entity 1: altsyncram_qe41 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/altsyncram_qe41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qe41" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|altsyncram_qe41:fifo_ram" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_tal:rs_dgwp" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/alt_synch_pipe_ual.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_ual:ws_dgrp" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/alt_synch_pipe_ual.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/cmpr_d66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf
    Info (12023): Found entity 1: cmpr_r76 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/cmpr_r76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_r76" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|cmpr_r76:rdfull_eq_comp" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_29h1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/db/dcfifo_29h1.tdf Line: 87
Info (12128): Elaborating entity "FIFOToFFT" for hierarchy "FIFOToFFT:FIFOToFFT_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 39
Info (12128): Elaborating entity "CODECToFIFO" for hierarchy "CODECToFIFO:CODECToFIFO_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 47
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "DE2_115_SOPC_cpu" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "DE2_115_SOPC_cpu_cpu" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "DE2_115_SOPC_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "DE2_115_SOPC_jtag_uart" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "DE2_115_SOPC_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_onchip_memory2" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "DE2_115_SOPC_pio_led" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 28 assignments for entity "altera_customins_master_translator" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_customins_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/Ver2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Fri Apr 28 13:19:22 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/Ver2.map.smsg.


