
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 410.270 ; gain = 96.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT' of component 'LUT_16_7' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:136]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'ALU_Unit' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/ALU_Unit.vhd:34' bound to instance 'ALU_Unit_Main' of component 'ALU_Unit' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:141]
INFO: [Synth 8-638] synthesizing module 'ALU_Unit' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/ALU_Unit.vhd:44]
INFO: [Synth 8-3491] module 'MUX_8_to_4' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:34' bound to instance 'MUX_8_to_4_A' of component 'MUX_8_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/ALU_Unit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'MUX_8_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:24' bound to instance 'Dec_3_to_8_A' of component 'Decoder_3_to_8' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:30]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:30]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff0' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:65]
INFO: [Synth 8-638] synthesizing module 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TristateBuff' (4#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:40]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff1' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:71]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff2' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:77]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff3' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:83]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff4' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:89]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff5' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:95]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff6' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:101]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff7' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_to_4' (5#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:40]
INFO: [Synth 8-3491] module 'MUX_8_to_4' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd:34' bound to instance 'MUX_8_to_4_B' of component 'MUX_8_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/ALU_Unit.vhd:71]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub_Main' of component 'Add_Sub_Unit' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/ALU_Unit.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCA_4_A' of component 'RCA_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Add_Sub_Unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RCA_4.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RCA_4.vhd:66]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (6#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (7#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RCA_4.vhd:74]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RCA_4.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RCA_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (8#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RCA_4.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (9#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU_Unit' (10#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/ALU_Unit.vhd:44]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:34' bound to instance 'RegBank_A' of component 'RegisterBank' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:159]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'SlowClock' of component 'Slow_Clk' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (11#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:24' bound to instance 'Decoder3to8' of component 'Decoder_3_to_8' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:75]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:42]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:91]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:109]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:118]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:127]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:136]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (13#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/RegisterBank.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_to_4' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_2_to_4.vhd:34' bound to instance 'MUX_2_to_4_A' of component 'MUX_2_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:174]
INFO: [Synth 8-638] synthesizing module 'MUX_2_to_4' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_2_to_4.vhd:41]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff0' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_2_to_4.vhd:56]
INFO: [Synth 8-3491] module 'TristateBuff' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/TristateBuff.vhd:34' bound to instance 'Tri_Buff1' of component 'TristateBuff' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_2_to_4.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_to_4' (14#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/MUX_2_to_4.vhd:41]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:34' bound to instance 'InsDec_0' of component 'InstructionDecoder' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:181]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:47]
WARNING: [Synth 8-614] signal 'reg_en' is read in the process but is not in the sensitivity list [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:52]
WARNING: [Synth 8-3848] Net reg_en in module/entity InstructionDecoder does not have driver. [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (15#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2W3B' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/new/Mux_2W3B.vhd:34' bound to instance 'M_2W3B_0' of component 'Mux_2W3B' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Mux_2W3B' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/new/Mux_2W3B.vhd:41]
INFO: [Synth 8-3491] module 'TSB_3' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/new/TSB_3.vhd:34' bound to instance 'Tri_Buff0' of component 'TSB_3' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/new/Mux_2W3B.vhd:55]
INFO: [Synth 8-638] synthesizing module 'TSB_3' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/TSB_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TSB_3' (16#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/TSB_3.vhd:40]
INFO: [Synth 8-3491] module 'TSB_3' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/new/TSB_3.vhd:34' bound to instance 'Tri_Buff1' of component 'TSB_3' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/new/Mux_2W3B.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Mux_2W3B' (17#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/new/Mux_2W3B.vhd:41]
INFO: [Synth 8-3491] module 'ProgramROM' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramROM.vhd:35' bound to instance 'PROM_0' of component 'ProgramRom' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:200]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (18#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramROM.vhd:40]
INFO: [Synth 8-3491] module 'TBA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/TBA.vhd:34' bound to instance 'TBA_0' of component 'TBA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'TBA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/TBA.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/TBA.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/TBA.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/TBA.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'TBA' (19#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/TBA.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:211]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.vhd:34' bound to instance 'PC_0' of component 'ProgramCounter' [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:217]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:24' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.vhd:71]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (20#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:31]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:24' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.vhd:79]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:24' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (21#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (22#1) [C:/Users/DELL/Merge/Merge.srcs/sources_1/new/NanoProcessor.vhd:44]
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 465.723 ; gain = 151.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 465.723 ; gain = 151.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 465.723 ; gain = 151.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/Merge/Merge.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/DELL/Merge/Merge.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/Merge/Merge.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 798.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 798.074 ; gain = 484.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 798.074 ; gain = 484.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 798.074 ; gain = 484.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "JmpFlag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "JmpFlag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LoadSelect" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Add_Sub" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'RegEnable_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'LoadSelect_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'Value_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'Address_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'JmpFlag_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'RegSel_1_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'RegSel_2_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'Add_Sub_reg' [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/InstructionDecoder.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 798.074 ; gain = 484.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module ProgramROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Slow_Clk0/count_reg was removed.  [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element Slow_Clk0/clk_status_reg was removed.  [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Slow_Clk0/Clk_out_reg was removed.  [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/Slow_Clk.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF0/Qbar_reg was removed.  [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF1/Qbar_reg was removed.  [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element PC_0/D_FF2/Qbar_reg was removed.  [C:/Users/DELL/Merge/Merge.srcs/sources_1/imports/new/D_FF.vhd:37]
INFO: [Synth 8-5545] ROM "RegBank_A/SlowClock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RegBank_A/SlowClock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PC_0/Slow_Clk0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PC_0/Slow_Clk0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InsDec_0/Value_reg[3] )
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_0/Q_reg[3]' (FDCE) to 'RegBank_A/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_0/Q_reg[2]' (FDCE) to 'RegBank_A/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_0/Q_reg[1]' (FDCE) to 'RegBank_A/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_A/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (InsDec_0/Value_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_A/Reg_0/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InsDec_0/RegEnable_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InsDec_0/RegEnable_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InsDec_0/RegEnable_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 798.074 ; gain = 484.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 798.074 ; gain = 484.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_3/Q_reg[0]' (FDCE) to 'RegBank_A/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_4/Q_reg[0]' (FDCE) to 'RegBank_A/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_3/Q_reg[1]' (FDCE) to 'RegBank_A/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_4/Q_reg[1]' (FDCE) to 'RegBank_A/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_3/Q_reg[3]' (FDCE) to 'RegBank_A/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_4/Q_reg[3]' (FDCE) to 'RegBank_A/Reg_5/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InsDec_0/RegSel_2_reg[2] )
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_3/Q_reg[2]' (FDCE) to 'RegBank_A/Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_4/Q_reg[2]' (FDCE) to 'RegBank_A/Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_6/Q_reg[0]' (FDCE) to 'RegBank_A/Reg_5/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_A/Reg_5/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_6/Q_reg[1]' (FDCE) to 'RegBank_A/Reg_5/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_A/Reg_5/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_6/Q_reg[3]' (FDCE) to 'RegBank_A/Reg_5/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_A/Reg_5/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'RegBank_A/Reg_6/Q_reg[2]' (FDCE) to 'RegBank_A/Reg_5/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_A/Reg_5/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (InsDec_0/RegSel_2_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_A/Reg_5/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_A/Reg_5/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_A/Reg_5/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_A/Reg_5/Q_reg[2]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |    16|
|6     |LUT4   |    24|
|7     |LUT5   |    15|
|8     |LUT6   |    10|
|9     |FDCE   |    12|
|10    |FDRE   |    71|
|11    |LD     |    11|
|12    |LDC    |     1|
|13    |LDP    |     2|
|14    |IBUF   |     2|
|15    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   205|
|2     |  InsDec_0             |InstructionDecoder |    17|
|3     |  PC_0                 |ProgramCounter     |    73|
|4     |    D_FF0              |D_FF               |     6|
|5     |    D_FF1              |D_FF_2             |     7|
|6     |    D_FF2              |D_FF_3             |     6|
|7     |    Slow_Clk0          |Slow_Clk_4         |    54|
|8     |  RegBank_A            |RegisterBank       |    95|
|9     |    Decoder3to8        |Decoder_3_to_8     |     2|
|10    |      Decoder_2_to_4_0 |Decoder_2_to_4     |     2|
|11    |    Reg_1              |Reg                |     4|
|12    |    Reg_2              |Reg_0              |    24|
|13    |    Reg_7              |Reg_1              |    11|
|14    |    SlowClock          |Slow_Clk           |    54|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 809.879 ; gain = 495.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 809.879 ; gain = 163.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 809.879 ; gain = 495.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 11 instances
  LDC => LDCE: 1 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 810.824 ; gain = 509.730
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Merge/Merge.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 810.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 18:28:41 2023...
