<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>bubble_sort</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233</InstName>
<ModuleName>bubble_sort_Pipeline_VITIS_LOOP_61_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>233</ID>
</Instance>
<Instance>
<InstName>grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239</InstName>
<ModuleName>bubble_sort_Pipeline_VITIS_LOOP_21_4</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>239</ID>
</Instance>
<Instance>
<InstName>grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250</InstName>
<ModuleName>bubble_sort_Pipeline_VITIS_LOOP_39_6</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>250</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>bubble_sort_Pipeline_VITIS_LOOP_21_4</Name>
<Loops>
<VITIS_LOOP_21_4></VITIS_LOOP_21_4>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>6.462</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>39</Average-caseLatency>
<Worst-caseLatency>77</Worst-caseLatency>
<Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2 ~ 76</PipelineInitiationInterval>
<PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_21_4>
<Name>VITIS_LOOP_21_4</Name>
<Slack>9.00</Slack>
<TripCount>
<range>
<min>0</min>
<max>37</max>
</range>
</TripCount>
<Latency>1 ~ 75</Latency>
<AbsoluteTimeLatency>10.000 ns ~ 0.750 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_21_4>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:21</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_21_4>
<Name>VITIS_LOOP_21_4</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:21</SourceLocation>
</VITIS_LOOP_21_4>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>16</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>124</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_21_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_21_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_21_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_21_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_21_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_21_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_21_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>i_2</name>
<Object>i_2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>j</name>
<Object>j</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_address0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_ce0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_q0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_2</name>
<Object>A_2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>bubble_sort_Pipeline_VITIS_LOOP_39_6</Name>
<Loops>
<VITIS_LOOP_39_6></VITIS_LOOP_39_6>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>6.462</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>39</Average-caseLatency>
<Worst-caseLatency>77</Worst-caseLatency>
<Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2 ~ 76</PipelineInitiationInterval>
<PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_39_6>
<Name>VITIS_LOOP_39_6</Name>
<Slack>9.00</Slack>
<TripCount>
<range>
<min>0</min>
<max>37</max>
</range>
</TripCount>
<Latency>1 ~ 75</Latency>
<AbsoluteTimeLatency>10.000 ns ~ 0.750 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_39_6>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:39</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_39_6>
<Name>VITIS_LOOP_39_6</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:39</SourceLocation>
</VITIS_LOOP_39_6>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>16</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>124</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_39_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_39_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_39_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_39_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_39_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_39_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_39_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>i_2</name>
<Object>i_2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>j</name>
<Object>j</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_address0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_ce0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_q0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_1</name>
<Object>A_1</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>bubble_sort_Pipeline_VITIS_LOOP_61_1</Name>
<Loops>
<VITIS_LOOP_61_1></VITIS_LOOP_61_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>6.462</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>21</Average-caseLatency>
<Worst-caseLatency>41</Worst-caseLatency>
<Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.410 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2 ~ 40</PipelineInitiationInterval>
<PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_61_1>
<Name>VITIS_LOOP_61_1</Name>
<Slack>9.00</Slack>
<TripCount>
<range>
<min>0</min>
<max>19</max>
</range>
</TripCount>
<Latency>1 ~ 39</Latency>
<AbsoluteTimeLatency>10.000 ns ~ 0.390 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_61_1>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:61~bubble_sort.cpp:49</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_61_1>
<Name>VITIS_LOOP_61_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:62~bubble_sort.cpp:49</SourceLocation>
</VITIS_LOOP_61_1>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>16</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>124</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_61_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_61_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_61_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_61_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_61_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_61_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>bubble_sort_Pipeline_VITIS_LOOP_61_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_address0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_ce0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_q0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_address1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_ce1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_q1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>bubble_sort</Name>
<Loops>
<VITIS_LOOP_9_1>
<VITIS_LOOP_14_2>
<VITIS_LOOP_18_3></VITIS_LOOP_18_3>
<VITIS_LOOP_36_5></VITIS_LOOP_36_5>
</VITIS_LOOP_14_2>
</VITIS_LOOP_9_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>8.050</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>64972</Average-caseLatency>
<Worst-caseLatency>2196266</Worst-caseLatency>
<Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.650 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>21.963 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2 ~ 2196267</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_9_1>
<Name>VITIS_LOOP_9_1</Name>
<Slack>9.00</Slack>
<TripCount>
<range>
<min>0</min>
<max>19</max>
</range>
</TripCount>
<Latency>0 ~ 2196222</Latency>
<AbsoluteTimeLatency>0 ns ~ 21.962 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3</min>
<max>115590</max>
</range>
</IterationLatency>
<PipelineDepth>3 ~ 115590</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_14_2>
<Name>VITIS_LOOP_14_2</Name>
<Slack>9.00</Slack>
<TripCount>
<range>
<min>0</min>
<max>19</max>
</range>
</TripCount>
<Latency>0 ~ 115587</Latency>
<AbsoluteTimeLatency>0 ns ~ 1.156 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>7</min>
<max>6083</max>
</range>
</IterationLatency>
<PipelineDepth>7 ~ 6083</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_18_3>
<Name>VITIS_LOOP_18_3</Name>
<Slack>9.00</Slack>
<TripCount>
<range>
<min>0</min>
<max>37</max>
</range>
</TripCount>
<Latency>0 ~ 3038</Latency>
<AbsoluteTimeLatency>0 ns ~ 30.380 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8</min>
<max>82</max>
</range>
</IterationLatency>
<PipelineDepth>8 ~ 82</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
<Instance>grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239</Instance>
</InstanceList>
</VITIS_LOOP_18_3>
<VITIS_LOOP_36_5>
<Name>VITIS_LOOP_36_5</Name>
<Slack>9.00</Slack>
<TripCount>
<range>
<min>0</min>
<max>37</max>
</range>
</TripCount>
<Latency>0 ~ 3038</Latency>
<AbsoluteTimeLatency>0 ns ~ 30.380 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8</min>
<max>82</max>
</range>
</IterationLatency>
<PipelineDepth>8 ~ 82</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
<Instance>grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250</Instance>
</InstanceList>
</VITIS_LOOP_36_5>
</VITIS_LOOP_14_2>
</VITIS_LOOP_9_1>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:39</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_9_1>
<Name>VITIS_LOOP_9_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:14</SourceLocation>
<VITIS_LOOP_14_2>
<Name>VITIS_LOOP_14_2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:14</SourceLocation>
<VITIS_LOOP_18_3>
<Name>VITIS_LOOP_18_3</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:18</SourceLocation>
</VITIS_LOOP_18_3>
<VITIS_LOOP_36_5>
<Name>VITIS_LOOP_36_5</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>bubble_sort.cpp:36</SourceLocation>
</VITIS_LOOP_36_5>
</VITIS_LOOP_14_2>
</VITIS_LOOP_9_1>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>225</FF>
<AVAIL_FF>35200</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1085</LUT>
<AVAIL_LUT>17600</AVAIL_LUT>
<UTIL_LUT>6</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>120</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>80</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>bubble_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>bubble_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>bubble_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>bubble_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>bubble_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>bubble_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>M_address0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_ce0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_we0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_d0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_q0</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_address1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_ce1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_we1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_d1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_q1</name>
<Object>M</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>errorFlag_i</name>
<Object>errorFlag</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>errorFlag_o</name>
<Object>errorFlag</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
