#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jan 29 17:25:25 2018
# Process ID: 19644
# Current directory: C:/Users/vhall/Desktop/senior_design/senior_design.runs/design_1_camera_receiver_0_0_synth_1
# Command line: vivado.exe -log design_1_camera_receiver_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_camera_receiver_0_0.tcl
# Log file: C:/Users/vhall/Desktop/senior_design/senior_design.runs/design_1_camera_receiver_0_0_synth_1/design_1_camera_receiver_0_0.vds
# Journal file: C:/Users/vhall/Desktop/senior_design/senior_design.runs/design_1_camera_receiver_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_camera_receiver_0_0.tcl -notrace
Command: synth_design -top design_1_camera_receiver_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 355.777 ; gain = 104.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_camera_receiver_0_0' [c:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/bd/design_1/ip/design_1_camera_receiver_0_0/synth/design_1_camera_receiver_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'camera_receiver' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:25]
	Parameter SYS_CLK_FRQ bound to: 100000000 - type: integer 
	Parameter XCLK_FRQ bound to: 24000000 - type: integer 
	Parameter FRAME_START bound to: 0 - type: integer 
	Parameter PIXEL bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'vsync' should be on the sensitivity list [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:59]
WARNING: [Synth 8-567] referenced signal 'href' should be on the sensitivity list [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:59]
WARNING: [Synth 8-567] referenced signal 'cam_byte' should be on the sensitivity list [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:59]
INFO: [Synth 8-256] done synthesizing module 'camera_receiver' (1#1) [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_receiver_0_0' (2#1) [c:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/bd/design_1/ip/design_1_camera_receiver_0_0/synth/design_1_camera_receiver_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 407.816 ; gain = 156.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 407.816 ; gain = 156.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 748.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 748.180 ; gain = 496.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 748.180 ; gain = 496.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 748.180 ; gain = 496.941
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pixel_data_out_reg' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'write_reg_loc_reg' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'write_en_reg' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'pixel_reg' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'byte_num_reg' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'write_loc_reg' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/new/camera_receiver.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 748.180 ; gain = 496.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module camera_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[7]) is unused and will be removed from module design_1_camera_receiver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[6]) is unused and will be removed from module design_1_camera_receiver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[5]) is unused and will be removed from module design_1_camera_receiver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[4]) is unused and will be removed from module design_1_camera_receiver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[3]) is unused and will be removed from module design_1_camera_receiver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[2]) is unused and will be removed from module design_1_camera_receiver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[1]) is unused and will be removed from module design_1_camera_receiver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_reg[0]) is unused and will be removed from module design_1_camera_receiver_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 748.180 ; gain = 496.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 756.707 ; gain = 505.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 756.707 ; gain = 505.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     3|
|3     |LUT4 |     5|
|4     |LUT5 |     9|
|5     |LUT6 |     5|
|6     |LD   |    49|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    74|
|2     |  inst   |camera_receiver |    74|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 766.746 ; gain = 175.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 766.746 ; gain = 515.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  LD => LDCE: 49 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 780.270 ; gain = 538.977
INFO: [Common 17-1381] The checkpoint 'C:/Users/vhall/Desktop/senior_design/senior_design.runs/design_1_camera_receiver_0_0_synth_1/design_1_camera_receiver_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vhall/Desktop/senior_design/senior_design.runs/design_1_camera_receiver_0_0_synth_1/design_1_camera_receiver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_camera_receiver_0_0_utilization_synth.rpt -pb design_1_camera_receiver_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 780.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 17:26:32 2018...
