{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670618058158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670618058176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 14:34:17 2022 " "Processing started: Fri Dec 09 14:34:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670618058176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618058176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab61 -c lab61 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab61 -c lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618058176 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VGA_DATA/Img_RAM.qip " "Tcl Script File VGA_DATA/Img_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VGA_DATA/Img_RAM.qip " "set_global_assignment -name QIP_FILE VGA_DATA/Img_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1670618058976 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1670618058976 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "VGA_Audio_PLL.qip " "Tcl Script File VGA_Audio_PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE VGA_Audio_PLL.qip " "set_global_assignment -name QIP_FILE VGA_Audio_PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1670618058976 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1670618058976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670618065652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670618065652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_mappers.sv 6 6 " "Found 6 design units, including 6 entities, in source file sprite_mappers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_mapper " "Found entity 1: player_mapper" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093229 ""} { "Info" "ISGN_ENTITY_NAME" "2 winged_eye_mapper " "Found entity 2: winged_eye_mapper" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093229 ""} { "Info" "ISGN_ENTITY_NAME" "3 enemy_ghost_mapper " "Found entity 3: enemy_ghost_mapper" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093229 ""} { "Info" "ISGN_ENTITY_NAME" "4 enemy_fairy_mapper " "Found entity 4: enemy_fairy_mapper" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093229 ""} { "Info" "ISGN_ENTITY_NAME" "5 bullet_mapper " "Found entity 5: bullet_mapper" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093229 ""} { "Info" "ISGN_ENTITY_NAME" "6 digit_mapper " "Found entity 6: digit_mapper" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms.sv 17 17 " "Found 17 design units, including 17 entities, in source file roms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerCenterROM " "Found entity 1: playerCenterROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "2 playerRightROM " "Found entity 2: playerRightROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "3 playerLeftROM " "Found entity 3: playerLeftROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "4 wingedEyeROM " "Found entity 4: wingedEyeROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "5 enemyGhostROM " "Found entity 5: enemyGhostROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "6 enemyFairyROM " "Found entity 6: enemyFairyROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "7 bulletROM " "Found entity 7: bulletROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "8 zeroROM " "Found entity 8: zeroROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "9 oneROM " "Found entity 9: oneROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "10 twoROM " "Found entity 10: twoROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "11 threeROM " "Found entity 11: threeROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "12 fourROM " "Found entity 12: fourROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "13 fiveROM " "Found entity 13: fiveROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "14 sixROM " "Found entity 14: sixROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "15 sevenROM " "Found entity 15: sevenROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "16 eightROM " "Found entity 16: eightROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""} { "Info" "ISGN_ENTITY_NAME" "17 nineROM " "Found entity 17: nineROM" {  } { { "ROMs.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ROMs.sv" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file color_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/lab71_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/lab71_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc " "Found entity 1: lab71_soc" {  } { { "lab71_soc/synthesis/lab71_soc.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_irq_mapper " "Found entity 1: lab71_soc_irq_mapper" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0 " "Found entity 1: lab71_soc_mm_interconnect_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618093976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618093976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_mux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094216 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_demux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_mux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_demux" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094388 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094388 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094388 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094388 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab71_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094670 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_007 " "Found entity 2: lab71_soc_mm_interconnect_0_router_007" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094738 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_002 " "Found entity 2: lab71_soc_mm_interconnect_0_router_002" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670618094767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_default_decode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094800 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router " "Found entity 2: lab71_soc_mm_interconnect_0_router" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618094955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618094955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_usb_rst " "Found entity 1: lab71_soc_usb_rst" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_usb_gpx " "Found entity 1: lab71_soc_usb_gpx" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_timer_0 " "Found entity 1: lab71_soc_timer_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sysid_qsys_0 " "Found entity 1: lab71_soc_sysid_qsys_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_spi_0 " "Found entity 1: lab71_soc_spi_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab71_soc_sdram_pll_dffpipe_l2c" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095174 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab71_soc_sdram_pll_stdsync_sv6" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095174 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab71_soc_sdram_pll_altpll_vg92" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095174 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_sdram_pll " "Found entity 4: lab71_soc_sdram_pll" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sdram_input_efifo_module " "Found entity 1: lab71_soc_sdram_input_efifo_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095230 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_sdram " "Found entity 2: lab71_soc_sdram" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0 " "Found entity 1: lab71_soc_nios2_gen2_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab71_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab71_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab71_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab71_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab71_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab71_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab71_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab71_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab71_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab71_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab71_soc_nios2_gen2_0_cpu " "Found entity 21: lab71_soc_nios2_gen2_0_cpu" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_leds_pio " "Found entity 1: lab71_soc_leds_pio" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_keycode " "Found entity 1: lab71_soc_keycode" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_keycode.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618095993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618095993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_key " "Found entity 1: lab71_soc_key" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_key.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab71_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096100 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab71_soc_jtag_uart_0_scfifo_w" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096100 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab71_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096100 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab71_soc_jtag_uart_0_scfifo_r" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096100 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71_soc_jtag_uart_0 " "Found entity 5: lab71_soc_jtag_uart_0" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_hex_digits_pio " "Found entity 1: lab71_soc_hex_digits_pio" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/vga_text_avl_interface.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096548 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670618096580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096607 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/spi_ee_config.v " "Can't analyze file -- file v/spi_ee_config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096622 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/spi_controller.v " "Can't analyze file -- file v/spi_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096631 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/led_driver.v " "Can't analyze file -- file v/led_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096640 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/SEG7_LUT_6.v " "Can't analyze file -- file v/SEG7_LUT_6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096651 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/SEG7_LUT.v " "Can't analyze file -- file v/SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096664 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA/VGA_OSD_RAM.v " "Can't analyze file -- file VGA_DATA/VGA_OSD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096680 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA/VGA_Controller.v " "Can't analyze file -- file VGA_DATA/VGA_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096700 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/Reset_Delay.v " "Can't analyze file -- file v/Reset_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670618096718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocm " "Found entity 1: ocm" {  } { { "ocm.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/ocm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618096795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618096795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bullet17Color vga_text_avl_interface.sv(113) " "Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(113): created implicit net for \"bullet17Color\"" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/vga_text_avl_interface.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618096799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bullet17Color vga_text_avl_interface.sv(113) " "Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(113): created implicit net for \"bullet17Color\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618096800 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670618097044 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670618097044 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670618097044 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670618097049 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab71_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670618097054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670618099887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab7.sv" "hex_driver4" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618099964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc lab71_soc:u0 " "Elaborating entity \"lab71_soc\" for hierarchy \"lab71_soc:u0\"" {  } { { "lab7.sv" "u0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618100146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "vga_text_mode_controller_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618100294 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA\[31..20\] vga_text_avl_interface.sv(18) " "Output port \"AVL_READDATA\[31..20\]\" at vga_text_avl_interface.sv(18) has no driver" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670618100367 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:ctrl\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "ctrl" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618100939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618100942 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618100942 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_mapper lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player " "Elaborating entity \"player_mapper\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "player" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618101008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(22) " "Verilog HDL assignment warning at sprite_mappers.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618101010 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_mapper:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(24) " "Verilog HDL assignment warning at sprite_mappers.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618101010 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_mapper:player"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite_mappers.sv(50) " "Verilog HDL Case Statement information at sprite_mappers.sv(50): all case item expressions in this case statement are onehot" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670618101012 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_mapper:player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerCenterROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player " "Elaborating entity \"playerCenterROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player\"" {  } { { "sprite_mappers.sv" "ctr_player" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618101206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLeftROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player " "Elaborating entity \"playerLeftROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player\"" {  } { { "sprite_mappers.sv" "lft_player" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618101617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerRightROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player " "Elaborating entity \"playerRightROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player\"" {  } { { "sprite_mappers.sv" "rgt_player" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618102001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winged_eye_mapper lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye1 " "Elaborating entity \"winged_eye_mapper\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye1\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "eye1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618102268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(81) " "Verilog HDL assignment warning at sprite_mappers.sv(81): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618102269 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|winged_eye_mapper:eye1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(83) " "Verilog HDL assignment warning at sprite_mappers.sv(83): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618102270 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|winged_eye_mapper:eye1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wingedEyeROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye1\|wingedEyeROM:w_e_rom " "Elaborating entity \"wingedEyeROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye1\|wingedEyeROM:w_e_rom\"" {  } { { "sprite_mappers.sv" "w_e_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618102314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_fairy_mapper lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy1 " "Elaborating entity \"enemy_fairy_mapper\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy1\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "fairy1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618102892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(175) " "Verilog HDL assignment warning at sprite_mappers.sv(175): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618102894 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_fairy_mapper:fairy1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(177) " "Verilog HDL assignment warning at sprite_mappers.sv(177): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618102895 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_fairy_mapper:fairy1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemyFairyROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy1\|enemyFairyROM:e_f_rom " "Elaborating entity \"enemyFairyROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy1\|enemyFairyROM:e_f_rom\"" {  } { { "sprite_mappers.sv" "e_f_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618102947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_ghost_mapper lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost1 " "Elaborating entity \"enemy_ghost_mapper\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost1\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "ghost1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618103551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(128) " "Verilog HDL assignment warning at sprite_mappers.sv(128): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618103553 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_ghost_mapper:ghost1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(130) " "Verilog HDL assignment warning at sprite_mappers.sv(130): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618103553 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_ghost_mapper:ghost1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemyGhostROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost1\|enemyGhostROM:e_g_rom " "Elaborating entity \"enemyGhostROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost1\|enemyGhostROM:e_g_rom\"" {  } { { "sprite_mappers.sv" "e_g_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618103596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_mapper lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet1 " "Elaborating entity \"bullet_mapper\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet1\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "bullet1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618104217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(223) " "Verilog HDL assignment warning at sprite_mappers.sv(223): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618104219 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(225) " "Verilog HDL assignment warning at sprite_mappers.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618104220 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bulletROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet1\|bulletROM:b_rom " "Elaborating entity \"bulletROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet1\|bulletROM:b_rom\"" {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618104260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_mapper lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1 " "Elaborating entity \"digit_mapper\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\"" {  } { { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "digit1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618108981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_sprite sprite_mappers.sv(261) " "Verilog HDL or VHDL warning at sprite_mappers.sv(261): object \"draw_sprite\" assigned a value but never read" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670618108982 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(272) " "Verilog HDL assignment warning at sprite_mappers.sv(272): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618108983 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sprite_mappers.sv(274) " "Verilog HDL assignment warning at sprite_mappers.sv(274): truncated value with size 32 to match size of target (10)" {  } { { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618108983 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|zeroROM:zero1 " "Elaborating entity \"zeroROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|zeroROM:zero1\"" {  } { { "sprite_mappers.sv" "zero1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618109015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|oneROM:one1 " "Elaborating entity \"oneROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|oneROM:one1\"" {  } { { "sprite_mappers.sv" "one1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618109406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|twoROM:two1 " "Elaborating entity \"twoROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|twoROM:two1\"" {  } { { "sprite_mappers.sv" "two1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618109625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|threeROM:three1 " "Elaborating entity \"threeROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|threeROM:three1\"" {  } { { "sprite_mappers.sv" "three1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618109841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fourROM:four1 " "Elaborating entity \"fourROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fourROM:four1\"" {  } { { "sprite_mappers.sv" "four1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618109965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fiveROM:five1 " "Elaborating entity \"fiveROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fiveROM:five1\"" {  } { { "sprite_mappers.sv" "five1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618110122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sixROM:six1 " "Elaborating entity \"sixROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sixROM:six1\"" {  } { { "sprite_mappers.sv" "six1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618110385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sevenROM:seven1 " "Elaborating entity \"sevenROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sevenROM:seven1\"" {  } { { "sprite_mappers.sv" "seven1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618110557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|eightROM:eight1 " "Elaborating entity \"eightROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|eightROM:eight1\"" {  } { { "sprite_mappers.sv" "eight1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618110720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineROM lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|nineROM:nine1 " "Elaborating entity \"nineROM\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|nineROM:nine1\"" {  } { { "sprite_mappers.sv" "nine1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618111087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_hex_digits_pio lab71_soc:u0\|lab71_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab71_soc_hex_digits_pio\" for hierarchy \"lab71_soc:u0\|lab71_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "hex_digits_pio" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618114668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart_0 lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab71_soc_jtag_uart_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "jtag_uart_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618114720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart_0_scfifo_w lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab71_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "the_lab71_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618114778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618116062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618116089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618116090 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618116090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618116268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618116268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618116288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618116419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618116419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618116445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618116537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618116537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618116598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618116892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618116892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618116966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618117150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618117150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618117200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618117627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618117627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_w:the_lab71_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618117756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart_0_scfifo_r lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_r:the_lab71_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab71_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|lab71_soc_jtag_uart_0_scfifo_r:the_lab71_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "the_lab71_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618118052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "lab71_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618119462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618119521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618119521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618119521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618119521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618119521 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618119521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618120879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab71_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618121503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_key lab71_soc:u0\|lab71_soc_key:key " "Elaborating entity \"lab71_soc_key\" for hierarchy \"lab71_soc:u0\|lab71_soc_key:key\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "key" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618121627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_keycode lab71_soc:u0\|lab71_soc_keycode:keycode " "Elaborating entity \"lab71_soc_keycode\" for hierarchy \"lab71_soc:u0\|lab71_soc_keycode:keycode\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "keycode" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618121680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_leds_pio lab71_soc:u0\|lab71_soc_leds_pio:leds_pio " "Elaborating entity \"lab71_soc_leds_pio\" for hierarchy \"lab71_soc:u0\|lab71_soc_leds_pio:leds_pio\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "leds_pio" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618121730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab71_soc_nios2_gen2_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "nios2_gen2_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618121775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618121826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_test_bench lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_test_bench:the_lab71_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_test_bench:the_lab71_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618122201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_register_bank_a_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618122343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618122816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618122862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618122863 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618122863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618123029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618123029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618123061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_register_bank_b_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_b_module:lab71_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_b_module:lab71_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618123330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618123629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618123752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618123972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618123993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618123993 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618123993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_break lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618124996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_im lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618125038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618125085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_ocimem lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618125140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618125249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618125410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618125472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618125473 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618125473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618125811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618125811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618125864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618126220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_tck lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618126367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618126713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab71_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618127222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618127259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618127260 ""}  } { { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618127260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618127340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618127392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618127481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618127603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram lab71_soc:u0\|lab71_soc_sdram:sdram " "Elaborating entity \"lab71_soc_sdram\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram:sdram\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "sdram" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618127762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_input_efifo_module lab71_soc:u0\|lab71_soc_sdram:sdram\|lab71_soc_sdram_input_efifo_module:the_lab71_soc_sdram_input_efifo_module " "Elaborating entity \"lab71_soc_sdram_input_efifo_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram:sdram\|lab71_soc_sdram_input_efifo_module:the_lab71_soc_sdram_input_efifo_module\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "the_lab71_soc_sdram_input_efifo_module" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab71_soc_sdram_pll\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "sdram_pll" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_stdsync_sv6 lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab71_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_dffpipe_l2c lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\|lab71_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab71_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\|lab71_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_altpll_vg92 lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab71_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "sd1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_spi_0 lab71_soc:u0\|lab71_soc_spi_0:spi_0 " "Elaborating entity \"lab71_soc_spi_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_spi_0:spi_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "spi_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sysid_qsys_0 lab71_soc:u0\|lab71_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab71_soc_sysid_qsys_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "sysid_qsys_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_timer_0 lab71_soc:u0\|lab71_soc_timer_0:timer_0 " "Elaborating entity \"lab71_soc_timer_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_timer_0:timer_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "timer_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_usb_gpx lab71_soc:u0\|lab71_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab71_soc_usb_gpx\" for hierarchy \"lab71_soc:u0\|lab71_soc_usb_gpx:usb_gpx\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "usb_gpx" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618128854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_usb_rst lab71_soc:u0\|lab71_soc_usb_rst:usb_rst " "Elaborating entity \"lab71_soc_usb_rst\" for hierarchy \"lab71_soc:u0\|lab71_soc_usb_rst:usb_rst\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "usb_rst" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618129027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "mm_interconnect_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618129127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618130869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618130950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618131036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618131190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618131379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618131571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618131709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618131875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "usb_irq_s1_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618132058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618132545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618132759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618132975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618133092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618133206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618133334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618133483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618134475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618134610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618134786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618135166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab71_soc_mm_interconnect_0_router\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618136369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\|lab71_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\|lab71_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618136489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_002 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_002\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618136599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_002_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\|lab71_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\|lab71_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618136663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_007 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_007\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618137166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_007_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_007:router_007\|lab71_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_007:router_007\|lab71_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618137251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618138385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618138482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_demux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618138578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_mux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 4944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618138712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618138761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618138792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_demux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618140233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_mux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618140874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618141099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618141184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618141405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670618141421 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670618141422 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670618141423 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618141565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618141685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618141749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618141936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618142349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618142415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_005 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0.v" 6255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618142648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab71_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618142694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_irq_mapper lab71_soc:u0\|lab71_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab71_soc_irq_mapper\" for hierarchy \"lab71_soc:u0\|lab71_soc_irq_mapper:irq_mapper\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "irq_mapper" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618143075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "rst_controller" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618143112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618143157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab71_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618143212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab71_soc/synthesis/lab71_soc.v" "rst_controller_001" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618143268 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address nine1 32 11 " "Port \"read_address\" on the entity instantiation of \"nine1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "nine1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 304 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149067 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|nineROM:nine1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address eight1 32 11 " "Port \"read_address\" on the entity instantiation of \"eight1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "eight1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 303 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149067 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|eightROM:eight1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address seven1 32 11 " "Port \"read_address\" on the entity instantiation of \"seven1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "seven1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 302 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149068 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sevenROM:seven1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address six1 32 11 " "Port \"read_address\" on the entity instantiation of \"six1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "six1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 301 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149068 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sixROM:six1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address five1 32 11 " "Port \"read_address\" on the entity instantiation of \"five1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "five1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 300 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149069 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fiveROM:five1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address four1 32 11 " "Port \"read_address\" on the entity instantiation of \"four1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "four1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149070 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fourROM:four1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address three1 32 11 " "Port \"read_address\" on the entity instantiation of \"three1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "three1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149070 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|threeROM:three1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address two1 32 11 " "Port \"read_address\" on the entity instantiation of \"two1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "two1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 297 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149071 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|twoROM:two1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address one1 32 11 " "Port \"read_address\" on the entity instantiation of \"one1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "one1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 296 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149071 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|oneROM:one1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address zero1 32 11 " "Port \"read_address\" on the entity instantiation of \"zero1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "zero1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 295 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149072 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|zeroROM:zero1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address nine1 32 11 " "Port \"read_address\" on the entity instantiation of \"nine1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "nine1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 304 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149074 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|nineROM:nine1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address eight1 32 11 " "Port \"read_address\" on the entity instantiation of \"eight1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "eight1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 303 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149075 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|eightROM:eight1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address seven1 32 11 " "Port \"read_address\" on the entity instantiation of \"seven1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "seven1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 302 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149075 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sevenROM:seven1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address six1 32 11 " "Port \"read_address\" on the entity instantiation of \"six1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "six1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 301 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149076 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sixROM:six1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address five1 32 11 " "Port \"read_address\" on the entity instantiation of \"five1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "five1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 300 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149076 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fiveROM:five1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address four1 32 11 " "Port \"read_address\" on the entity instantiation of \"four1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "four1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149077 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fourROM:four1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address three1 32 11 " "Port \"read_address\" on the entity instantiation of \"three1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "three1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149078 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|threeROM:three1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address two1 32 11 " "Port \"read_address\" on the entity instantiation of \"two1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "two1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 297 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149078 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|twoROM:two1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address one1 32 11 " "Port \"read_address\" on the entity instantiation of \"one1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "one1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 296 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149079 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|oneROM:one1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address zero1 32 11 " "Port \"read_address\" on the entity instantiation of \"zero1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "zero1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 295 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149079 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|zeroROM:zero1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address nine1 32 11 " "Port \"read_address\" on the entity instantiation of \"nine1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "nine1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 304 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149081 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|nineROM:nine1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address eight1 32 11 " "Port \"read_address\" on the entity instantiation of \"eight1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "eight1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 303 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149082 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|eightROM:eight1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address seven1 32 11 " "Port \"read_address\" on the entity instantiation of \"seven1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "seven1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 302 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149082 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sevenROM:seven1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address six1 32 11 " "Port \"read_address\" on the entity instantiation of \"six1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "six1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 301 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149083 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sixROM:six1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address five1 32 11 " "Port \"read_address\" on the entity instantiation of \"five1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "five1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 300 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149083 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fiveROM:five1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address four1 32 11 " "Port \"read_address\" on the entity instantiation of \"four1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "four1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149084 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fourROM:four1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address three1 32 11 " "Port \"read_address\" on the entity instantiation of \"three1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "three1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149084 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|threeROM:three1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address two1 32 11 " "Port \"read_address\" on the entity instantiation of \"two1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "two1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 297 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149085 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|twoROM:two1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address one1 32 11 " "Port \"read_address\" on the entity instantiation of \"one1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "one1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 296 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149086 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|oneROM:one1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address zero1 32 11 " "Port \"read_address\" on the entity instantiation of \"zero1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "zero1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 295 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149086 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|zeroROM:zero1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address nine1 32 11 " "Port \"read_address\" on the entity instantiation of \"nine1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "nine1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 304 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149088 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|nineROM:nine1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address eight1 32 11 " "Port \"read_address\" on the entity instantiation of \"eight1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "eight1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 303 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149088 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|eightROM:eight1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address seven1 32 11 " "Port \"read_address\" on the entity instantiation of \"seven1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "seven1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 302 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149089 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sevenROM:seven1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address six1 32 11 " "Port \"read_address\" on the entity instantiation of \"six1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "six1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 301 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149090 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sixROM:six1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address five1 32 11 " "Port \"read_address\" on the entity instantiation of \"five1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "five1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 300 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149090 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fiveROM:five1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address four1 32 11 " "Port \"read_address\" on the entity instantiation of \"four1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "four1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149091 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fourROM:four1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address three1 32 11 " "Port \"read_address\" on the entity instantiation of \"three1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "three1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149092 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|threeROM:three1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address two1 32 11 " "Port \"read_address\" on the entity instantiation of \"two1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "two1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 297 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149092 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|twoROM:two1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address one1 32 11 " "Port \"read_address\" on the entity instantiation of \"one1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "one1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 296 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149093 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|oneROM:one1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address zero1 32 11 " "Port \"read_address\" on the entity instantiation of \"zero1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "zero1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 295 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149094 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|zeroROM:zero1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address nine1 32 11 " "Port \"read_address\" on the entity instantiation of \"nine1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "nine1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 304 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149095 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|nineROM:nine1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address eight1 32 11 " "Port \"read_address\" on the entity instantiation of \"eight1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "eight1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 303 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149096 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|eightROM:eight1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address seven1 32 11 " "Port \"read_address\" on the entity instantiation of \"seven1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "seven1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 302 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149096 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sevenROM:seven1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address six1 32 11 " "Port \"read_address\" on the entity instantiation of \"six1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "six1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 301 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149097 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|sixROM:six1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address five1 32 11 " "Port \"read_address\" on the entity instantiation of \"five1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "five1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 300 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149098 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fiveROM:five1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address four1 32 11 " "Port \"read_address\" on the entity instantiation of \"four1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "four1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149098 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|fourROM:four1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address three1 32 11 " "Port \"read_address\" on the entity instantiation of \"three1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "three1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149099 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|threeROM:three1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address two1 32 11 " "Port \"read_address\" on the entity instantiation of \"two1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "two1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 297 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149099 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|twoROM:two1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address one1 32 11 " "Port \"read_address\" on the entity instantiation of \"one1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "one1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 296 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149100 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|oneROM:one1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address zero1 32 11 " "Port \"read_address\" on the entity instantiation of \"zero1\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "zero1" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 295 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149101 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|digit_mapper:digit1|zeroROM:zero1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149111 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149113 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149114 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149116 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149117 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149119 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149121 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149122 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149123 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149125 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149127 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149129 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149130 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149132 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149133 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149134 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149136 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149138 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149140 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149141 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149143 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149145 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149147 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149149 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149150 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149152 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149153 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149156 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149158 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149161 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149163 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149165 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149168 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149170 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149172 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149175 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address b_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"b_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "b_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149177 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet1|bulletROM:b_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address e_g_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"e_g_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "e_g_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 150 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149182 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_ghost_mapper:ghost1|enemyGhostROM:e_g_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address e_g_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"e_g_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "e_g_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 150 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149184 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_ghost_mapper:ghost1|enemyGhostROM:e_g_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address e_g_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"e_g_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "e_g_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 150 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149186 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_ghost_mapper:ghost1|enemyGhostROM:e_g_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address e_f_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"e_f_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "e_f_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149189 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_fairy_mapper:fairy1|enemyFairyROM:e_f_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address e_f_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"e_f_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "e_f_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149192 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_fairy_mapper:fairy1|enemyFairyROM:e_f_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address e_f_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"e_f_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "e_f_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149194 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|enemy_fairy_mapper:fairy1|enemyFairyROM:e_f_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address w_e_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"w_e_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "w_e_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149198 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|winged_eye_mapper:eye1|wingedEyeROM:w_e_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address w_e_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"w_e_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "w_e_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149201 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|winged_eye_mapper:eye1|wingedEyeROM:w_e_rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "read_address w_e_rom 32 11 " "Port \"read_address\" on the entity instantiation of \"w_e_rom\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "sprite_mappers.sv" "w_e_rom" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670618149202 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|winged_eye_mapper:eye1|wingedEyeROM:w_e_rom"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670618150954 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.09.14:36:01 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2022.12.09.14:36:01 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618161613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618170713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618171128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618181957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618182131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618182340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618182528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618182536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618182537 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670618183282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618184291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618184291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618184610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618184610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618184736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618184736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618184997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618184997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618185330 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618185330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618185330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618185923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618185923 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670618198009 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670618198009 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "113 " "Inferred 113 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet38\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet38\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet37\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet37\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet36\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet36\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet35\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet35\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet34\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet34\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet33\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet33\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet32\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet32\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet31\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet31\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet30\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet30\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet29\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet29\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet28\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet28\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet27\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet27\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet26\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet26\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet25\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet25\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet24\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet24\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet23\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet23\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet22\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet22\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet21\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet21\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet20\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet20\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet19\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet19\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet18\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet18\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet16\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet16\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet15\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet15\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet14\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet14\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet13\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet13\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet12\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet12\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet11\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet11\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet10\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet10\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet9\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet9\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet8\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet8\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet7\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet7\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet6\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet6\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet5\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet5\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet4\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet4\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet3\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet3\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet2\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet2\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet1\|bulletROM:b_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet1\|bulletROM:b_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_bulletROM_7a9f5296.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy4\|enemyFairyROM:e_f_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy4\|enemyFairyROM:e_f_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy3\|enemyFairyROM:e_f_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy3\|enemyFairyROM:e_f_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy2\|enemyFairyROM:e_f_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy2\|enemyFairyROM:e_f_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy1\|enemyFairyROM:e_f_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy1\|enemyFairyROM:e_f_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost4\|enemyGhostROM:e_g_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost4\|enemyGhostROM:e_g_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost3\|enemyGhostROM:e_g_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost3\|enemyGhostROM:e_g_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost2\|enemyGhostROM:e_g_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost2\|enemyGhostROM:e_g_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost1\|enemyGhostROM:e_g_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost1\|enemyGhostROM:e_g_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye4\|wingedEyeROM:w_e_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye4\|wingedEyeROM:w_e_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye3\|wingedEyeROM:w_e_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye3\|wingedEyeROM:w_e_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye2\|wingedEyeROM:w_e_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye2\|wingedEyeROM:w_e_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye1\|wingedEyeROM:w_e_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye1\|wingedEyeROM:w_e_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_playerCenterROM_f0fd235d.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_playerCenterROM_f0fd235d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_playerLeftROM_af9c370.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_playerLeftROM_af9c370.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_playerRightROM_e93c0a8.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_playerRightROM_e93c0a8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|zeroROM:zero1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|zeroROM:zero1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_zeroROM_4bea746a.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_zeroROM_4bea746a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|oneROM:one1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|oneROM:one1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_oneROM_ef89c213.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_oneROM_ef89c213.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|twoROM:two1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|twoROM:two1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_twoROM_a4db8c9.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_twoROM_a4db8c9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|threeROM:three1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|threeROM:three1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_threeROM_263d6caa.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_threeROM_263d6caa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fourROM:four1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fourROM:four1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fourROM_2552c5f8.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fourROM_2552c5f8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fiveROM:five1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fiveROM:five1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fiveROM_422d56c0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fiveROM_422d56c0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sixROM:six1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sixROM:six1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sixROM_eba4f949.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sixROM_eba4f949.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sevenROM:seven1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sevenROM:seven1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sevenROM_c6c822b0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sevenROM_c6c822b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|eightROM:eight1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|eightROM:eight1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_eightROM_cf20c43.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_eightROM_cf20c43.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|nineROM:nine1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|nineROM:nine1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_nineROM_57083edf.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_nineROM_57083edf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|zeroROM:zero1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|zeroROM:zero1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_zeroROM_4bea746a.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_zeroROM_4bea746a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|oneROM:one1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|oneROM:one1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_oneROM_ef89c213.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_oneROM_ef89c213.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|twoROM:two1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|twoROM:two1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_twoROM_a4db8c9.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_twoROM_a4db8c9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|threeROM:three1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|threeROM:three1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_threeROM_263d6caa.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_threeROM_263d6caa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|fourROM:four1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|fourROM:four1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fourROM_2552c5f8.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fourROM_2552c5f8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|fiveROM:five1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|fiveROM:five1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fiveROM_422d56c0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fiveROM_422d56c0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|sixROM:six1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|sixROM:six1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sixROM_eba4f949.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sixROM_eba4f949.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|sevenROM:seven1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|sevenROM:seven1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sevenROM_c6c822b0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sevenROM_c6c822b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|eightROM:eight1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|eightROM:eight1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_eightROM_cf20c43.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_eightROM_cf20c43.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|nineROM:nine1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:life\|nineROM:nine1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_nineROM_57083edf.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_nineROM_57083edf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|zeroROM:zero1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|zeroROM:zero1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_zeroROM_4bea746a.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_zeroROM_4bea746a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|oneROM:one1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|oneROM:one1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_oneROM_ef89c213.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_oneROM_ef89c213.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|twoROM:two1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|twoROM:two1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_twoROM_a4db8c9.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_twoROM_a4db8c9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|threeROM:three1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|threeROM:three1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_threeROM_263d6caa.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_threeROM_263d6caa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|fourROM:four1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|fourROM:four1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fourROM_2552c5f8.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fourROM_2552c5f8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|fiveROM:five1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|fiveROM:five1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fiveROM_422d56c0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fiveROM_422d56c0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|sixROM:six1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|sixROM:six1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sixROM_eba4f949.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sixROM_eba4f949.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|sevenROM:seven1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|sevenROM:seven1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sevenROM_c6c822b0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sevenROM_c6c822b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|eightROM:eight1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|eightROM:eight1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_eightROM_cf20c43.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_eightROM_cf20c43.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|nineROM:nine1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit4\|nineROM:nine1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_nineROM_57083edf.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_nineROM_57083edf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|zeroROM:zero1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|zeroROM:zero1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_zeroROM_4bea746a.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_zeroROM_4bea746a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|oneROM:one1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|oneROM:one1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_oneROM_ef89c213.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_oneROM_ef89c213.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|twoROM:two1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|twoROM:two1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_twoROM_a4db8c9.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_twoROM_a4db8c9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|threeROM:three1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|threeROM:three1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_threeROM_263d6caa.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_threeROM_263d6caa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|fourROM:four1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|fourROM:four1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fourROM_2552c5f8.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fourROM_2552c5f8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|fiveROM:five1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|fiveROM:five1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fiveROM_422d56c0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fiveROM_422d56c0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|sixROM:six1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|sixROM:six1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sixROM_eba4f949.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sixROM_eba4f949.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|sevenROM:seven1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|sevenROM:seven1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sevenROM_c6c822b0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sevenROM_c6c822b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|eightROM:eight1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|eightROM:eight1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_eightROM_cf20c43.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_eightROM_cf20c43.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|nineROM:nine1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit3\|nineROM:nine1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_nineROM_57083edf.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_nineROM_57083edf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|zeroROM:zero1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|zeroROM:zero1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_zeroROM_4bea746a.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_zeroROM_4bea746a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|oneROM:one1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|oneROM:one1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_oneROM_ef89c213.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_oneROM_ef89c213.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|twoROM:two1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|twoROM:two1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_twoROM_a4db8c9.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_twoROM_a4db8c9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|threeROM:three1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|threeROM:three1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_threeROM_263d6caa.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_threeROM_263d6caa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|fourROM:four1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|fourROM:four1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fourROM_2552c5f8.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fourROM_2552c5f8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|fiveROM:five1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|fiveROM:five1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fiveROM_422d56c0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fiveROM_422d56c0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|sixROM:six1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|sixROM:six1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sixROM_eba4f949.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sixROM_eba4f949.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|sevenROM:seven1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|sevenROM:seven1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sevenROM_c6c822b0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sevenROM_c6c822b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|eightROM:eight1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|eightROM:eight1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_eightROM_cf20c43.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_eightROM_cf20c43.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|nineROM:nine1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit2\|nineROM:nine1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_nineROM_57083edf.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_nineROM_57083edf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|zeroROM:zero1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|zeroROM:zero1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_zeroROM_4bea746a.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_zeroROM_4bea746a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|oneROM:one1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|oneROM:one1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_oneROM_ef89c213.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_oneROM_ef89c213.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|twoROM:two1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|twoROM:two1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_twoROM_a4db8c9.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_twoROM_a4db8c9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|threeROM:three1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|threeROM:three1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_threeROM_263d6caa.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_threeROM_263d6caa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fourROM:four1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fourROM:four1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fourROM_2552c5f8.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fourROM_2552c5f8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fiveROM:five1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|fiveROM:five1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_fiveROM_422d56c0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_fiveROM_422d56c0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sixROM:six1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sixROM:six1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sixROM_eba4f949.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sixROM_eba4f949.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sevenROM:seven1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|sevenROM:seven1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_sevenROM_c6c822b0.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_sevenROM_c6c822b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|eightROM:eight1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|eightROM:eight1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_eightROM_cf20c43.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_eightROM_cf20c43.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|nineROM:nine1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:digit1\|nineROM:nine1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1536 " "Parameter NUMWORDS_A set to 1536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab61.ram0_nineROM_57083edf.hdl.mif " "Parameter INIT_FILE set to db/lab61.ram0_nineROM_57083edf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670618210494 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670618210494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet38\|bulletROM:b_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet38\|bulletROM:b_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618210752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet38\|bulletROM:b_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet38\|bulletROM:b_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_bulletROM_7a9f5296.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618210752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618210752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d761 " "Found entity 1: altsyncram_d761" {  } { { "db/altsyncram_d761.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_d761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618211099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618211099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618215572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_bulletROM_7a9f5296.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_bulletROM_7a9f5296.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618215573 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618215573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy4\|enemyFairyROM:e_f_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy4\|enemyFairyROM:e_f_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618219546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy4\|enemyFairyROM:e_f_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_fairy_mapper:fairy4\|enemyFairyROM:e_f_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_enemyFairyROM_8ceb3161.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618219547 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618219547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ul61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ul61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ul61 " "Found entity 1: altsyncram_ul61" {  } { { "db/altsyncram_ul61.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_ul61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618219844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618219844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost4\|enemyGhostROM:e_g_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost4\|enemyGhostROM:e_g_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618220773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost4\|enemyGhostROM:e_g_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|enemy_ghost_mapper:ghost4\|enemyGhostROM:e_g_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_enemyGhostROM_1065bed7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618220774 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618220774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9m61 " "Found entity 1: altsyncram_9m61" {  } { { "db/altsyncram_9m61.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_9m61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618221078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618221078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye4\|wingedEyeROM:w_e_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye4\|wingedEyeROM:w_e_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618222104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye4\|wingedEyeROM:w_e_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|winged_eye_mapper:eye4\|wingedEyeROM:w_e_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_wingedEyeROM_a402bf14.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618222104 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618222104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_th61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_th61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_th61 " "Found entity 1: altsyncram_th61" {  } { { "db/altsyncram_th61.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_th61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618222428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618222428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618223468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerCenterROM:ctr_player\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_playerCenterROM_f0fd235d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_playerCenterROM_f0fd235d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618223468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618223468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4u61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4u61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4u61 " "Found entity 1: altsyncram_4u61" {  } { { "db/altsyncram_4u61.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_4u61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618223834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618223834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618224099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerLeftROM:lft_player\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_playerLeftROM_af9c370.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_playerLeftROM_af9c370.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224100 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618224100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dk61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dk61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dk61 " "Found entity 1: altsyncram_dk61" {  } { { "db/altsyncram_dk61.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_dk61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618224291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618224291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618224560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|player_mapper:player\|playerRightROM:rgt_player\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_playerRightROM_e93c0a8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_playerRightROM_e93c0a8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618224561 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o61 " "Found entity 1: altsyncram_0o61" {  } { { "db/altsyncram_0o61.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_0o61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618224820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618224820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|zeroROM:zero1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|zeroROM:zero1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618225069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|zeroROM:zero1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|zeroROM:zero1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_zeroROM_4bea746a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_zeroROM_4bea746a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225069 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618225069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m361 " "Found entity 1: altsyncram_m361" {  } { { "db/altsyncram_m361.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_m361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618225279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618225279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|oneROM:one1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|oneROM:one1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618225499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|oneROM:one1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|oneROM:one1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_oneROM_ef89c213.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_oneROM_ef89c213.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225499 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618225499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu51 " "Found entity 1: altsyncram_fu51" {  } { { "db/altsyncram_fu51.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_fu51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618225707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618225707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|twoROM:two1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|twoROM:two1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618225994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|twoROM:two1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|twoROM:two1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_twoROM_a4db8c9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_twoROM_a4db8c9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618225994 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618225994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1v51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1v51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1v51 " "Found entity 1: altsyncram_1v51" {  } { { "db/altsyncram_1v51.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_1v51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618226314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618226314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|threeROM:three1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|threeROM:three1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618226632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|threeROM:three1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|threeROM:three1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_threeROM_263d6caa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_threeROM_263d6caa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618226632 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618226632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a661 " "Found entity 1: altsyncram_a661" {  } { { "db/altsyncram_a661.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_a661.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618226826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618226826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fourROM:four1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fourROM:four1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618227150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fourROM:four1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fourROM:four1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_fourROM_2552c5f8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_fourROM_2552c5f8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618227150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o061 " "Found entity 1: altsyncram_o061" {  } { { "db/altsyncram_o061.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_o061.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618227376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618227376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fiveROM:five1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fiveROM:five1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618227657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fiveROM:five1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|fiveROM:five1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_fiveROM_422d56c0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_fiveROM_422d56c0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618227657 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618227657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sv51 " "Found entity 1: altsyncram_sv51" {  } { { "db/altsyncram_sv51.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_sv51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618227997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618227997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sixROM:six1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sixROM:six1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618228235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sixROM:six1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sixROM:six1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_sixROM_eba4f949.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_sixROM_eba4f949.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228235 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618228235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k061 " "Found entity 1: altsyncram_k061" {  } { { "db/altsyncram_k061.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_k061.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618228459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618228459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sevenROM:seven1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sevenROM:seven1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618228781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sevenROM:seven1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|sevenROM:seven1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_sevenROM_c6c822b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_sevenROM_c6c822b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618228782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618228782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3561.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3561.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3561 " "Found entity 1: altsyncram_3561" {  } { { "db/altsyncram_3561.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_3561.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618228989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618228989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|eightROM:eight1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|eightROM:eight1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618229250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|eightROM:eight1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|eightROM:eight1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_eightROM_cf20c43.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_eightROM_cf20c43.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229250 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618229250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u261 " "Found entity 1: altsyncram_u261" {  } { { "db/altsyncram_u261.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_u261.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618229568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618229568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|nineROM:nine1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|nineROM:nine1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618229768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|nineROM:nine1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|digit_mapper:spell\|nineROM:nine1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1536 " "Parameter \"NUMWORDS_A\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab61.ram0_nineROM_57083edf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab61.ram0_nineROM_57083edf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670618229768 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670618229768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o161 " "Found entity 1: altsyncram_o161" {  } { { "db/altsyncram_o161.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_o161.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618229973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618229973 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\|altsyncram_d761:auto_generated\|ram_block1a1 " "Synthesized away node \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\|altsyncram_d761:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_d761.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_d761.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } } { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 113 0 0 } } { "lab71_soc/synthesis/lab71_soc.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 149 0 0 } } { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618236022 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet17|bulletROM:b_rom|altsyncram:mem_rtl_0|altsyncram_d761:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\|altsyncram_d761:auto_generated\|ram_block1a2 " "Synthesized away node \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\|altsyncram_d761:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_d761.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_d761.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } } { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 113 0 0 } } { "lab71_soc/synthesis/lab71_soc.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 149 0 0 } } { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618236022 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet17|bulletROM:b_rom|altsyncram:mem_rtl_0|altsyncram_d761:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\|altsyncram_d761:auto_generated\|ram_block1a3 " "Synthesized away node \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet_mapper:bullet17\|bulletROM:b_rom\|altsyncram:mem_rtl_0\|altsyncram_d761:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_d761.tdf" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/db/altsyncram_d761.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite_mappers.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/sprite_mappers.sv" 245 0 0 } } { "lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/vga_text_avl_interface.sv" 113 0 0 } } { "lab71_soc/synthesis/lab71_soc.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/lab71_soc.v" 149 0 0 } } { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618236022 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_mapper:bullet17|bulletROM:b_rom|altsyncram:mem_rtl_0|altsyncram_d761:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670618236022 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670618236022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670618237549 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670618238074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670618238074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670618238074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670618238074 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670618238074 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670618238076 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670618238076 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 356 -1 0 } } { "lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 352 -1 0 } } { "lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_sdram.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 243 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 132 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_jtag_uart_0.v" 398 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_spi_0.v" 253 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/lab71_soc_timer_0.v" 181 -1 0 } } { "lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab71_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670618238223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670618238225 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618244606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618244606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618244606 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618244606 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670618244606 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670618244607 "|lab7|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670618244607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618245551 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "310 " "310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670618253477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ali/Desktop/Lab7-quartus/lab61.map.smsg " "Generated suppressed messages file C:/Users/Ali/Desktop/Lab7-quartus/lab61.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618256984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670618264813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618264813 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7.sv" "" { Text "C:/Users/Ali/Desktop/Lab7-quartus/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670618268092 "|lab7|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670618268092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12436 " "Implemented 12436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670618268094 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670618268094 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670618268094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11728 " "Implemented 11728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670618268094 ""} { "Info" "ICUT_CUT_TM_RAMS" "561 " "Implemented 561 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670618268094 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670618268094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670618268094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 187 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670618268521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 14:37:48 2022 " "Processing ended: Fri Dec 09 14:37:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670618268521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:31 " "Elapsed time: 00:03:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670618268521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:00 " "Total CPU time (on all processors): 00:04:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670618268521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618268521 ""}
