{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 11:43:54 2006 " "Info: Processing started: Mon Jul 10 11:43:54 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex12 -c ex12 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex12 -c ex12 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "12_288MHz register cordic_core:inst1\|cur_phase\[6\] register cordic_core:inst1\|cur_cos\[15\] 62.763 ns " "Info: Slack time is 62.763 ns for clock \"12_288MHz\" between source register \"cordic_core:inst1\|cur_phase\[6\]\" and destination register \"cordic_core:inst1\|cur_cos\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "67.77 MHz 14.756 ns " "Info: Fmax is 67.77 MHz (period= 14.756 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "77.233 ns + Largest register register " "Info: + Largest register to register requirement is 77.233 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "77.519 ns + " "Info: + Setup relationship between source and destination is 77.519 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 77.519 ns " "Info: + Latch edge is 77.519 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 12_288MHz 77.519 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"12_288MHz\" is 77.519 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 12_288MHz 77.519 ns 0.000 ns  50 " "Info: Clock period of Source clock \"12_288MHz\" is 77.519 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns + Largest " "Info: + Largest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 6.898 ns + Shortest register " "Info: + Shortest clock path from clock \"12_288MHz\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 205 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 205; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns cordic_core:inst1\|cur_cos\[15\] 2 REG LC_X38_Y11_N6 8 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X38_Y11_N6; Fanout = 8; REG Node = 'cordic_core:inst1\|cur_cos\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_cos[15] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 6.953 ns - Longest register " "Info: - Longest clock path from clock \"12_288MHz\" to source register is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 205 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 205; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.019 ns) + CELL(0.629 ns) 6.953 ns cordic_core:inst1\|cur_phase\[6\] 2 REG LC_X39_Y14_N2 5 " "Info: 2: + IC(5.019 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X39_Y14_N2; Fanout = 5; REG Node = 'cordic_core:inst1\|cur_phase\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.648 ns" { 12_288MHz cordic_core:inst1|cur_phase[6] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 27.82 % ) " "Info: Total cell delay = 1.934 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.019 ns ( 72.18 % ) " "Info: Total interconnect delay = 5.019 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.953 ns" { 12_288MHz cordic_core:inst1|cur_phase[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.953 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_phase[6] } { 0.000ns 0.000ns 5.019ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_cos[15] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.953 ns" { 12_288MHz cordic_core:inst1|cur_phase[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.953 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_phase[6] } { 0.000ns 0.000ns 5.019ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns - " "Info: - Micro setup delay of destination is 0.033 ns" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_cos[15] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.953 ns" { 12_288MHz cordic_core:inst1|cur_phase[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.953 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_phase[6] } { 0.000ns 0.000ns 5.019ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.470 ns - Longest register register " "Info: - Longest register to register delay is 14.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cordic_core:inst1\|cur_phase\[6\] 1 REG LC_X39_Y14_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y14_N2; Fanout = 5; REG Node = 'cordic_core:inst1\|cur_phase\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cordic_core:inst1|cur_phase[6] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.522 ns) 1.680 ns cordic_core:inst1\|LessThan0~1314 2 COMB LC_X39_Y12_N8 1 " "Info: 2: + IC(1.158 ns) + CELL(0.522 ns) = 1.680 ns; Loc. = LC_X39_Y12_N8; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1314'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.680 ns" { cordic_core:inst1|cur_phase[6] cordic_core:inst1|LessThan0~1314 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.390 ns) 3.038 ns cordic_core:inst1\|LessThan0~1315 3 COMB LC_X39_Y12_N6 1 " "Info: 3: + IC(0.968 ns) + CELL(0.390 ns) = 3.038 ns; Loc. = LC_X39_Y12_N6; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1315'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.358 ns" { cordic_core:inst1|LessThan0~1314 cordic_core:inst1|LessThan0~1315 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.101 ns) 3.515 ns cordic_core:inst1\|LessThan0~1316 4 COMB LC_X39_Y12_N2 1 " "Info: 4: + IC(0.376 ns) + CELL(0.101 ns) = 3.515 ns; Loc. = LC_X39_Y12_N2; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1316'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.477 ns" { cordic_core:inst1|LessThan0~1315 cordic_core:inst1|LessThan0~1316 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.101 ns) 4.701 ns cordic_core:inst1\|LessThan0~1321 5 COMB LC_X38_Y13_N1 1 " "Info: 5: + IC(1.085 ns) + CELL(0.101 ns) = 4.701 ns; Loc. = LC_X38_Y13_N1; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1321'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.186 ns" { cordic_core:inst1|LessThan0~1316 cordic_core:inst1|LessThan0~1321 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.522 ns) 5.614 ns cordic_core:inst1\|LessThan0~1332 6 COMB LC_X38_Y13_N6 29 " "Info: 6: + IC(0.391 ns) + CELL(0.522 ns) = 5.614 ns; Loc. = LC_X38_Y13_N6; Fanout = 29; COMB Node = 'cordic_core:inst1\|LessThan0~1332'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.913 ns" { cordic_core:inst1|LessThan0~1321 cordic_core:inst1|LessThan0~1332 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.101 ns) 7.497 ns cordic_core:inst1\|Add1~4929 7 COMB LC_X32_Y12_N1 8 " "Info: 7: + IC(1.782 ns) + CELL(0.101 ns) = 7.497 ns; Loc. = LC_X32_Y12_N1; Fanout = 8; COMB Node = 'cordic_core:inst1\|Add1~4929'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.883 ns" { cordic_core:inst1|LessThan0~1332 cordic_core:inst1|Add1~4929 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.101 ns) 9.348 ns cordic_core:inst1\|Add3~4734 8 COMB LC_X38_Y13_N2 3 " "Info: 8: + IC(1.750 ns) + CELL(0.101 ns) = 9.348 ns; Loc. = LC_X38_Y13_N2; Fanout = 3; COMB Node = 'cordic_core:inst1\|Add3~4734'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.851 ns" { cordic_core:inst1|Add1~4929 cordic_core:inst1|Add3~4734 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.499 ns) 11.256 ns cordic_core:inst1\|Add3~4730 9 COMB LC_X35_Y10_N0 2 " "Info: 9: + IC(1.409 ns) + CELL(0.499 ns) = 11.256 ns; Loc. = LC_X35_Y10_N0; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4730'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.908 ns" { cordic_core:inst1|Add3~4734 cordic_core:inst1|Add3~4730 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 11.325 ns cordic_core:inst1\|Add3~4724 10 COMB LC_X35_Y10_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.069 ns) = 11.325 ns; Loc. = LC_X35_Y10_N1; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4724'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.069 ns" { cordic_core:inst1|Add3~4730 cordic_core:inst1|Add3~4724 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 11.394 ns cordic_core:inst1\|Add3~4718 11 COMB LC_X35_Y10_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.069 ns) = 11.394 ns; Loc. = LC_X35_Y10_N2; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4718'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.069 ns" { cordic_core:inst1|Add3~4724 cordic_core:inst1|Add3~4718 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 11.463 ns cordic_core:inst1\|Add3~4712 12 COMB LC_X35_Y10_N3 2 " "Info: 12: + IC(0.000 ns) + CELL(0.069 ns) = 11.463 ns; Loc. = LC_X35_Y10_N3; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4712'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.069 ns" { cordic_core:inst1|Add3~4718 cordic_core:inst1|Add3~4712 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 11.620 ns cordic_core:inst1\|Add3~4709 13 COMB LC_X35_Y10_N4 6 " "Info: 13: + IC(0.000 ns) + CELL(0.157 ns) = 11.620 ns; Loc. = LC_X35_Y10_N4; Fanout = 6; COMB Node = 'cordic_core:inst1\|Add3~4709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.157 ns" { cordic_core:inst1|Add3~4712 cordic_core:inst1|Add3~4709 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.184 ns) 11.804 ns cordic_core:inst1\|Add3~4694 14 COMB LC_X35_Y10_N9 6 " "Info: 14: + IC(0.000 ns) + CELL(0.184 ns) = 11.804 ns; Loc. = LC_X35_Y10_N9; Fanout = 6; COMB Node = 'cordic_core:inst1\|Add3~4694'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.184 ns" { cordic_core:inst1|Add3~4709 cordic_core:inst1|Add3~4694 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 12.405 ns cordic_core:inst1\|Add3~4687 15 COMB LC_X35_Y9_N1 2 " "Info: 15: + IC(0.000 ns) + CELL(0.601 ns) = 12.405 ns; Loc. = LC_X35_Y9_N1; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4687'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { cordic_core:inst1|Add3~4694 cordic_core:inst1|Add3~4687 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.258 ns) 14.036 ns cordic_core:inst1\|Selector6~305 16 COMB LC_X38_Y11_N5 1 " "Info: 16: + IC(1.373 ns) + CELL(0.258 ns) = 14.036 ns; Loc. = LC_X38_Y11_N5; Fanout = 1; COMB Node = 'cordic_core:inst1\|Selector6~305'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.631 ns" { cordic_core:inst1|Add3~4687 cordic_core:inst1|Selector6~305 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.273 ns) 14.470 ns cordic_core:inst1\|cur_cos\[15\] 17 REG LC_X38_Y11_N6 8 " "Info: 17: + IC(0.161 ns) + CELL(0.273 ns) = 14.470 ns; Loc. = LC_X38_Y11_N6; Fanout = 8; REG Node = 'cordic_core:inst1\|cur_cos\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.434 ns" { cordic_core:inst1|Selector6~305 cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.017 ns ( 27.76 % ) " "Info: Total cell delay = 4.017 ns ( 27.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.453 ns ( 72.24 % ) " "Info: Total interconnect delay = 10.453 ns ( 72.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.470 ns" { cordic_core:inst1|cur_phase[6] cordic_core:inst1|LessThan0~1314 cordic_core:inst1|LessThan0~1315 cordic_core:inst1|LessThan0~1316 cordic_core:inst1|LessThan0~1321 cordic_core:inst1|LessThan0~1332 cordic_core:inst1|Add1~4929 cordic_core:inst1|Add3~4734 cordic_core:inst1|Add3~4730 cordic_core:inst1|Add3~4724 cordic_core:inst1|Add3~4718 cordic_core:inst1|Add3~4712 cordic_core:inst1|Add3~4709 cordic_core:inst1|Add3~4694 cordic_core:inst1|Add3~4687 cordic_core:inst1|Selector6~305 cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.470 ns" { cordic_core:inst1|cur_phase[6] cordic_core:inst1|LessThan0~1314 cordic_core:inst1|LessThan0~1315 cordic_core:inst1|LessThan0~1316 cordic_core:inst1|LessThan0~1321 cordic_core:inst1|LessThan0~1332 cordic_core:inst1|Add1~4929 cordic_core:inst1|Add3~4734 cordic_core:inst1|Add3~4730 cordic_core:inst1|Add3~4724 cordic_core:inst1|Add3~4718 cordic_core:inst1|Add3~4712 cordic_core:inst1|Add3~4709 cordic_core:inst1|Add3~4694 cordic_core:inst1|Add3~4687 cordic_core:inst1|Selector6~305 cordic_core:inst1|cur_cos[15] } { 0.000ns 1.158ns 0.968ns 0.376ns 1.085ns 0.391ns 1.782ns 1.750ns 1.409ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.373ns 0.161ns } { 0.000ns 0.522ns 0.390ns 0.101ns 0.101ns 0.522ns 0.101ns 0.101ns 0.499ns 0.069ns 0.069ns 0.069ns 0.157ns 0.184ns 0.601ns 0.258ns 0.273ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_cos[15] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.953 ns" { 12_288MHz cordic_core:inst1|cur_phase[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.953 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_phase[6] } { 0.000ns 0.000ns 5.019ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.470 ns" { cordic_core:inst1|cur_phase[6] cordic_core:inst1|LessThan0~1314 cordic_core:inst1|LessThan0~1315 cordic_core:inst1|LessThan0~1316 cordic_core:inst1|LessThan0~1321 cordic_core:inst1|LessThan0~1332 cordic_core:inst1|Add1~4929 cordic_core:inst1|Add3~4734 cordic_core:inst1|Add3~4730 cordic_core:inst1|Add3~4724 cordic_core:inst1|Add3~4718 cordic_core:inst1|Add3~4712 cordic_core:inst1|Add3~4709 cordic_core:inst1|Add3~4694 cordic_core:inst1|Add3~4687 cordic_core:inst1|Selector6~305 cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.470 ns" { cordic_core:inst1|cur_phase[6] cordic_core:inst1|LessThan0~1314 cordic_core:inst1|LessThan0~1315 cordic_core:inst1|LessThan0~1316 cordic_core:inst1|LessThan0~1321 cordic_core:inst1|LessThan0~1332 cordic_core:inst1|Add1~4929 cordic_core:inst1|Add3~4734 cordic_core:inst1|Add3~4730 cordic_core:inst1|Add3~4724 cordic_core:inst1|Add3~4718 cordic_core:inst1|Add3~4712 cordic_core:inst1|Add3~4709 cordic_core:inst1|Add3~4694 cordic_core:inst1|Add3~4687 cordic_core:inst1|Selector6~305 cordic_core:inst1|cur_cos[15] } { 0.000ns 1.158ns 0.968ns 0.376ns 1.085ns 0.391ns 1.782ns 1.750ns 1.409ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.373ns 0.161ns } { 0.000ns 0.522ns 0.390ns 0.101ns 0.101ns 0.522ns 0.101ns 0.101ns 0.499ns 0.069ns 0.069ns 0.069ns 0.157ns 0.184ns 0.601ns 0.258ns 0.273ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "12_288MHz register cordic_core:inst1\|cos\[11\] register PCM3006:inst6\|L_IN\[11\] 765 ps " "Info: Minimum slack time is 765 ps for clock \"12_288MHz\" between source register \"cordic_core:inst1\|cos\[11\]\" and destination register \"PCM3006:inst6\|L_IN\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.580 ns + Shortest register register " "Info: + Shortest register to register delay is 0.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cordic_core:inst1\|cos\[11\] 1 REG LC_X31_Y10_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y10_N7; Fanout = 1; REG Node = 'cordic_core:inst1\|cos\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cordic_core:inst1|cos[11] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.102 ns) 0.580 ns PCM3006:inst6\|L_IN\[11\] 2 REG LC_X31_Y10_N9 1 " "Info: 2: + IC(0.478 ns) + CELL(0.102 ns) = 0.580 ns; Loc. = LC_X31_Y10_N9; Fanout = 1; REG Node = 'PCM3006:inst6\|L_IN\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.580 ns" { cordic_core:inst1|cos[11] PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.102 ns ( 17.59 % ) " "Info: Total cell delay = 0.102 ns ( 17.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.478 ns ( 82.41 % ) " "Info: Total interconnect delay = 0.478 ns ( 82.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.580 ns" { cordic_core:inst1|cos[11] PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.580 ns" { cordic_core:inst1|cos[11] PCM3006:inst6|L_IN[11] } { 0.000ns 0.478ns } { 0.000ns 0.102ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.185 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.185 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 12_288MHz 77.519 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"12_288MHz\" is 77.519 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 12_288MHz 77.519 ns 0.000 ns  50 " "Info: Clock period of Source clock \"12_288MHz\" is 77.519 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 6.898 ns + Longest register " "Info: + Longest clock path from clock \"12_288MHz\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 205 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 205; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns PCM3006:inst6\|L_IN\[11\] 2 REG LC_X31_Y10_N9 1 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X31_Y10_N9; Fanout = 1; REG Node = 'PCM3006:inst6\|L_IN\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 6.898 ns - Shortest register " "Info: - Shortest clock path from clock \"12_288MHz\" to source register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 205 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 205; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns cordic_core:inst1\|cos\[11\] 2 REG LC_X31_Y10_N7 1 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X31_Y10_N7; Fanout = 1; REG Node = 'cordic_core:inst1\|cos\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz cordic_core:inst1|cos[11] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cos[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cos[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cos[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cos[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cos[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cos[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.580 ns" { cordic_core:inst1|cos[11] PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.580 ns" { cordic_core:inst1|cos[11] PCM3006:inst6|L_IN[11] } { 0.000ns 0.478ns } { 0.000ns 0.102ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|L_IN[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|L_IN[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cos[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cos[11] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "cordic_core:inst1\|cur_sin\[13\] SWITCH1 12_288MHz 5.210 ns register " "Info: tsu for register \"cordic_core:inst1\|cur_sin\[13\]\" (data pin = \"SWITCH1\", clock pin = \"12_288MHz\") is 5.210 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.130 ns + Longest pin register " "Info: + Longest pin to register delay is 12.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns SWITCH1 1 PIN PIN_T15 43 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 43; PIN Node = 'SWITCH1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SWITCH1 } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 240 32 200 256 "SWITCH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.520 ns) + CELL(0.101 ns) 7.926 ns cordic_core:inst1\|cur_phase\[2\]~278 2 COMB LC_X39_Y12_N9 22 " "Info: 2: + IC(6.520 ns) + CELL(0.101 ns) = 7.926 ns; Loc. = LC_X39_Y12_N9; Fanout = 22; COMB Node = 'cordic_core:inst1\|cur_phase\[2\]~278'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.621 ns" { SWITCH1 cordic_core:inst1|cur_phase[2]~278 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.101 ns) 9.094 ns cordic_core:inst1\|cur_sin\[0\]~142 3 COMB LC_X38_Y11_N4 20 " "Info: 3: + IC(1.067 ns) + CELL(0.101 ns) = 9.094 ns; Loc. = LC_X38_Y11_N4; Fanout = 20; COMB Node = 'cordic_core:inst1\|cur_sin\[0\]~142'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.168 ns" { cordic_core:inst1|cur_phase[2]~278 cordic_core:inst1|cur_sin[0]~142 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.767 ns) 12.130 ns cordic_core:inst1\|cur_sin\[13\] 4 REG LC_X32_Y13_N5 5 " "Info: 4: + IC(2.269 ns) + CELL(0.767 ns) = 12.130 ns; Loc. = LC_X32_Y13_N5; Fanout = 5; REG Node = 'cordic_core:inst1\|cur_sin\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.036 ns" { cordic_core:inst1|cur_sin[0]~142 cordic_core:inst1|cur_sin[13] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 18.75 % ) " "Info: Total cell delay = 2.274 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.856 ns ( 81.25 % ) " "Info: Total interconnect delay = 9.856 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.130 ns" { SWITCH1 cordic_core:inst1|cur_phase[2]~278 cordic_core:inst1|cur_sin[0]~142 cordic_core:inst1|cur_sin[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.130 ns" { SWITCH1 SWITCH1~out0 cordic_core:inst1|cur_phase[2]~278 cordic_core:inst1|cur_sin[0]~142 cordic_core:inst1|cur_sin[13] } { 0.000ns 0.000ns 6.520ns 1.067ns 2.269ns } { 0.000ns 1.305ns 0.101ns 0.101ns 0.767ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 6.953 ns - Shortest register " "Info: - Shortest clock path from clock \"12_288MHz\" to destination register is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 205 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 205; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.019 ns) + CELL(0.629 ns) 6.953 ns cordic_core:inst1\|cur_sin\[13\] 2 REG LC_X32_Y13_N5 5 " "Info: 2: + IC(5.019 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X32_Y13_N5; Fanout = 5; REG Node = 'cordic_core:inst1\|cur_sin\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.648 ns" { 12_288MHz cordic_core:inst1|cur_sin[13] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 27.82 % ) " "Info: Total cell delay = 1.934 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.019 ns ( 72.18 % ) " "Info: Total interconnect delay = 5.019 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.953 ns" { 12_288MHz cordic_core:inst1|cur_sin[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.953 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_sin[13] } { 0.000ns 0.000ns 5.019ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.130 ns" { SWITCH1 cordic_core:inst1|cur_phase[2]~278 cordic_core:inst1|cur_sin[0]~142 cordic_core:inst1|cur_sin[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.130 ns" { SWITCH1 SWITCH1~out0 cordic_core:inst1|cur_phase[2]~278 cordic_core:inst1|cur_sin[0]~142 cordic_core:inst1|cur_sin[13] } { 0.000ns 0.000ns 6.520ns 1.067ns 2.269ns } { 0.000ns 1.305ns 0.101ns 0.101ns 0.767ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.953 ns" { 12_288MHz cordic_core:inst1|cur_sin[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.953 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_sin[13] } { 0.000ns 0.000ns 5.019ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "12_288MHz LRCIN PCM3006:inst6\|LRCOUT_INT 12.914 ns register " "Info: tco from clock \"12_288MHz\" to destination pin \"LRCIN\" through register \"PCM3006:inst6\|LRCOUT_INT\" is 12.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz source 6.898 ns + Longest register " "Info: + Longest clock path from clock \"12_288MHz\" to source register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 205 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 205; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns PCM3006:inst6\|LRCOUT_INT 2 REG LC_X32_Y9_N9 3 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X32_Y9_N9; Fanout = 3; REG Node = 'PCM3006:inst6\|LRCOUT_INT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz PCM3006:inst6|LRCOUT_INT } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|LRCOUT_INT } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|LRCOUT_INT } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.818 ns + Longest register pin " "Info: + Longest register to pin delay is 5.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCM3006:inst6\|LRCOUT_INT 1 REG LC_X32_Y9_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y9_N9; Fanout = 3; REG Node = 'PCM3006:inst6\|LRCOUT_INT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { PCM3006:inst6|LRCOUT_INT } "NODE_NAME" } } { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex12/PCM3006.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.939 ns) + CELL(1.879 ns) 5.818 ns LRCIN 2 PIN PIN_F15 0 " "Info: 2: + IC(3.939 ns) + CELL(1.879 ns) = 5.818 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'LRCIN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.818 ns" { PCM3006:inst6|LRCOUT_INT LRCIN } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 384 536 712 400 "LRCIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 32.30 % ) " "Info: Total cell delay = 1.879 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.939 ns ( 67.70 % ) " "Info: Total interconnect delay = 3.939 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.818 ns" { PCM3006:inst6|LRCOUT_INT LRCIN } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.818 ns" { PCM3006:inst6|LRCOUT_INT LRCIN } { 0.000ns 3.939ns } { 0.000ns 1.879ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz PCM3006:inst6|LRCOUT_INT } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 PCM3006:inst6|LRCOUT_INT } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.818 ns" { PCM3006:inst6|LRCOUT_INT LRCIN } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.818 ns" { PCM3006:inst6|LRCOUT_INT LRCIN } { 0.000ns 3.939ns } { 0.000ns 1.879ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "cordic_core:inst1\|cur_cos\[14\] DIPSWITCH\[2\] 12_288MHz -1.357 ns register " "Info: th for register \"cordic_core:inst1\|cur_cos\[14\]\" (data pin = \"DIPSWITCH\[2\]\", clock pin = \"12_288MHz\") is -1.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "12_288MHz destination 6.898 ns + Longest register " "Info: + Longest clock path from clock \"12_288MHz\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns 12_288MHz 1 CLK PIN_B12 205 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 205; CLK Node = '12_288MHz'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.964 ns) + CELL(0.629 ns) 6.898 ns cordic_core:inst1\|cur_cos\[14\] 2 REG LC_X38_Y9_N5 7 " "Info: 2: + IC(4.964 ns) + CELL(0.629 ns) = 6.898 ns; Loc. = LC_X38_Y9_N5; Fanout = 7; REG Node = 'cordic_core:inst1\|cur_cos\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.593 ns" { 12_288MHz cordic_core:inst1|cur_cos[14] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 28.04 % ) " "Info: Total cell delay = 1.934 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 71.96 % ) " "Info: Total interconnect delay = 4.964 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cur_cos[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_cos[14] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.268 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns DIPSWITCH\[2\] 1 PIN PIN_R14 1 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_R14; Fanout = 1; PIN Node = 'DIPSWITCH\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DIPSWITCH[2] } "NODE_NAME" } } { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 760 16 184 776 "DIPSWITCH\[7..0\]" "" } { 752 184 680 768 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.045 ns) + CELL(0.101 ns) 7.451 ns cordic_core:inst1\|Selector7~298 2 COMB LC_X38_Y9_N2 1 " "Info: 2: + IC(6.045 ns) + CELL(0.101 ns) = 7.451 ns; Loc. = LC_X38_Y9_N2; Fanout = 1; COMB Node = 'cordic_core:inst1\|Selector7~298'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.146 ns" { DIPSWITCH[2] cordic_core:inst1|Selector7~298 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.423 ns) 8.268 ns cordic_core:inst1\|cur_cos\[14\] 3 REG LC_X38_Y9_N5 7 " "Info: 3: + IC(0.394 ns) + CELL(0.423 ns) = 8.268 ns; Loc. = LC_X38_Y9_N5; Fanout = 7; REG Node = 'cordic_core:inst1\|cur_cos\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.817 ns" { cordic_core:inst1|Selector7~298 cordic_core:inst1|cur_cos[14] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.829 ns ( 22.12 % ) " "Info: Total cell delay = 1.829 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.439 ns ( 77.88 % ) " "Info: Total interconnect delay = 6.439 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.268 ns" { DIPSWITCH[2] cordic_core:inst1|Selector7~298 cordic_core:inst1|cur_cos[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.268 ns" { DIPSWITCH[2] DIPSWITCH[2]~out0 cordic_core:inst1|Selector7~298 cordic_core:inst1|cur_cos[14] } { 0.000ns 0.000ns 6.045ns 0.394ns } { 0.000ns 1.305ns 0.101ns 0.423ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.898 ns" { 12_288MHz cordic_core:inst1|cur_cos[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.898 ns" { 12_288MHz 12_288MHz~out0 cordic_core:inst1|cur_cos[14] } { 0.000ns 0.000ns 4.964ns } { 0.000ns 1.305ns 0.629ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.268 ns" { DIPSWITCH[2] cordic_core:inst1|Selector7~298 cordic_core:inst1|cur_cos[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.268 ns" { DIPSWITCH[2] DIPSWITCH[2]~out0 cordic_core:inst1|Selector7~298 cordic_core:inst1|cur_cos[14] } { 0.000ns 0.000ns 6.045ns 0.394ns } { 0.000ns 1.305ns 0.101ns 0.423ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 11:43:55 2006 " "Info: Processing ended: Mon Jul 10 11:43:55 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
