// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1924\sampleModel1924_5_sub_sub\Mysubsystem_24.v
// Created: 2024-07-02 13:47:48
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_24
// Source Path: sampleModel1924_5_sub_sub/Subsystem/Subsystem/Mysubsystem_24
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_24
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [15:0] In2;  // ufix16_En7
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk170_out1;  // uint8
  wire [7:0] cfblk91_out1;  // uint8
  wire [15:0] cfblk90_out1;  // uint16


  assign cfblk170_out1 = In2[14:7];



  assign cfblk91_out1 = In1 + cfblk170_out1;



  DotProduct u_cfblk90_inst (.in1(cfblk91_out1),  // uint8
                             .in2(In3),  // uint8
                             .out1(cfblk90_out1)  // uint16
                             );

  assign Out1 = cfblk90_out1;

endmodule  // Mysubsystem_24

