@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/mnt/B4A0CD3FA0CD08B6/Embedded/Vivado_HLS/2017.2/lnx64/tools/gcc/bin/g++"
   Compiling apatb_selection_sort.cpp
   Compiling (apcc) selection_sort.c_pre.c.tb.c
awk: read error (Is a directory)
INFO: [HLS 200-10] Running '/mnt/B4A0CD3FA0CD08B6/Embedded/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'angelo' on host 'Alien15r3' (Linux_x86_64 version 4.10.0-33-generic) on Tue Feb 27 17:04:04 CET 2018
INFO: [HLS 200-10] On os elementary OS 0.4.1 Loki
INFO: [HLS 200-10] In directory '/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_angelo/305451519747444942248
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) selection_sort_test.c_pre.c.tb.c
awk: read error (Is a directory)
INFO: [HLS 200-10] Running '/mnt/B4A0CD3FA0CD08B6/Embedded/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'angelo' on host 'Alien15r3' (Linux_x86_64 version 4.10.0-33-generic) on Tue Feb 27 17:04:05 CET 2018
INFO: [HLS 200-10] On os elementary OS 0.4.1 Loki
INFO: [HLS 200-10] In directory '/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_angelo/306021519747445693933
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
awk: read error (Is a directory)
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_selection_sort_top -prj selection_sort.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s selection_sort 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/ip/xil_defaultlib/selection_sort_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selection_sort_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/AESL_automem_arr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_arr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/selection_sort_fcbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selection_sort_fcbkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/selection_sort.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selection_sort
INFO: [VRFC 10-163] Analyzing VHDL file "/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/selection_sort.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_selection_sort_top
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/selection_sort_ap_fcmp_0_no_dsp_32.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_4.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture selection_sort_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.selection_sort_ap_fcmp_0_no_dsp_32 [selection_sort_ap_fcmp_0_no_dsp_...]
Compiling architecture arch of entity xil_defaultlib.selection_sort_fcbkb [selection_sort_fcbkb_default]
Compiling architecture behav of entity xil_defaultlib.selection_sort [selection_sort_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_arr [aesl_automem_arr_default]
Compiling architecture behav of entity xil_defaultlib.apatb_selection_sort_top
Built simulation snapshot selection_sort
awk: read error (Is a directory)

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/xsim.dir/selection_sort/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/xsim.dir/selection_sort/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 27 17:04:23 2018. For additional details about this file, please refer to the WebTalk help file at /mnt/B4A0CD3FA0CD08B6/Embedded/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 27 17:04:23 2018...
awk: read error (Is a directory)

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/selection_sort/xsim_script.tcl
# xsim {selection_sort} -autoloadwcfg -tclbatch {selection_sort.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source selection_sort.tcl
## run all
Note: simulation done!
Time: 2355 ns  Iteration: 1  Process: /apatb_selection_sort_top/generate_sim_done_proc  File: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/selection_sort.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2355 ns  Iteration: 1  Process: /apatb_selection_sort_top/generate_sim_done_proc  File: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_selection_sort.prj/solution1/sim/vhdl/selection_sort.autotb.vhd
$finish called at time : 2355 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 27 17:04:32 2018...
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [SIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
