

================================================================
== Vivado HLS Report for 'axi_stream_to_vga_red_255'
================================================================
* Date:           Mon Jun  3 10:34:58 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXI_STREAM_TO_VGA_RED_255_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  420002|  420002|  420002|  420002|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  420000|  420000|         2|          1|          1|  420000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

 <State 1> : 0.80ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%R_temp_V_read_assign = alloca i4"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%G_temp_V_read_assign = alloca i4"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%B_temp_V_read_assign = alloca i4"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %selftest), !map !71"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !77"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %R_V), !map !81"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %G_V), !map !85"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_V), !map !89"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %V_SYNC_V), !map !93"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %H_SYNC_V), !map !97"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([26 x i8]* @axi_stream_to_vga_re) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%selftest_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %selftest)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga.cpp:53]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %selftest, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga.cpp:54]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %R_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga.cpp:55]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %G_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga.cpp:56]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %B_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga.cpp:57]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %H_SYNC_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga.cpp:58]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %V_SYNC_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga.cpp:59]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @color_blinking_V, i32 1, [1 x i8]* @p_str2) nounwind" [vga.cpp:73]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%color_blinking_V_loa = load i4* @color_blinking_V, align 1" [vga.cpp:76]
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%op2_V_read_assign = add i4 %color_blinking_V_loa, 1" [vga.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i4 %op2_V_read_assign, i4* @color_blinking_V, align 1" [vga.cpp:76]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P(i8* %inStream_V_V, i32 1)" [vga.cpp:85]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%tmp_6_i = sub i4 -2, %color_blinking_V_loa" [vga.cpp:17->vga.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "br label %.preheader" [vga.cpp:87]

 <State 2> : 2.82ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %codeRepl ], [ %indvar_flatten_next, %10 ]"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%y = phi i10 [ 0, %codeRepl ], [ %y_mid2, %10 ]" [vga.cpp:88]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x = phi i10 [ 0, %codeRepl ], [ %x_1, %10 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y, i32 1, i32 9)" [vga.cpp:95]
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp = icmp ne i9 %tmp_4, 0" [vga.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.91ns)   --->   "%tmp_2 = icmp ugt i10 %y, 34" [vga.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.91ns)   --->   "%tmp_3 = icmp ult i10 %y, -509" [vga.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.28ns)   --->   "%tmp2 = and i1 %tmp_2, %tmp_3" [vga.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -104288"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %11, label %.preheader.preheader"
ST_2 : Operation 42 [1/1] (0.91ns)   --->   "%tmp_s = icmp eq i10 %x, -224" [vga.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.40ns)   --->   "%x_mid2 = select i1 %tmp_s, i10 0, i10 %x" [vga.cpp:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_coordinate_V_mid2)   --->   "%y_coordinate_V_mid2_s = select i1 %tmp_s, i10 -34, i10 -35" [vga.cpp:93]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%y_coordinate_V_mid2 = add i10 %y, %y_coordinate_V_mid2_s" [vga.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%y_s = add i10 %y, 1" [vga.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y_s, i32 1, i32 9)" [vga.cpp:95]
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "%icmp1 = icmp ne i9 %tmp_5, 0" [vga.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.17ns)   --->   "%not_mid2 = select i1 %tmp_s, i1 %icmp1, i1 %icmp" [vga.cpp:95]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.91ns)   --->   "%tmp_2_mid1 = icmp ugt i10 %y_s, 34" [vga.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.91ns)   --->   "%tmp_3_mid1 = icmp ult i10 %y_s, -509" [vga.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2_mid1 = and i1 %tmp_2_mid1, %tmp_3_mid1" [vga.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2_mid2 = select i1 %tmp_s, i1 %tmp2_mid1, i1 %tmp2" [vga.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.40ns)   --->   "%y_mid2 = select i1 %tmp_s, i10 %y_s, i10 %y" [vga.cpp:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %x_mid2 to i11" [vga.cpp:92]
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%p_Val2_s = add i11 %tmp_5_cast, -144" [vga.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.91ns)   --->   "%not_1 = icmp ugt i10 %x_mid2, 95" [vga.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.91ns)   --->   "%tmp_6 = icmp ugt i10 %x_mid2, 143" [vga.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.91ns)   --->   "%tmp_7 = icmp ult i10 %x_mid2, -240" [vga.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp1 = and i1 %tmp_6, %tmp_7" [vga.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp2_mid2, %tmp1" [vga.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %0, label %9" [vga.cpp:101]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %selftest_read, label %4, label %1" [vga.cpp:110]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.get_checkerboard_color.exit_crit_edge15" [vga.cpp:112]
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 66 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "store i4 -1, i4* %R_temp_V_read_assign"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga.cpp:112]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [vga.cpp:115]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [1/1] (0.84ns)   --->   "%tmp_9 = icmp eq i8 %tmp_V, -1" [vga.cpp:116]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.get_checkerboard_color.exit_crit_edge, label %3" [vga.cpp:116]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%R_temp_V = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V, i32 4, i32 7)" [vga.cpp:124]
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "store i4 %R_temp_V, i4* %B_temp_V_read_assign" [vga.cpp:125]
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "store i4 %R_temp_V, i4* %G_temp_V_read_assign" [vga.cpp:125]
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "store i4 %R_temp_V, i4* %R_temp_V_read_assign" [vga.cpp:125]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit"
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 79 [1/1] (0.69ns)   --->   "store i4 -1, i4* %R_temp_V_read_assign"
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga.cpp:116]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %y_coordinate_V_mid2, i32 5)" [vga.cpp:6->vga.cpp:141]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 5)" [vga.cpp:92]
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i1 %tmp_10 to i19" [vga.cpp:92]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2_i = call i21 @_ssdm_op_BitConcatenate.i21.i1.i19.i1(i1 false, i19 %tmp_1_i, i1 %tmp_8)" [vga.cpp:92]
ST_2 : Operation 85 [1/1] (0.72ns)   --->   "switch i21 %tmp_2_i, label %get_checkerboard_color.exit [
    i21 0, label %5
    i21 1, label %6
    i21 2, label %7
    i21 3, label %8
  ]" [vga.cpp:6->vga.cpp:141]
ST_2 : Operation 86 [1/1] (0.67ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 87 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 88 [1/1] (0.69ns)   --->   "store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign" [vga.cpp:27->vga.cpp:141]
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga.cpp:30->vga.cpp:141]
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "store i4 %tmp_6_i, i4* %B_temp_V_read_assign" [vga.cpp:17->vga.cpp:141]
ST_2 : Operation 91 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 92 [1/1] (0.69ns)   --->   "store i4 0, i4* %R_temp_V_read_assign"
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga.cpp:24->vga.cpp:141]
ST_2 : Operation 94 [1/1] (0.67ns)   --->   "store i4 %tmp_6_i, i4* %B_temp_V_read_assign" [vga.cpp:17->vga.cpp:141]
ST_2 : Operation 95 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 96 [1/1] (0.69ns)   --->   "store i4 0, i4* %R_temp_V_read_assign"
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga.cpp:18->vga.cpp:141]
ST_2 : Operation 98 [1/1] (0.67ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 99 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 100 [1/1] (0.69ns)   --->   "store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign" [vga.cpp:9->vga.cpp:141]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga.cpp:12->vga.cpp:141]
ST_2 : Operation 102 [1/1] (0.78ns)   --->   "%x_1 = add i10 %x_mid2, 1" [vga.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 0.00ns
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [vga.cpp:89]
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [vga.cpp:90]
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 0)" [vga.cpp:154]
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 0)" [vga.cpp:155]
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 0)" [vga.cpp:156]
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %not_mid2)" [vga.cpp:157]
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)" [vga.cpp:158]
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %10"
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%R_temp_V_read_assign_1 = load i4* %R_temp_V_read_assign" [vga.cpp:146]
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%G_temp_V_read_assign_1 = load i4* %G_temp_V_read_assign" [vga.cpp:147]
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%B_temp_V_read_assign_1 = load i4* %B_temp_V_read_assign" [vga.cpp:148]
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 %R_temp_V_read_assign_1)" [vga.cpp:146]
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 %G_temp_V_read_assign_1)" [vga.cpp:147]
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 %B_temp_V_read_assign_1)" [vga.cpp:148]
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %not_mid2)" [vga.cpp:149]
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)" [vga.cpp:150]
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br label %10" [vga.cpp:151]
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [vga.cpp:161]
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader" [vga.cpp:88]

 <State 4> : 0.00ns
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [vga.cpp:163]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ selftest]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ R_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color_blinking_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
R_temp_V_read_assign   (alloca         ) [ 00110]
G_temp_V_read_assign   (alloca         ) [ 00110]
B_temp_V_read_assign   (alloca         ) [ 00110]
StgValue_8             (specbitsmap    ) [ 00000]
StgValue_9             (specbitsmap    ) [ 00000]
StgValue_10            (specbitsmap    ) [ 00000]
StgValue_11            (specbitsmap    ) [ 00000]
StgValue_12            (specbitsmap    ) [ 00000]
StgValue_13            (specbitsmap    ) [ 00000]
StgValue_14            (specbitsmap    ) [ 00000]
StgValue_15            (spectopmodule  ) [ 00000]
selftest_read          (read           ) [ 00110]
StgValue_17            (specinterface  ) [ 00000]
StgValue_18            (specinterface  ) [ 00000]
StgValue_19            (specinterface  ) [ 00000]
StgValue_20            (specinterface  ) [ 00000]
StgValue_21            (specinterface  ) [ 00000]
StgValue_22            (specinterface  ) [ 00000]
StgValue_23            (specinterface  ) [ 00000]
StgValue_24            (specreset      ) [ 00000]
color_blinking_V_loa   (load           ) [ 00000]
op2_V_read_assign      (add            ) [ 00110]
StgValue_27            (store          ) [ 00000]
tmp                    (nbreadreq      ) [ 00110]
tmp_6_i                (sub            ) [ 00110]
StgValue_30            (br             ) [ 01110]
indvar_flatten         (phi            ) [ 00100]
y                      (phi            ) [ 00100]
x                      (phi            ) [ 00100]
tmp_4                  (partselect     ) [ 00000]
icmp                   (icmp           ) [ 00000]
tmp_2                  (icmp           ) [ 00000]
tmp_3                  (icmp           ) [ 00000]
tmp2                   (and            ) [ 00000]
exitcond_flatten       (icmp           ) [ 00110]
indvar_flatten_next    (add            ) [ 01110]
StgValue_41            (br             ) [ 00000]
tmp_s                  (icmp           ) [ 00000]
x_mid2                 (select         ) [ 00000]
y_coordinate_V_mid2_s  (select         ) [ 00000]
y_coordinate_V_mid2    (add            ) [ 00000]
y_s                    (add            ) [ 00000]
tmp_5                  (partselect     ) [ 00000]
icmp1                  (icmp           ) [ 00000]
not_mid2               (select         ) [ 00110]
tmp_2_mid1             (icmp           ) [ 00000]
tmp_3_mid1             (icmp           ) [ 00000]
tmp2_mid1              (and            ) [ 00000]
tmp2_mid2              (select         ) [ 00000]
y_mid2                 (select         ) [ 01110]
tmp_5_cast             (zext           ) [ 00000]
p_Val2_s               (add            ) [ 00000]
not_1                  (icmp           ) [ 00110]
tmp_6                  (icmp           ) [ 00000]
tmp_7                  (icmp           ) [ 00000]
tmp1                   (and            ) [ 00000]
or_cond2               (and            ) [ 00110]
StgValue_62            (br             ) [ 00000]
StgValue_63            (br             ) [ 00000]
StgValue_64            (br             ) [ 00000]
StgValue_65            (store          ) [ 00000]
StgValue_66            (store          ) [ 00000]
StgValue_67            (store          ) [ 00000]
StgValue_68            (br             ) [ 00000]
tmp_V                  (read           ) [ 00000]
tmp_9                  (icmp           ) [ 00110]
StgValue_71            (br             ) [ 00000]
R_temp_V               (partselect     ) [ 00000]
StgValue_73            (store          ) [ 00000]
StgValue_74            (store          ) [ 00000]
StgValue_75            (store          ) [ 00000]
StgValue_76            (br             ) [ 00000]
StgValue_77            (store          ) [ 00000]
StgValue_78            (store          ) [ 00000]
StgValue_79            (store          ) [ 00000]
StgValue_80            (br             ) [ 00000]
tmp_8                  (bitselect      ) [ 00000]
tmp_10                 (bitselect      ) [ 00000]
tmp_1_i                (zext           ) [ 00000]
tmp_2_i                (bitconcatenate ) [ 00110]
StgValue_85            (switch         ) [ 00000]
StgValue_86            (store          ) [ 00000]
StgValue_87            (store          ) [ 00000]
StgValue_88            (store          ) [ 00000]
StgValue_89            (br             ) [ 00000]
StgValue_90            (store          ) [ 00000]
StgValue_91            (store          ) [ 00000]
StgValue_92            (store          ) [ 00000]
StgValue_93            (br             ) [ 00000]
StgValue_94            (store          ) [ 00000]
StgValue_95            (store          ) [ 00000]
StgValue_96            (store          ) [ 00000]
StgValue_97            (br             ) [ 00000]
StgValue_98            (store          ) [ 00000]
StgValue_99            (store          ) [ 00000]
StgValue_100           (store          ) [ 00000]
StgValue_101           (br             ) [ 00000]
x_1                    (add            ) [ 01110]
tmp_1                  (specregionbegin) [ 00000]
StgValue_104           (specpipeline   ) [ 00000]
StgValue_105           (write          ) [ 00000]
StgValue_106           (write          ) [ 00000]
StgValue_107           (write          ) [ 00000]
StgValue_108           (write          ) [ 00000]
StgValue_109           (write          ) [ 00000]
StgValue_110           (br             ) [ 00000]
R_temp_V_read_assign_1 (load           ) [ 00000]
G_temp_V_read_assign_1 (load           ) [ 00000]
B_temp_V_read_assign_1 (load           ) [ 00000]
StgValue_114           (write          ) [ 00000]
StgValue_115           (write          ) [ 00000]
StgValue_116           (write          ) [ 00000]
StgValue_117           (write          ) [ 00000]
StgValue_118           (write          ) [ 00000]
StgValue_119           (br             ) [ 00000]
empty                  (specregionend  ) [ 00000]
StgValue_121           (br             ) [ 01110]
StgValue_122           (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="selftest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selftest"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_SYNC_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="H_SYNC_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="color_blinking_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_blinking_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_stream_to_vga_re"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i19.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="R_temp_V_read_assign_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="G_temp_V_read_assign_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="G_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="B_temp_V_read_assign_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="selftest_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selftest_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_nbreadreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_V_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/3 StgValue_114/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_106/3 StgValue_115/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/3 StgValue_116/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_108/3 StgValue_117/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_109/3 StgValue_118/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="19" slack="1"/>
<pin id="196" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="19" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="y_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="y_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="x_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 StgValue_77/2 StgValue_86/2 StgValue_98/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/2 StgValue_78/2 StgValue_87/2 StgValue_91/2 StgValue_95/2 StgValue_99/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/2 StgValue_79/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="0" index="1" bw="4" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/2 StgValue_100/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="0" index="1" bw="4" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/2 StgValue_94/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/2 StgValue_96/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="color_blinking_V_loa_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="color_blinking_V_loa/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="op2_V_read_assign_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_V_read_assign/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="StgValue_27_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_6_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="5" slack="0"/>
<pin id="282" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="exitcond_flatten_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="19" slack="0"/>
<pin id="313" dir="0" index="1" bw="18" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_flatten_next_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="19" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="9" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="x_mid2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="10" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="y_coordinate_V_mid2_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_coordinate_V_mid2_s/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="y_coordinate_V_mid2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_coordinate_V_mid2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="y_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="5" slack="0"/>
<pin id="362" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="not_mid2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="not_mid2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_2_mid1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_mid1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_3_mid1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_mid1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp2_mid1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2_mid1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp2_mid2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_mid2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="y_mid2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="0" index="2" bw="10" slack="0"/>
<pin id="411" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_5_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_Val2_s_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="9" slack="0"/>
<pin id="422" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="not_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_7_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_cond2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_9_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="R_temp_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="0" index="3" bw="4" slack="0"/>
<pin id="466" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="R_temp_V/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="StgValue_73_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="1"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="StgValue_74_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="1"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="StgValue_75_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="1"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_10_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="11" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_1_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_2_i_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="21" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="0" index="3" bw="1" slack="0"/>
<pin id="511" dir="1" index="4" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="x_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="R_temp_V_read_assign_1_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="2"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_temp_V_read_assign_1/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="G_temp_V_read_assign_1_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="2"/>
<pin id="528" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_temp_V_read_assign_1/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="B_temp_V_read_assign_1_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="2"/>
<pin id="532" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_temp_V_read_assign_1/3 "/>
</bind>
</comp>

<comp id="534" class="1005" name="R_temp_V_read_assign_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="1"/>
<pin id="536" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_temp_V_read_assign "/>
</bind>
</comp>

<comp id="543" class="1005" name="G_temp_V_read_assign_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="G_temp_V_read_assign "/>
</bind>
</comp>

<comp id="550" class="1005" name="B_temp_V_read_assign_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_temp_V_read_assign "/>
</bind>
</comp>

<comp id="558" class="1005" name="selftest_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="selftest_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="op2_V_read_assign_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="1"/>
<pin id="564" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_6_i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="1"/>
<pin id="573" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="576" class="1005" name="exitcond_flatten_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="580" class="1005" name="indvar_flatten_next_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="19" slack="0"/>
<pin id="582" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="585" class="1005" name="not_mid2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_mid2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="y_mid2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="0"/>
<pin id="592" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="not_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="or_cond2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="x_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="118" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="118" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="118" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="120" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="120" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="255" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="209" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="209" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="209" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="293" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="198" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="198" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="220" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="220" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="323" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="209" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="337" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="209" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="16" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="371"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="323" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="287" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="351" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="351" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="381" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="323" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="305" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="323" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="351" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="209" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="329" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="72" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="329" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="329" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="329" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="431" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="399" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="150" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="86" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="150" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="475"><net_src comp="461" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="461" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="461" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="345" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="98" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="419" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="100" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="486" pin="3"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="329" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="70" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="537"><net_src comp="124" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="546"><net_src comp="128" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="553"><net_src comp="132" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="561"><net_src comp="136" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="259" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="570"><net_src comp="142" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="271" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="579"><net_src comp="311" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="317" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="588"><net_src comp="373" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="593"><net_src comp="407" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="598"><net_src comp="425" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="603"><net_src comp="449" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="613"><net_src comp="516" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_V | {3 }
	Port: G_V | {3 }
	Port: B_V | {3 }
	Port: V_SYNC_V | {3 }
	Port: H_SYNC_V | {3 }
	Port: color_blinking_V | {1 }
 - Input state : 
	Port: axi_stream_to_vga_red_255 : selftest | {1 }
	Port: axi_stream_to_vga_red_255 : inStream_V_V | {1 2 }
	Port: axi_stream_to_vga_red_255 : color_blinking_V | {1 }
  - Chain level:
	State 1
		op2_V_read_assign : 1
		StgValue_27 : 2
		tmp_6_i : 1
	State 2
		tmp_4 : 1
		icmp : 2
		tmp_2 : 1
		tmp_3 : 1
		tmp2 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_41 : 2
		tmp_s : 1
		x_mid2 : 2
		y_coordinate_V_mid2_s : 2
		y_coordinate_V_mid2 : 3
		y_s : 1
		tmp_5 : 2
		icmp1 : 3
		not_mid2 : 4
		tmp_2_mid1 : 2
		tmp_3_mid1 : 2
		tmp2_mid1 : 3
		tmp2_mid2 : 3
		y_mid2 : 2
		tmp_5_cast : 3
		p_Val2_s : 4
		not_1 : 3
		tmp_6 : 3
		tmp_7 : 3
		tmp1 : 4
		or_cond2 : 4
		StgValue_62 : 4
		StgValue_71 : 1
		StgValue_73 : 1
		StgValue_74 : 1
		StgValue_75 : 1
		tmp_8 : 4
		tmp_10 : 5
		tmp_1_i : 6
		tmp_2_i : 7
		StgValue_85 : 8
		x_1 : 3
	State 3
		StgValue_114 : 1
		StgValue_115 : 1
		StgValue_116 : 1
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          icmp_fu_287         |    0    |    13   |
|          |         tmp_2_fu_293         |    0    |    13   |
|          |         tmp_3_fu_299         |    0    |    13   |
|          |    exitcond_flatten_fu_311   |    0    |    20   |
|          |         tmp_s_fu_323         |    0    |    13   |
|   icmp   |         icmp1_fu_367         |    0    |    13   |
|          |       tmp_2_mid1_fu_381      |    0    |    13   |
|          |       tmp_3_mid1_fu_387      |    0    |    13   |
|          |         not_1_fu_425         |    0    |    13   |
|          |         tmp_6_fu_431         |    0    |    13   |
|          |         tmp_7_fu_437         |    0    |    13   |
|          |         tmp_9_fu_455         |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |   op2_V_read_assign_fu_259   |    0    |    12   |
|          |  indvar_flatten_next_fu_317  |    0    |    26   |
|    add   |  y_coordinate_V_mid2_fu_345  |    0    |    17   |
|          |          y_s_fu_351          |    0    |    17   |
|          |        p_Val2_s_fu_419       |    0    |    17   |
|          |          x_1_fu_516          |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |         x_mid2_fu_329        |    0    |    10   |
|          | y_coordinate_V_mid2_s_fu_337 |    0    |    7    |
|  select  |        not_mid2_fu_373       |    0    |    2    |
|          |       tmp2_mid2_fu_399       |    0    |    2    |
|          |         y_mid2_fu_407        |    0    |    10   |
|----------|------------------------------|---------|---------|
|    sub   |        tmp_6_i_fu_271        |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |          tmp2_fu_305         |    0    |    2    |
|    and   |       tmp2_mid1_fu_393       |    0    |    2    |
|          |          tmp1_fu_443         |    0    |    2    |
|          |        or_cond2_fu_449       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |   selftest_read_read_fu_136  |    0    |    0    |
|          |       tmp_V_read_fu_150      |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_142     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       grp_write_fu_156       |    0    |    0    |
|          |       grp_write_fu_164       |    0    |    0    |
|   write  |       grp_write_fu_172       |    0    |    0    |
|          |       grp_write_fu_180       |    0    |    0    |
|          |       grp_write_fu_187       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_4_fu_277         |    0    |    0    |
|partselect|         tmp_5_fu_357         |    0    |    0    |
|          |        R_temp_V_fu_461       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       tmp_5_cast_fu_415      |    0    |    0    |
|          |        tmp_1_i_fu_502        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_8_fu_486         |    0    |    0    |
|          |         tmp_10_fu_494        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        tmp_2_i_fu_506        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   318   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|B_temp_V_read_assign_reg_550|    4   |
|G_temp_V_read_assign_reg_543|    4   |
|R_temp_V_read_assign_reg_534|    4   |
|  exitcond_flatten_reg_576  |    1   |
| indvar_flatten_next_reg_580|   19   |
|   indvar_flatten_reg_194   |   19   |
|        not_1_reg_595       |    1   |
|      not_mid2_reg_585      |    1   |
|  op2_V_read_assign_reg_562 |    4   |
|      or_cond2_reg_600      |    1   |
|    selftest_read_reg_558   |    1   |
|       tmp_6_i_reg_571      |    4   |
|         tmp_reg_567        |    1   |
|         x_1_reg_610        |   10   |
|          x_reg_216         |   10   |
|       y_mid2_reg_590       |   10   |
|          y_reg_205         |   10   |
+----------------------------+--------+
|            Total           |   104  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_156 |  p2  |   2  |   4  |    8   ||    9    |
| grp_write_fu_164 |  p2  |   2  |   4  |    8   ||    9    |
| grp_write_fu_172 |  p2  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.968  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   318  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   104  |   345  |
+-----------+--------+--------+--------+
