// PTX CompilerJob of MethodInstance for xpose_kernel(::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE // -- Begin function _Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE
                                        // @_Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE
.visible .entry _Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE(
	.param .align 8 .b8 _Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE_param_3[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<91>;
	.reg .b64 	%rd<14>;

// %bb.0:                               // %conversion
	ld.param.u64 	%rd1, [_Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE_param_1];
	ld.param.u64 	%rd2, [_Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE_param_2];
	ld.param.u64 	%rd4, [_Z12xpose_kernel13CuDeviceArrayI6Int4x8Li1ELi1EES_IS0_Li1ELi1EES_I5Int32Li1ELi1EE_param_3];
	mov.u32 	%r17, %tid.x;
	mov.u32 	%r18, %tid.y;
	shl.b32 	%r19, %r18, 5;
	mov.u32 	%r20, %ctaid.x;
	shl.b32 	%r1, %r20, 9;
	or.b32  	%r21, %r19, %r17;
	or.b32  	%r22, %r21, %r1;
	mul.wide.u32 	%rd5, %r22, 4;
	add.s64 	%rd3, %rd4, %rd5;
	mov.u32 	%r23, 1;
	st.global.u32 	[%rd3], %r23;
	shl.b32 	%r24, %r18, 3;
	and.b32  	%r2, %r24, 112;
	shl.b32 	%r25, %r17, 1;
	and.b32  	%r3, %r25, 28;
	shl.b32 	%r26, %r18, 8;
	and.b32  	%r4, %r26, 256;
	shr.u32 	%r5, %r17, 4;
	and.b32  	%r27, %r25, 2;
	or.b32  	%r28, %r27, %r5;
	shl.b32 	%r6, %r28, 5;
	and.b32  	%r7, %r17, 2;
	and.b32  	%r29, %r17, 12;
	or.b32  	%r30, %r29, %r5;
	shl.b32 	%r31, %r18, 7;
	and.b32  	%r32, %r31, 1792;
	or.b32  	%r33, %r32, %r30;
	shl.b32 	%r34, %r17, 2;
	and.b32  	%r8, %r34, 12;
	shl.b32 	%r35, %r18, 4;
	and.b32  	%r9, %r35, 16;
	shl.b32 	%r10, %r20, 5;
	shl.b32 	%r11, %r33, 12;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p1, %r7, 0;
	setp.eq.s32 	%p2, %r5, 1;
	mov.u32 	%r90, %r89;
LBB0_1:                                 // %L107
                                        // =>This Inner Loop Header: Depth=1
	or.b32  	%r36, %r2, %r90;
	shl.b32 	%r37, %r36, 16;
	or.b32  	%r38, %r1, %r37;
	or.b32  	%r39, %r38, %r3;
	or.b32  	%r40, %r39, %r4;
	or.b32  	%r41, %r40, %r6;
	mul.wide.s32 	%rd6, %r41, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.v4.u32 	{%r42, %r43, %r44, %r45}, [%rd7];
	or.b32  	%r46, %r41, 128;
	mul.wide.s32 	%rd8, %r46, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.v4.u32 	{%r47, %r48, %r49, %r50}, [%rd9];
	selp.b32 	%r51, %r42, %r44, %p2;
	shfl.sync.bfly.b32	%r52, %r51, 16, 31, -1;
	selp.b32 	%r53, %r52, %r42, %p2;
	selp.b32 	%r54, %r44, %r52, %p2;
	selp.b32 	%r55, %r43, %r45, %p2;
	shfl.sync.bfly.b32	%r56, %r55, 16, 31, -1;
	selp.b32 	%r57, %r56, %r43, %p2;
	selp.b32 	%r58, %r45, %r56, %p2;
	selp.b32 	%r59, %r47, %r49, %p2;
	shfl.sync.bfly.b32	%r60, %r59, 16, 31, -1;
	selp.b32 	%r61, %r60, %r47, %p2;
	selp.b32 	%r62, %r49, %r60, %p2;
	selp.b32 	%r63, %r48, %r50, %p2;
	shfl.sync.bfly.b32	%r64, %r63, 16, 31, -1;
	selp.b32 	%r65, %r64, %r48, %p2;
	selp.b32 	%r66, %r50, %r64, %p2;
	selp.b32 	%r67, %r61, %r53, %p1;
	shfl.sync.bfly.b32	%r68, %r67, 2, 31, -1;
	selp.b32 	%r69, %r53, %r68, %p1;
	selp.b32 	%r70, %r68, %r61, %p1;
	selp.b32 	%r71, %r65, %r57, %p1;
	shfl.sync.bfly.b32	%r72, %r71, 2, 31, -1;
	selp.b32 	%r73, %r57, %r72, %p1;
	selp.b32 	%r74, %r72, %r65, %p1;
	selp.b32 	%r75, %r62, %r54, %p1;
	shfl.sync.bfly.b32	%r76, %r75, 2, 31, -1;
	selp.b32 	%r77, %r54, %r76, %p1;
	selp.b32 	%r78, %r76, %r62, %p1;
	selp.b32 	%r79, %r66, %r58, %p1;
	shfl.sync.bfly.b32	%r80, %r79, 2, 31, -1;
	selp.b32 	%r81, %r58, %r80, %p1;
	selp.b32 	%r82, %r80, %r66, %p1;
	or.b32  	%r83, %r10, %r89;
	or.b32  	%r84, %r83, %r11;
	or.b32  	%r85, %r84, %r9;
	or.b32  	%r86, %r85, %r8;
	mul.wide.s32 	%rd10, %r86, 4;
	add.s64 	%rd11, %rd2, %rd10;
	st.global.v4.u32 	[%rd11], {%r69, %r73, %r77, %r81};
	or.b32  	%r87, %r86, 8192;
	mul.wide.s32 	%rd12, %r87, 4;
	add.s64 	%rd13, %rd2, %rd12;
	st.global.v4.u32 	[%rd13], {%r70, %r74, %r78, %r82};
	add.s32 	%r90, %r90, 1;
	add.s32 	%r89, %r89, 65536;
	setp.ne.s32 	%p3, %r90, 16;
	@%p3 bra 	LBB0_1;
// %bb.2:                               // %L1297
	mov.u32 	%r88, 0;
	st.global.u32 	[%rd3], %r88;
	ret;
                                        // -- End function
}
