{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666752916475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666752916475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 10:55:16 2022 " "Processing started: Wed Oct 26 10:55:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666752916475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666752916475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666752916475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666752916868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666752916868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HW.v(10) " "Verilog HDL warning at HW.v(10): extended using \"x\" or \"z\"" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666752925580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW.v(8) " "Verilog HDL information at HW.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666752925583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW " "Found entity 1: HW" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666752925588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666752925588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW " "Elaborating entity \"HW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666752925621 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel HW.v(12) " "Verilog HDL Always Construct warning at HW.v(12): variable \"sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666752925626 "|HW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d2 HW.v(16) " "Verilog HDL Always Construct warning at HW.v(16): variable \"d2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666752925626 "|HW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d1 HW.v(17) " "Verilog HDL Always Construct warning at HW.v(17): variable \"d1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666752925627 "|HW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d1 HW.v(24) " "Verilog HDL Always Construct warning at HW.v(24): variable \"d1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666752925627 "|HW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d2 HW.v(27) " "Verilog HDL Always Construct warning at HW.v(27): variable \"d2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666752925627 "|HW"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d2 HW.v(29) " "Verilog HDL Always Construct warning at HW.v(29): variable \"d2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666752925627 "|HW"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HW.v(35) " "Verilog HDL assignment warning at HW.v(35): truncated value with size 32 to match size of target (8)" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666752925628 "|HW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i HW.v(8) " "Verilog HDL Always Construct warning at HW.v(8): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666752925628 "|HW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R HW.v(8) " "Verilog HDL Always Construct warning at HW.v(8): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "HW.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/HW.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666752925628 "|HW"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666752926243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/output_files/HW.map.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_FPGA_110/1019/output_files/HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666752926591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666752926724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666752926724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666752926811 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666752926811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666752926811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666752926811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666752926822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 10:55:26 2022 " "Processing ended: Wed Oct 26 10:55:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666752926822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666752926822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666752926822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666752926822 ""}
