// Seed: 1803392782
module module_0 (
    input  wor  id_0,
    input  wor  id_1,
    output wire id_2
);
  assign id_2 = id_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd41,
    parameter id_6 = 32'd70
) (
    input wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 _id_4,
    input uwire id_5,
    output wire _id_6
);
  parameter id_8 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3
  );
  wire id_9;
  logic [id_6 : id_4] id_10;
  always force id_10 = id_4;
  wire id_11;
  and primCall (id_3, id_1, id_8, id_5);
endmodule
