<stg><name>sigmoid_plan</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5 %in_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10 %p_Result_s = partselect i8 @llvm.part.select.i8, i8 %in_read, i32 7, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11 %p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 16777215, i8 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13 %sub_ln947 = sub i32 8, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14 %trunc_ln947 = trunc i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15 %lsb_index = add i32 %sub_ln947, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16 %tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17 %icmp_ln949 = icmp_sgt  i31 %tmp_2, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18 %trunc_ln950 = trunc i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="trunc_ln950"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19 %sub_ln950 = sub i4 14, i4 %trunc_ln950

]]></Node>
<StgValue><ssdm name="sub_ln950"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20 %zext_ln950 = zext i4 %sub_ln950

]]></Node>
<StgValue><ssdm name="zext_ln950"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21 %lshr_ln950 = lshr i8 255, i8 %zext_ln950

]]></Node>
<StgValue><ssdm name="lshr_ln950"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22 %p_Result_2 = and i8 %in_read, i8 %lshr_ln950

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23 %icmp_ln950 = icmp_ne  i8 %p_Result_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln950"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25 %xor_ln952 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln952"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26 %and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27 %add_ln952 = add i8 %trunc_ln947, i8 203

]]></Node>
<StgValue><ssdm name="add_ln952"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28 %shl_ln952 = shl i8 1, i8 %add_ln952

]]></Node>
<StgValue><ssdm name="shl_ln952"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29 %and_ln952 = and i8 %shl_ln952, i8 %in_read

]]></Node>
<StgValue><ssdm name="and_ln952"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30 %p_Result_3 = icmp_ne  i8 %and_ln952, i8 0

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31 %a = or i1 %p_Result_3, i1 %and_ln949

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33 %icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln961"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34 %add_ln961 = add i32 %sub_ln947, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln961"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37 %sub_ln962 = sub i32 54, i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="sub_ln962"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40 %tobool29_i_i290 = and i1 %a, i1 %xor_ln952

]]></Node>
<StgValue><ssdm name="tobool29_i_i290"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48 %trunc_ln946 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln946"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61 %tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %in_read, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:62 %icmp_ln1549_1 = icmp_ne  i4 %tmp_8, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1549_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:66 %trunc_ln1386 = trunc i8 %in_read

]]></Node>
<StgValue><ssdm name="trunc_ln1386"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32 %zext_ln960 = zext i8 %in_read

]]></Node>
<StgValue><ssdm name="zext_ln960"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln961" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35 %zext_ln961 = zext i32 %add_ln961

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln961" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36 %lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="lshr_ln961"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38 %zext_ln962 = zext i32 %sub_ln962

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39 %shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962

]]></Node>
<StgValue><ssdm name="shl_ln962"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41 %m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42 %zext_ln964 = zext i1 %tobool29_i_i290

]]></Node>
<StgValue><ssdm name="zext_ln964"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43 %m_1 = add i64 %m, i64 %zext_ln964

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44 %m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="63">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45 %zext_ln965 = zext i63 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln965"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47 %select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49 %sub_ln968 = sub i11 4, i11 %trunc_ln946

]]></Node>
<StgValue><ssdm name="sub_ln968"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50 %add_ln968 = add i11 %sub_ln968, i11 %select_ln946

]]></Node>
<StgValue><ssdm name="add_ln968"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52 %p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53 %bitcast_ln741 = bitcast i64 %p_Result_7

]]></Node>
<StgValue><ssdm name="bitcast_ln741"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54 %trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55 %icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1560"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56 %icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1560_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58 %tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6 %input = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %in_read, i3 0

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="11">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7 %zext_ln43 = zext i11 %input

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8 %icmp_ln1549 = icmp_ugt  i8 %in_read, i8 79

]]></Node>
<StgValue><ssdm name="icmp_ln1549"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9 %icmp_ln938 = icmp_eq  i8 %in_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln938"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57 %or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560

]]></Node>
<StgValue><ssdm name="or_ln1560"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58 %tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59 %and_ln1560 = and i1 %or_ln1560, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln1560"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60 %xor_ln1560 = xor i1 %and_ln1560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1560"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:63 %x0_V = add i13 %zext_ln43, i13 3456

]]></Node>
<StgValue><ssdm name="x0_V"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:64 %r_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %in_read, i5 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:65 %x0_V_1 = add i13 %r_1, i13 2560

]]></Node>
<StgValue><ssdm name="x0_V_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:67 %r_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln1386, i6 0

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:68 %x0_V_2 = add i13 %r_2, i13 2048

]]></Node>
<StgValue><ssdm name="x0_V_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69 %or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938

]]></Node>
<StgValue><ssdm name="or_ln938"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:70 %or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560

]]></Node>
<StgValue><ssdm name="or_ln1560_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:71 %xor_ln938 = xor i1 %or_ln938, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln938"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72 %and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938

]]></Node>
<StgValue><ssdm name="and_ln1549"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:73 %and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560

]]></Node>
<StgValue><ssdm name="and_ln1549_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:74 %or_ln1549 = or i1 %icmp_ln1549, i1 %and_ln1549_1

]]></Node>
<StgValue><ssdm name="or_ln1549"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:75 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V_1, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:76 %select_ln1549 = select i1 %icmp_ln1549, i8 128, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln1549"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:77 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V_2, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:78 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:79 %select_ln1549_1 = select i1 %or_ln1560_1, i8 %tmp_4, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln1549_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:80 %select_ln1549_2 = select i1 %or_ln1549, i8 %select_ln1549, i8 %select_ln1549_1

]]></Node>
<StgValue><ssdm name="select_ln1549_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi8ELi4ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:81 %ret_ln50 = ret i8 %select_ln1549_2

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i8" to="in_read" fromId="93" toId="4">
</dataflow>
<dataflow id="95" from="in_r" to="in_read" fromId="92" toId="4">
</dataflow>
<dataflow id="97" from="llvm.part.select.i8" to="p_Result_s" fromId="96" toId="5">
</dataflow>
<dataflow id="98" from="in_read" to="p_Result_s" fromId="4" toId="5">
</dataflow>
<dataflow id="100" from="StgValue_99" to="p_Result_s" fromId="99" toId="5">
</dataflow>
<dataflow id="102" from="StgValue_101" to="p_Result_s" fromId="101" toId="5">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitConcatenate.i32.i24.i8" to="p_Result_6" fromId="103" toId="6">
</dataflow>
<dataflow id="106" from="StgValue_105" to="p_Result_6" fromId="105" toId="6">
</dataflow>
<dataflow id="107" from="p_Result_s" to="p_Result_6" fromId="5" toId="6">
</dataflow>
<dataflow id="109" from="llvm.cttz.i32" to="l" fromId="108" toId="7">
</dataflow>
<dataflow id="110" from="p_Result_6" to="l" fromId="6" toId="7">
</dataflow>
<dataflow id="112" from="StgValue_111" to="l" fromId="111" toId="7">
</dataflow>
<dataflow id="114" from="StgValue_113" to="sub_ln947" fromId="113" toId="8">
</dataflow>
<dataflow id="115" from="l" to="sub_ln947" fromId="7" toId="8">
</dataflow>
<dataflow id="116" from="sub_ln947" to="trunc_ln947" fromId="8" toId="9">
</dataflow>
<dataflow id="117" from="sub_ln947" to="lsb_index" fromId="8" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_118" to="lsb_index" fromId="118" toId="10">
</dataflow>
<dataflow id="121" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_2" fromId="120" toId="11">
</dataflow>
<dataflow id="122" from="lsb_index" to="tmp_2" fromId="10" toId="11">
</dataflow>
<dataflow id="124" from="StgValue_123" to="tmp_2" fromId="123" toId="11">
</dataflow>
<dataflow id="126" from="StgValue_125" to="tmp_2" fromId="125" toId="11">
</dataflow>
<dataflow id="127" from="tmp_2" to="icmp_ln949" fromId="11" toId="12">
</dataflow>
<dataflow id="129" from="StgValue_128" to="icmp_ln949" fromId="128" toId="12">
</dataflow>
<dataflow id="130" from="sub_ln947" to="trunc_ln950" fromId="8" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_131" to="sub_ln950" fromId="131" toId="14">
</dataflow>
<dataflow id="133" from="trunc_ln950" to="sub_ln950" fromId="13" toId="14">
</dataflow>
<dataflow id="134" from="sub_ln950" to="zext_ln950" fromId="14" toId="15">
</dataflow>
<dataflow id="136" from="StgValue_135" to="lshr_ln950" fromId="135" toId="16">
</dataflow>
<dataflow id="137" from="zext_ln950" to="lshr_ln950" fromId="15" toId="16">
</dataflow>
<dataflow id="138" from="in_read" to="p_Result_2" fromId="4" toId="17">
</dataflow>
<dataflow id="139" from="lshr_ln950" to="p_Result_2" fromId="16" toId="17">
</dataflow>
<dataflow id="140" from="p_Result_2" to="icmp_ln950" fromId="17" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln950" fromId="141" toId="18">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_6" fromId="143" toId="19">
</dataflow>
<dataflow id="145" from="lsb_index" to="tmp_6" fromId="10" toId="19">
</dataflow>
<dataflow id="146" from="StgValue_125" to="tmp_6" fromId="125" toId="19">
</dataflow>
<dataflow id="147" from="tmp_6" to="xor_ln952" fromId="19" toId="20">
</dataflow>
<dataflow id="148" from="StgValue_111" to="xor_ln952" fromId="111" toId="20">
</dataflow>
<dataflow id="149" from="icmp_ln949" to="and_ln949" fromId="12" toId="21">
</dataflow>
<dataflow id="150" from="icmp_ln950" to="and_ln949" fromId="18" toId="21">
</dataflow>
<dataflow id="151" from="trunc_ln947" to="add_ln952" fromId="9" toId="22">
</dataflow>
<dataflow id="153" from="StgValue_152" to="add_ln952" fromId="152" toId="22">
</dataflow>
<dataflow id="155" from="StgValue_154" to="shl_ln952" fromId="154" toId="23">
</dataflow>
<dataflow id="156" from="add_ln952" to="shl_ln952" fromId="22" toId="23">
</dataflow>
<dataflow id="157" from="shl_ln952" to="and_ln952" fromId="23" toId="24">
</dataflow>
<dataflow id="158" from="in_read" to="and_ln952" fromId="4" toId="24">
</dataflow>
<dataflow id="159" from="and_ln952" to="p_Result_3" fromId="24" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_141" to="p_Result_3" fromId="141" toId="25">
</dataflow>
<dataflow id="161" from="p_Result_3" to="a" fromId="25" toId="26">
</dataflow>
<dataflow id="162" from="and_ln949" to="a" fromId="21" toId="26">
</dataflow>
<dataflow id="163" from="lsb_index" to="icmp_ln961" fromId="10" toId="27">
</dataflow>
<dataflow id="164" from="StgValue_101" to="icmp_ln961" fromId="101" toId="27">
</dataflow>
<dataflow id="165" from="sub_ln947" to="add_ln961" fromId="8" toId="28">
</dataflow>
<dataflow id="167" from="StgValue_166" to="add_ln961" fromId="166" toId="28">
</dataflow>
<dataflow id="169" from="StgValue_168" to="sub_ln962" fromId="168" toId="29">
</dataflow>
<dataflow id="170" from="sub_ln947" to="sub_ln962" fromId="8" toId="29">
</dataflow>
<dataflow id="171" from="a" to="tobool29_i_i290" fromId="26" toId="30">
</dataflow>
<dataflow id="172" from="xor_ln952" to="tobool29_i_i290" fromId="20" toId="30">
</dataflow>
<dataflow id="173" from="l" to="trunc_ln946" fromId="7" toId="31">
</dataflow>
<dataflow id="175" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="tmp_8" fromId="174" toId="32">
</dataflow>
<dataflow id="176" from="in_read" to="tmp_8" fromId="4" toId="32">
</dataflow>
<dataflow id="178" from="StgValue_177" to="tmp_8" fromId="177" toId="32">
</dataflow>
<dataflow id="179" from="StgValue_99" to="tmp_8" fromId="99" toId="32">
</dataflow>
<dataflow id="180" from="tmp_8" to="icmp_ln1549_1" fromId="32" toId="33">
</dataflow>
<dataflow id="182" from="StgValue_181" to="icmp_ln1549_1" fromId="181" toId="33">
</dataflow>
<dataflow id="183" from="in_read" to="trunc_ln1386" fromId="4" toId="34">
</dataflow>
<dataflow id="184" from="in_read" to="zext_ln960" fromId="4" toId="35">
</dataflow>
<dataflow id="185" from="add_ln961" to="zext_ln961" fromId="28" toId="36">
</dataflow>
<dataflow id="186" from="zext_ln960" to="lshr_ln961" fromId="35" toId="37">
</dataflow>
<dataflow id="187" from="zext_ln961" to="lshr_ln961" fromId="36" toId="37">
</dataflow>
<dataflow id="188" from="sub_ln962" to="zext_ln962" fromId="29" toId="38">
</dataflow>
<dataflow id="189" from="zext_ln960" to="shl_ln962" fromId="35" toId="39">
</dataflow>
<dataflow id="190" from="zext_ln962" to="shl_ln962" fromId="38" toId="39">
</dataflow>
<dataflow id="191" from="icmp_ln961" to="m" fromId="27" toId="40">
</dataflow>
<dataflow id="192" from="lshr_ln961" to="m" fromId="37" toId="40">
</dataflow>
<dataflow id="193" from="shl_ln962" to="m" fromId="39" toId="40">
</dataflow>
<dataflow id="194" from="tobool29_i_i290" to="zext_ln964" fromId="30" toId="41">
</dataflow>
<dataflow id="195" from="m" to="m_1" fromId="40" toId="42">
</dataflow>
<dataflow id="196" from="zext_ln964" to="m_1" fromId="41" toId="42">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="m_4" fromId="197" toId="43">
</dataflow>
<dataflow id="199" from="m_1" to="m_4" fromId="42" toId="43">
</dataflow>
<dataflow id="200" from="StgValue_123" to="m_4" fromId="123" toId="43">
</dataflow>
<dataflow id="202" from="StgValue_201" to="m_4" fromId="201" toId="43">
</dataflow>
<dataflow id="203" from="m_4" to="zext_ln965" fromId="43" toId="44">
</dataflow>
<dataflow id="205" from="_ssdm_op_BitSelect.i1.i64.i32" to="p_Result_4" fromId="204" toId="45">
</dataflow>
<dataflow id="206" from="m_1" to="p_Result_4" fromId="42" toId="45">
</dataflow>
<dataflow id="207" from="StgValue_168" to="p_Result_4" fromId="168" toId="45">
</dataflow>
<dataflow id="208" from="p_Result_4" to="select_ln946" fromId="45" toId="46">
</dataflow>
<dataflow id="210" from="StgValue_209" to="select_ln946" fromId="209" toId="46">
</dataflow>
<dataflow id="212" from="StgValue_211" to="select_ln946" fromId="211" toId="46">
</dataflow>
<dataflow id="214" from="StgValue_213" to="sub_ln968" fromId="213" toId="47">
</dataflow>
<dataflow id="215" from="trunc_ln946" to="sub_ln968" fromId="31" toId="47">
</dataflow>
<dataflow id="216" from="sub_ln968" to="add_ln968" fromId="47" toId="48">
</dataflow>
<dataflow id="217" from="select_ln946" to="add_ln968" fromId="46" toId="48">
</dataflow>
<dataflow id="219" from="_ssdm_op_BitConcatenate.i12.i1.i11" to="tmp" fromId="218" toId="49">
</dataflow>
<dataflow id="221" from="StgValue_220" to="tmp" fromId="220" toId="49">
</dataflow>
<dataflow id="222" from="add_ln968" to="tmp" fromId="48" toId="49">
</dataflow>
<dataflow id="224" from="_ssdm_op_PartSet.i64.i64.i12.i32.i32" to="p_Result_7" fromId="223" toId="50">
</dataflow>
<dataflow id="225" from="zext_ln965" to="p_Result_7" fromId="44" toId="50">
</dataflow>
<dataflow id="226" from="tmp" to="p_Result_7" fromId="49" toId="50">
</dataflow>
<dataflow id="228" from="StgValue_227" to="p_Result_7" fromId="227" toId="50">
</dataflow>
<dataflow id="229" from="StgValue_201" to="p_Result_7" fromId="201" toId="50">
</dataflow>
<dataflow id="230" from="p_Result_7" to="bitcast_ln741" fromId="50" toId="51">
</dataflow>
<dataflow id="232" from="_ssdm_op_PartSelect.i52.i64.i32.i32" to="trunc_ln3" fromId="231" toId="52">
</dataflow>
<dataflow id="233" from="m_1" to="trunc_ln3" fromId="42" toId="52">
</dataflow>
<dataflow id="234" from="StgValue_123" to="trunc_ln3" fromId="123" toId="52">
</dataflow>
<dataflow id="235" from="StgValue_227" to="trunc_ln3" fromId="227" toId="52">
</dataflow>
<dataflow id="236" from="add_ln968" to="icmp_ln1560" fromId="48" toId="53">
</dataflow>
<dataflow id="238" from="StgValue_237" to="icmp_ln1560" fromId="237" toId="53">
</dataflow>
<dataflow id="239" from="trunc_ln3" to="icmp_ln1560_1" fromId="52" toId="54">
</dataflow>
<dataflow id="241" from="StgValue_240" to="icmp_ln1560_1" fromId="240" toId="54">
</dataflow>
<dataflow id="242" from="bitcast_ln741" to="tmp_1" fromId="51" toId="55">
</dataflow>
<dataflow id="244" from="StgValue_243" to="tmp_1" fromId="243" toId="55">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="245" toId="56">
</dataflow>
<dataflow id="247" from="StgValue_141" to="specbitsmap_ln0" fromId="141" toId="56">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="248" toId="57">
</dataflow>
<dataflow id="251" from="StgValue_250" to="specpipeline_ln0" fromId="250" toId="57">
</dataflow>
<dataflow id="252" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="57">
</dataflow>
<dataflow id="253" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="57">
</dataflow>
<dataflow id="254" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="57">
</dataflow>
<dataflow id="256" from="empty_0" to="specpipeline_ln0" fromId="255" toId="57">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="257" toId="58">
</dataflow>
<dataflow id="260" from="empty_1" to="spectopmodule_ln0" fromId="259" toId="58">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="245" toId="59">
</dataflow>
<dataflow id="262" from="in_r" to="specbitsmap_ln0" fromId="92" toId="59">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="263" toId="60">
</dataflow>
<dataflow id="265" from="in_r" to="specinterface_ln0" fromId="92" toId="60">
</dataflow>
<dataflow id="267" from="empty" to="specinterface_ln0" fromId="266" toId="60">
</dataflow>
<dataflow id="268" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="269" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="270" from="empty_0" to="specinterface_ln0" fromId="255" toId="60">
</dataflow>
<dataflow id="271" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="272" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="273" from="empty_0" to="specinterface_ln0" fromId="255" toId="60">
</dataflow>
<dataflow id="274" from="empty_0" to="specinterface_ln0" fromId="255" toId="60">
</dataflow>
<dataflow id="275" from="empty_0" to="specinterface_ln0" fromId="255" toId="60">
</dataflow>
<dataflow id="276" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="277" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="278" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="279" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="60">
</dataflow>
<dataflow id="280" from="empty_0" to="specinterface_ln0" fromId="255" toId="60">
</dataflow>
<dataflow id="281" from="empty_0" to="specinterface_ln0" fromId="255" toId="60">
</dataflow>
<dataflow id="283" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="input" fromId="282" toId="61">
</dataflow>
<dataflow id="284" from="in_read" to="input" fromId="4" toId="61">
</dataflow>
<dataflow id="286" from="StgValue_285" to="input" fromId="285" toId="61">
</dataflow>
<dataflow id="287" from="input" to="zext_ln43" fromId="61" toId="62">
</dataflow>
<dataflow id="288" from="in_read" to="icmp_ln1549" fromId="4" toId="63">
</dataflow>
<dataflow id="290" from="StgValue_289" to="icmp_ln1549" fromId="289" toId="63">
</dataflow>
<dataflow id="291" from="in_read" to="icmp_ln938" fromId="4" toId="64">
</dataflow>
<dataflow id="292" from="StgValue_141" to="icmp_ln938" fromId="141" toId="64">
</dataflow>
<dataflow id="293" from="icmp_ln1560_1" to="or_ln1560" fromId="54" toId="65">
</dataflow>
<dataflow id="294" from="icmp_ln1560" to="or_ln1560" fromId="53" toId="65">
</dataflow>
<dataflow id="295" from="bitcast_ln741" to="tmp_1" fromId="51" toId="66">
</dataflow>
<dataflow id="296" from="StgValue_243" to="tmp_1" fromId="243" toId="66">
</dataflow>
<dataflow id="297" from="or_ln1560" to="and_ln1560" fromId="65" toId="67">
</dataflow>
<dataflow id="298" from="tmp_1" to="and_ln1560" fromId="66" toId="67">
</dataflow>
<dataflow id="299" from="and_ln1560" to="xor_ln1560" fromId="67" toId="68">
</dataflow>
<dataflow id="300" from="StgValue_111" to="xor_ln1560" fromId="111" toId="68">
</dataflow>
<dataflow id="301" from="zext_ln43" to="x0_V" fromId="62" toId="69">
</dataflow>
<dataflow id="303" from="StgValue_302" to="x0_V" fromId="302" toId="69">
</dataflow>
<dataflow id="305" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="r_1" fromId="304" toId="70">
</dataflow>
<dataflow id="306" from="in_read" to="r_1" fromId="4" toId="70">
</dataflow>
<dataflow id="308" from="StgValue_307" to="r_1" fromId="307" toId="70">
</dataflow>
<dataflow id="309" from="r_1" to="x0_V_1" fromId="70" toId="71">
</dataflow>
<dataflow id="311" from="StgValue_310" to="x0_V_1" fromId="310" toId="71">
</dataflow>
<dataflow id="313" from="_ssdm_op_BitConcatenate.i13.i7.i6" to="r_2" fromId="312" toId="72">
</dataflow>
<dataflow id="314" from="trunc_ln1386" to="r_2" fromId="34" toId="72">
</dataflow>
<dataflow id="316" from="StgValue_315" to="r_2" fromId="315" toId="72">
</dataflow>
<dataflow id="317" from="r_2" to="x0_V_2" fromId="72" toId="73">
</dataflow>
<dataflow id="319" from="StgValue_318" to="x0_V_2" fromId="318" toId="73">
</dataflow>
<dataflow id="320" from="icmp_ln1549" to="or_ln938" fromId="63" toId="74">
</dataflow>
<dataflow id="321" from="icmp_ln938" to="or_ln938" fromId="64" toId="74">
</dataflow>
<dataflow id="322" from="or_ln938" to="or_ln1560_1" fromId="74" toId="75">
</dataflow>
<dataflow id="323" from="xor_ln1560" to="or_ln1560_1" fromId="68" toId="75">
</dataflow>
<dataflow id="324" from="or_ln938" to="xor_ln938" fromId="74" toId="76">
</dataflow>
<dataflow id="325" from="StgValue_111" to="xor_ln938" fromId="111" toId="76">
</dataflow>
<dataflow id="326" from="icmp_ln1549_1" to="and_ln1549" fromId="33" toId="77">
</dataflow>
<dataflow id="327" from="xor_ln938" to="and_ln1549" fromId="76" toId="77">
</dataflow>
<dataflow id="328" from="and_ln1549" to="and_ln1549_1" fromId="77" toId="78">
</dataflow>
<dataflow id="329" from="xor_ln1560" to="and_ln1549_1" fromId="68" toId="78">
</dataflow>
<dataflow id="330" from="icmp_ln1549" to="or_ln1549" fromId="63" toId="79">
</dataflow>
<dataflow id="331" from="and_ln1549_1" to="or_ln1549" fromId="78" toId="79">
</dataflow>
<dataflow id="333" from="_ssdm_op_PartSelect.i8.i13.i32.i32" to="tmp_3" fromId="332" toId="80">
</dataflow>
<dataflow id="334" from="x0_V_1" to="tmp_3" fromId="71" toId="80">
</dataflow>
<dataflow id="336" from="StgValue_335" to="tmp_3" fromId="335" toId="80">
</dataflow>
<dataflow id="338" from="StgValue_337" to="tmp_3" fromId="337" toId="80">
</dataflow>
<dataflow id="339" from="icmp_ln1549" to="select_ln1549" fromId="63" toId="81">
</dataflow>
<dataflow id="341" from="StgValue_340" to="select_ln1549" fromId="340" toId="81">
</dataflow>
<dataflow id="342" from="tmp_3" to="select_ln1549" fromId="80" toId="81">
</dataflow>
<dataflow id="343" from="_ssdm_op_PartSelect.i8.i13.i32.i32" to="tmp_4" fromId="332" toId="82">
</dataflow>
<dataflow id="344" from="x0_V_2" to="tmp_4" fromId="73" toId="82">
</dataflow>
<dataflow id="345" from="StgValue_335" to="tmp_4" fromId="335" toId="82">
</dataflow>
<dataflow id="346" from="StgValue_337" to="tmp_4" fromId="337" toId="82">
</dataflow>
<dataflow id="347" from="_ssdm_op_PartSelect.i8.i13.i32.i32" to="tmp_5" fromId="332" toId="83">
</dataflow>
<dataflow id="348" from="x0_V" to="tmp_5" fromId="69" toId="83">
</dataflow>
<dataflow id="349" from="StgValue_335" to="tmp_5" fromId="335" toId="83">
</dataflow>
<dataflow id="350" from="StgValue_337" to="tmp_5" fromId="337" toId="83">
</dataflow>
<dataflow id="351" from="or_ln1560_1" to="select_ln1549_1" fromId="75" toId="84">
</dataflow>
<dataflow id="352" from="tmp_4" to="select_ln1549_1" fromId="82" toId="84">
</dataflow>
<dataflow id="353" from="tmp_5" to="select_ln1549_1" fromId="83" toId="84">
</dataflow>
<dataflow id="354" from="or_ln1549" to="select_ln1549_2" fromId="79" toId="85">
</dataflow>
<dataflow id="355" from="select_ln1549" to="select_ln1549_2" fromId="81" toId="85">
</dataflow>
<dataflow id="356" from="select_ln1549_1" to="select_ln1549_2" fromId="84" toId="85">
</dataflow>
<dataflow id="357" from="select_ln1549_2" to="ret_ln50" fromId="85" toId="86">
</dataflow>
<dataflow id="358" from="icmp_ln961" to="StgValue_2" fromId="27" toId="2">
</dataflow>
</dataflows>


</stg>
