// Seed: 2486459229
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  always_ff cover (id_1);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    output tri id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri id_4,
    output tri1 id_5,
    input wor id_6,
    output uwire id_7,
    output supply0 id_8,
    input wor id_9,
    output wire id_10,
    output tri id_11,
    inout wand id_12,
    input wire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri0 id_16,
    input supply0 id_17,
    output wire id_18
);
  module_0 modCall_1 (
      id_0,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
