=====
SETUP
-9.350
11.251
1.901
bin_img[26]_14_s0
2.158
2.540
n4902_s79
5.594
6.115
n4902_s53
6.115
6.251
n5379_s106
6.444
6.905
n5379_s93
7.829
8.355
n5379_s71
8.820
9.341
n5379_s53
9.986
10.503
n5379_s114
10.505
11.026
n5379_s111
11.026
11.163
n5379_s41
11.163
11.249
bin_view_s0
11.251
=====
SETUP
-3.857
5.702
1.844
u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_9.lut_9_ff_s0
1.838
2.221
n5425_s26
3.374
3.789
n5425_s25
5.241
5.702
mnist_view_s0
5.702
=====
SETUP
-2.492
8.519
6.026
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0
8.519
=====
SETUP
-2.287
3.293
1.005
dvi_y_7_s0
3.293
=====
SETUP
-2.287
3.293
1.005
dvi_y_8_s0
3.293
=====
SETUP
-2.287
3.293
1.005
dvi_y_9_s0
3.293
=====
SETUP
-2.281
3.295
1.014
dvi_y_1_s0
3.295
=====
SETUP
-2.281
3.295
1.014
dvi_y_2_s0
3.295
=====
SETUP
-2.281
3.295
1.014
dvi_y_3_s0
3.295
=====
SETUP
-2.281
3.295
1.014
dvi_y_4_s0
3.295
=====
SETUP
-2.281
3.295
1.014
dvi_y_5_s0
3.295
=====
SETUP
-2.281
3.295
1.014
dvi_y_6_s0
3.295
=====
SETUP
-2.280
3.264
0.984
dvi_y_0_s2
3.264
=====
SETUP
-2.137
4.744
2.607
vga_timing_m0/vs_reg_s1
0.886
1.269
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0
4.744
=====
SETUP
-2.118
3.446
1.328
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_11_s1
2.194
2.576
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_11_s1
3.446
=====
SETUP
-2.080
3.401
1.321
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s1
2.194
2.576
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s1
3.401
=====
SETUP
-2.043
3.372
1.328
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_0_s1
2.189
2.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_0_s1
3.372
=====
SETUP
-2.035
3.357
1.321
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_2_s1
2.194
2.577
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_2_s1
3.357
=====
SETUP
-2.023
3.352
1.328
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s1
2.189
2.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_6_s1
3.352
=====
SETUP
-1.974
3.079
1.105
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_9_s1
2.177
2.544
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_9_s1
3.079
=====
SETUP
-1.875
3.189
1.314
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s1
2.196
2.579
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s1
3.189
=====
SETUP
-1.872
3.204
1.333
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_1_s1
2.187
2.569
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s1
3.204
=====
SETUP
-1.872
3.212
1.340
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s1
2.194
2.577
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_3_s1
3.212
=====
SETUP
-1.856
3.189
1.333
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s1
2.196
2.579
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s1
3.189
=====
SETUP
-1.840
2.936
1.096
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_10_s1
2.196
2.564
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_10_s1
2.936
=====
HOLD
-2.580
1.175
3.756
vga_timing_m0/monitor_en_s0
0.399
0.579
input_camera_s0
1.175
=====
HOLD
-1.025
0.675
1.701
cmos_vsync_ibuf
0.000
0.675
prev_vsync_s0
0.675
=====
HOLD
-0.733
0.804
1.536
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s1
0.387
0.567
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s1
0.804
=====
HOLD
-0.733
0.806
1.539
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s1
0.390
0.570
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s1
0.806
=====
HOLD
-0.733
0.808
1.541
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s1
0.392
0.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s1
0.808
=====
HOLD
-0.719
0.980
1.699
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1
0.381
0.561
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1
0.980
=====
HOLD
-0.715
0.995
1.710
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s1
0.396
0.576
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s1
0.995
=====
HOLD
-0.707
0.986
1.693
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_1_s1
0.387
0.567
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_1_s1
0.986
=====
HOLD
-0.707
0.988
1.694
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s1
0.381
0.561
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s1
0.988
=====
HOLD
-0.704
0.989
1.693
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0
0.387
0.567
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_11_s1
0.989
=====
HOLD
-0.703
1.007
1.710
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s1
0.396
0.576
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s1
1.007
=====
HOLD
-0.639
0.902
1.541
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_10_s1
0.392
0.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s1
0.902
=====
HOLD
-0.613
0.928
1.541
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s1
0.392
0.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s1
0.928
=====
HOLD
-0.602
1.092
1.694
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s1
0.392
0.572
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s1
1.092
=====
HOLD
-0.324
1.387
1.711
bin_shr[1]_5_s0
0.933
1.109
bin_img[1]_5_s0
1.387
=====
HOLD
-0.324
1.384
1.708
bin_shr[0]_7_s0
0.930
1.106
bin_img[0]_7_s0
1.384
=====
HOLD
-0.324
1.374
1.698
bin_shr[3]_8_s0
0.920
1.096
bin_img[3]_8_s0
1.374
=====
HOLD
-0.324
1.409
1.734
bin_shr[4]_7_s0
0.956
1.132
bin_img[4]_7_s0
1.409
=====
HOLD
-0.324
1.412
1.736
bin_shr[4]_26_s0
0.958
1.134
bin_img[4]_26_s0
1.412
=====
HOLD
-0.324
1.388
1.713
bin_shr[13]_0_s0
0.935
1.111
bin_img[13]_0_s0
1.388
=====
HOLD
-0.324
1.412
1.736
bin_shr[14]_25_s0
0.958
1.134
bin_img[14]_25_s0
1.412
=====
HOLD
-0.324
1.412
1.736
bin_shr[14]_26_s0
0.958
1.134
bin_img[14]_26_s0
1.412
=====
HOLD
-0.324
1.405
1.729
bin_shr[18]_2_s0
0.951
1.128
bin_img[18]_2_s0
1.405
=====
HOLD
-0.324
1.405
1.729
bin_shr[18]_3_s0
0.951
1.128
bin_img[18]_3_s0
1.405
=====
HOLD
-0.324
1.387
1.711
bin_shr[24]_27_s0
0.933
1.109
bin_img[24]_27_s0
1.387
