#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Apr 21 15:59:02 2014
# Process ID: 5231
# Log file: /home/raghu/work/projects/dma3/dma3.srcs/vivado.log
# Journal file: /home/raghu/work/projects/dma3/dma3.srcs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raghu/work/projects/dma3/dma3.xpr
set_property ip_repo_paths  /home/raghu/work/projects/dma3/hls/simple_top/solution1/impl [current_fileset]
update_ip_catalog
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
report_ip_status -name ip_status_1 
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /simple_top_0 ] ]
report_ip_status -name ip_status_1 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
startgroup
set_property -dict [list CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {32}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
launch_chipscope_analyzer 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:3.0 ila_0
endgroup
set_property location {2 677 207} [get_bd_cells ila_0]
open_hw
connect_hw_server -host localhost -port 60001
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210251842876]
open_hw_target
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {simple_top_0_m_axi_inptr }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {processing_system7_0_axi_periph_m00_axi }]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
refresh_hw_device [lindex [get_hw_devices] 1]
refresh_hw_target {localhost/xilinx_tcf/Digilent/210251842876}
open_run synth_1 -name netlist_1
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
create_debug_core u_ila_0 labtools_ila_v3
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list dma3_i/processing_system7_0_fclk_clk0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[1]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[2]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[1]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[2]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[3]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[4]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[5]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[6]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[7]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[8]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[9]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[10]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[11]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[12]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[13]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[14]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[15]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[16]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[17]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[18]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[19]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[20]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[21]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[22]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[23]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[24]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[25]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[26]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[27]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[28]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[29]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[30]} {dma3_i/processing_system7_0_axi_periph_m00_axi_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_RRESP[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[1]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[2]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[3]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[4]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[5]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[6]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[7]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[8]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[9]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[10]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[11]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[12]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[13]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[14]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[15]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[16]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[17]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[18]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[19]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[20]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[21]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[22]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[23]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[24]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[25]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[26]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[27]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[28]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[29]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[30]} {dma3_i/processing_system7_0_axi_periph_m00_axi_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_BRESP[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_AWADDR[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_AWADDR[1]} {dma3_i/processing_system7_0_axi_periph_m00_axi_AWADDR[2]} {dma3_i/processing_system7_0_axi_periph_m00_axi_AWADDR[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {dma3_i/processing_system7_0_axi_periph_m00_axi_ARADDR[0]} {dma3_i/processing_system7_0_axi_periph_m00_axi_ARADDR[1]} {dma3_i/processing_system7_0_axi_periph_m00_axi_ARADDR[2]} {dma3_i/processing_system7_0_axi_periph_m00_axi_ARADDR[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_WDATA[0]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[1]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[2]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[3]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[4]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[5]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[6]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[7]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[8]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[9]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[10]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[11]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[12]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[13]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[14]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[15]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[16]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[17]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[18]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[19]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[20]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[21]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[22]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[23]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[24]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[25]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[26]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[27]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[28]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[29]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[30]} {dma3_i/simple_top_0_m_axi_inptr_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_RRESP[0]} {dma3_i/simple_top_0_m_axi_inptr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_BRESP[0]} {dma3_i/simple_top_0_m_axi_inptr_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_RDATA[0]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[1]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[2]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[3]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[4]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[5]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[6]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[7]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[8]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[9]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[10]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[11]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[12]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[13]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[14]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[15]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[16]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[17]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[18]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[19]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[20]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[21]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[22]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[23]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[24]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[25]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[26]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[27]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[28]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[29]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[30]} {dma3_i/simple_top_0_m_axi_inptr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWSIZE[0]} {dma3_i/simple_top_0_m_axi_inptr_AWSIZE[1]} {dma3_i/simple_top_0_m_axi_inptr_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWLEN[0]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[1]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[2]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[3]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[4]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[5]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[6]} {dma3_i/simple_top_0_m_axi_inptr_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWADDR[0]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[1]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[2]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[3]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[4]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[5]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[6]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[7]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[8]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[9]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[10]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[11]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[12]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[13]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[14]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[15]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[16]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[17]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[18]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[19]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[20]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[21]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[22]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[23]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[24]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[25]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[26]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[27]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[28]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[29]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[30]} {dma3_i/simple_top_0_m_axi_inptr_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_AWBURST[0]} {dma3_i/simple_top_0_m_axi_inptr_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARSIZE[0]} {dma3_i/simple_top_0_m_axi_inptr_ARSIZE[1]} {dma3_i/simple_top_0_m_axi_inptr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARLEN[0]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[1]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[2]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[3]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[4]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[5]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[6]} {dma3_i/simple_top_0_m_axi_inptr_ARLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[0]} {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[1]} {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[2]} {dma3_i/simple_top_0_m_axi_inptr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARBURST[0]} {dma3_i/simple_top_0_m_axi_inptr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {dma3_i/simple_top_0_m_axi_inptr_ARADDR[0]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[1]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[2]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[3]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[4]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[5]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[6]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[7]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[8]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[9]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[10]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[11]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[12]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[13]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[14]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[15]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[16]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[17]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[18]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[19]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[20]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[21]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[22]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[23]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[24]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[25]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[26]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[27]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[28]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[29]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[30]} {dma3_i/simple_top_0_m_axi_inptr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list dma3_i/processing_system7_0_axi_periph_m00_axi_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_BID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list dma3_i/simple_top_0_m_axi_inptr_WVALID ]]
save_constraints -force
set_property needs_refresh false [get_runs synth_1]
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
delete_bd_objs [get_bd_cells ila_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name netlist_1
implement_debug_core
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
run_hw_ila hw_ila_1 -trigger_now 1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {dma3_i/simple_top_0_m_axi_inptr_ARADDR}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes dma3_i/simple_top_0_m_axi_inptr_ARVALID -of_objects [get_hw_ilas hw_ila_1]]
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
wait_on_hw_ila -timeout 0 hw_ila_1
upload_hw_ila_data hw_ila_1
run_hw_ila hw_ila_1
wait_on_hw_ila -timeout 0 hw_ila_1
upload_hw_ila_data hw_ila_1
refresh_hw_target {localhost/xilinx_tcf/Digilent/210251842876}
run_hw_ila hw_ila_1 -trigger_now 1
refresh_hw_target {localhost/xilinx_tcf/Digilent/210251842876}
refresh_hw_device [lindex [get_hw_devices] 1]
run_hw_ila hw_ila_1
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1 -trigger_now 1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
run_hw_ila hw_ila_1 -trigger_now 1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1 -trigger_now 1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
run_hw_ila hw_ila_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
run_hw_ila hw_ila_1
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
refresh_hw_target {localhost/xilinx_tcf/Digilent/210251842876}
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
close_hw_target {localhost/xilinx_tcf/Digilent/210251842876}
refresh_hw_server {localhost}
connect_hw_server -host localhost -port 60001
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
refresh_design
close_project
open_project -read_only /home/raghu/work/tools/xilinx/Vivado/2013.3/examples/Vivado_Tutorial/Projects/zynq/zynq.xpr
save_project_as exampleProjectZynq /home/raghu/work/projects/exampleProjectZynq -force
open_bd_design {/home/raghu/work/projects/exampleProjectZynq/exampleProjectZynq.srcs/sources_1/bd/zynq_1/zynq_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
delete_bd_objs [get_bd_cells axi_datamover_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_m_axi_mm2s_data_width {128} CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_0]
endgroup
