// Seed: 3223247784
module module_0 #(
    parameter id_1 = 32'd34
);
  parameter id_1 = 1;
  logic [7:0] id_2;
  assign id_2[id_1] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd94,
    parameter id_4 = 32'd93
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  wire [id_2 : -1] id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [~  id_4  &  1 : 1  <<  { 'b0 {  -1 'd0 }  }] id_7;
  ;
endmodule
