\hypertarget{stm32f7xx__hal__pwr__ex_8h}{}\doxysection{Autodrone32/\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.h File Reference}
\label{stm32f7xx__hal__pwr__ex_8h}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_pwr\_ex.h@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_pwr\_ex.h}}


Header file of PWR HAL Extension module.  


{\ttfamily \#include \char`\"{}../../../\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga0da8e7cbe0826e93b777ae4419a1cd05}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880b5a87187790660ad881a7d655d3c2}{PWR\+\_\+\+CSR2\+\_\+\+EWUP1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga0c718de5967a8d2cec63d0b5fe0b2ada}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff300e908d03514860d64564c8238071}{PWR\+\_\+\+CSR2\+\_\+\+EWUP2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga0cd92601d07cf7594716c22a0aa3ba26}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6c71dbb90a6d9686d26e6acdff7bb}{PWR\+\_\+\+CSR2\+\_\+\+EWUP3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga043f15e42e900b9609b0558f68ba4bb9}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75748b27a1d912938c41e41f1d08d01c}{PWR\+\_\+\+CSR2\+\_\+\+EWUP4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gaef728b0a555c4f84d27367c34d993774}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8a9594c8cfd34d5c8329d64e55273}{PWR\+\_\+\+CSR2\+\_\+\+EWUP5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gabe5bf6bf78f3beecf4eb7180e7e31671}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb014af72197cbc8e28fb4b46819827b}{PWR\+\_\+\+CSR2\+\_\+\+EWUP6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gaeb626f09f1270e2a23729dac3fd269d1}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880b5a87187790660ad881a7d655d3c2}{PWR\+\_\+\+CSR2\+\_\+\+EWUP1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga1216218e63be4edd833ba66170266903}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff300e908d03514860d64564c8238071}{PWR\+\_\+\+CSR2\+\_\+\+EWUP2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gacb7728048ff1fb42457c3b60cb5a8069}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6c71dbb90a6d9686d26e6acdff7bb}{PWR\+\_\+\+CSR2\+\_\+\+EWUP3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gaa53d4e6305c7d8aa72c851c8d2749fa9}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75748b27a1d912938c41e41f1d08d01c}{PWR\+\_\+\+CSR2\+\_\+\+EWUP4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga8e8488c6402a2b350ec77c1fb16bdf43}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN5\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8a9594c8cfd34d5c8329d64e55273}{PWR\+\_\+\+CSR2\+\_\+\+EWUP5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga1c391eb7544741b9d981d0d38bfcf52e}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN6\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb014af72197cbc8e28fb4b46819827b}{PWR\+\_\+\+CSR2\+\_\+\+EWUP6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga71106c9ef5fe0ce824983011cf5812db}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1532f49233320e318a424fe32203b064}{PWR\+\_\+\+CR2\+\_\+\+WUPP1}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880b5a87187790660ad881a7d655d3c2}{PWR\+\_\+\+CSR2\+\_\+\+EWUP1}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga2fa3e2360a56cd447dd49de0b075313f}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698e757c66109dcedd4467fef8fe547b}{PWR\+\_\+\+CR2\+\_\+\+WUPP2}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff300e908d03514860d64564c8238071}{PWR\+\_\+\+CSR2\+\_\+\+EWUP2}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gad1b726fce8345126b6bd9a38cc93de1a}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85b189fb0cb1d7a46e07536e093cc8ce}{PWR\+\_\+\+CR2\+\_\+\+WUPP3}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6c71dbb90a6d9686d26e6acdff7bb}{PWR\+\_\+\+CSR2\+\_\+\+EWUP3}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga5345ca56a0983765d0d6a97c5a53d910}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN4\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf220472f6f0e8d46e1796d48602bdb18}{PWR\+\_\+\+CR2\+\_\+\+WUPP4}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75748b27a1d912938c41e41f1d08d01c}{PWR\+\_\+\+CSR2\+\_\+\+EWUP4}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga602a80b3379fe10be146b365bd85fe01}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN5\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df74a55d4a862ebc9ba47ec68a5a818}{PWR\+\_\+\+CR2\+\_\+\+WUPP5}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8a9594c8cfd34d5c8329d64e55273}{PWR\+\_\+\+CSR2\+\_\+\+EWUP5}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_ga46e1b210a3805f27c4ae46a4cdc22f82}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN6\+\_\+\+LOW}}~(uint32\+\_\+t)((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69a2e96770713aebeee5ec3996386b}{PWR\+\_\+\+CR2\+\_\+\+WUPP6}}$<$$<$6) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb014af72197cbc8e28fb4b46819827b}{PWR\+\_\+\+CSR2\+\_\+\+EWUP6}})
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator__state__in___under_drive__mode_gafb4358eecfe7e28595e4004e0232b0c7}{PWR\+\_\+\+MAINREGULATOR\+\_\+\+UNDERDRIVE\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2d9c42baced6964f88a2f5b82efb0a}{PWR\+\_\+\+CR1\+\_\+\+MRUDS}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator__state__in___under_drive__mode_gac401bc466719bff4d54854cce6382be0}{PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+UNDERDRIVE\+\_\+\+ON}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\+\_\+\+CR1\+\_\+\+LPDS}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c513409a6f2017167955cb73c42654c}{PWR\+\_\+\+CR1\+\_\+\+LPUDS}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___over___under___drive___flag_ga06e6f676b98662bb8a707b43f3505a93}{PWR\+\_\+\+FLAG\+\_\+\+ODRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b7be10191e6bc802d4162c62dc8468}{PWR\+\_\+\+CSR1\+\_\+\+ODRDY}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___over___under___drive___flag_ga69becd2046640bb5616a10b183c6876c}{PWR\+\_\+\+FLAG\+\_\+\+ODSWRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a09d4af8e3a928f7ff8a681c936a0a}{PWR\+\_\+\+CSR1\+\_\+\+ODSWRDY}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___over___under___drive___flag_ga9f3b9b846acf34e8a18af7bcf81d8c79}{PWR\+\_\+\+FLAG\+\_\+\+UDRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ab041a43cb6409a0fad59c5d0df631}{PWR\+\_\+\+CSR1\+\_\+\+UDRDY}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wakeup___pins___flag_gad86d2054dea114939435fa100026b989}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f6a2abbccc4b65e1b531618927e71a}{PWR\+\_\+\+CSR2\+\_\+\+WUPF1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wakeup___pins___flag_gaa2032c698a41da40fa67d2bf8bdba140}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac752e520a530f84556121ae2685f47}{PWR\+\_\+\+CSR2\+\_\+\+WUPF2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wakeup___pins___flag_ga73135bec9bd69360f563397e3b267f07}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa772158df6f3f266a40fc11c91a1f44d}{PWR\+\_\+\+CSR2\+\_\+\+WUPF3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wakeup___pins___flag_ga3d1e5cee9ea5823579f4b95cc000dc10}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2db21ff7703a92fcc462a771041a1}{PWR\+\_\+\+CSR2\+\_\+\+WUPF4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wakeup___pins___flag_gaeb8bc3c792eab9e2b8f01b466bb0a42b}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a1f553a45b09295318eb8db6b51193}{PWR\+\_\+\+CSR2\+\_\+\+WUPF5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___wakeup___pins___flag_ga4ae202a41783eec77cd2e2705e4800d7}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978383d85db8be197da1892b223b67ab}{PWR\+\_\+\+CSR2\+\_\+\+WUPF6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaa6904ae4fd3b27e546a1a9ca86fd0325}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVE\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{PWR\+\_\+\+CR1\+\_\+\+ODEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Over drive mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga1bfa0d1a811b22c638028e721a8f25fe}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVE\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{PWR\+\_\+\+CR1\+\_\+\+ODEN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga1f5fd3a41a03c729b283bf05af030716}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVESWITCHING\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{PWR\+\_\+\+CR1\+\_\+\+ODSWEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Over drive switching. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaadf09628cdf4a7c430a53eb850d42d70}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVESWITCHING\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{PWR\+\_\+\+CR1\+\_\+\+ODSWEN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gafbaac4011a44566b0ba2a563736cca09}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+UNDERDRIVE\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{PWR\+\_\+\+CR1\+\_\+\+UDEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Under drive mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga207c042d72bfea9979134c54c4f81275}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+UNDERDRIVE\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{PWR\+\_\+\+CR1\+\_\+\+UDEN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga846a66516ac8a6212f414f3d801169f9}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+ODRUDR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR1 \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check PWR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga474f22f28c87cc54df405d83852fcac1}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+ODRUDR\+\_\+\+FLAG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR1 $\vert$= (\mbox{\hyperlink{group___p_w_r_ex___over___under___drive___flag_ga9f3b9b846acf34e8a18af7bcf81d8c79}{PWR\+\_\+\+FLAG\+\_\+\+UDRDY}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334af2fb57636b3d8cf484a91ae77062}{PWR\+\_\+\+CSR1\+\_\+\+EIWUP}}))
\begin{DoxyCompactList}\small\item\em Clear the Under-\/\+Drive Ready flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga4f35c4eed3de35db5422548943cf8b1b}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+WAKEUP\+\_\+\+FLAG}}(\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR2 \& (\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check Wake Up flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaf8743ab41addcd227d879ea209062f77}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+WAKEUP\+\_\+\+FLAG}}(\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR2 $\vert$=  (\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the Wake\+Up pins flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga33dc716af19621b8c3ad42d7d41abef5}{IS\+\_\+\+PWR\+\_\+\+REGULATOR\+\_\+\+UNDERDRIVE}}(REGULATOR)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gaeaf76825d2cd2408f3eee718c1275a6d}{IS\+\_\+\+PWR\+\_\+\+WAKEUP\+\_\+\+PIN}}(\+\_\+\+\_\+\+PIN\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga2978c7160c8d166f1bf2bf39e4bf33f7}{HAL\+\_\+\+PWREx\+\_\+\+Get\+Voltage\+Range}} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga1a1e616641c2dc696681ace585d9afb5}{HAL\+\_\+\+PWREx\+\_\+\+Control\+Voltage\+Scaling}} (uint32\+\_\+t Voltage\+Scaling)
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga86c72a23f89c3c335ab784f42536b106}{HAL\+\_\+\+PWREx\+\_\+\+Enable\+Flash\+Power\+Down}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga12385932ad48ece7fde94d5c3db5cd19}{HAL\+\_\+\+PWREx\+\_\+\+Disable\+Flash\+Power\+Down}} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga21165778ccc2144040c6a935c9f794a7}{HAL\+\_\+\+PWREx\+\_\+\+Enable\+Bk\+Up\+Reg}} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gae1b50407389e3ce1132eceb013f823d1}{HAL\+\_\+\+PWREx\+\_\+\+Disable\+Bk\+Up\+Reg}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga87be678272b0c42e99168e6eba8eba1b}{HAL\+\_\+\+PWREx\+\_\+\+Enable\+Main\+Regulator\+Low\+Voltage}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gae99048e691f076b48d10ea34d90410b2}{HAL\+\_\+\+PWREx\+\_\+\+Disable\+Main\+Regulator\+Low\+Voltage}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gad40f6ad33641706995cde2d1cf69c12d}{HAL\+\_\+\+PWREx\+\_\+\+Enable\+Low\+Regulator\+Low\+Voltage}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga018ead4ad78fb4f5e271ac7c155ec7c2}{HAL\+\_\+\+PWREx\+\_\+\+Disable\+Low\+Regulator\+Low\+Voltage}} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gaaf092495bffd53ad2fe6a91f90f87032}{HAL\+\_\+\+PWREx\+\_\+\+Enable\+Over\+Drive}} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga6f554749076c25dfc33b9cebb0408780}{HAL\+\_\+\+PWREx\+\_\+\+Disable\+Over\+Drive}} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga46be5e3415921800ca13015da2a0b301}{HAL\+\_\+\+PWREx\+\_\+\+Enter\+Under\+Drive\+STOPMode}} (uint32\+\_\+t Regulator, uint8\+\_\+t STOPEntry)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL Extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

