INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 5/project_5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 5/project_5.srcs/sources_1/ip/ipmemory/sim/ipmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipmemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 5/project_5.srcs/sources_1/new/supplemental_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module supplemental_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 5/project_5.srcs/sources_1/new/memory_controller_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_controller_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 5/project_5.srcs/sources_1/new/Mem_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 5/project_5.srcs/sim_1/new/Mem_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 5/project_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
