# Zynq Ultrascale+ MPSoC zcu102 designs

----
## EDITING SYSTEM>BD IN GUI (ONE TIME..)
1. create ports
2. connect wires
3. run connection automation
4. create memory map
5. validate_bd_design
6. write_bd_tcl ./system_bd.tcl

----
## DESIGN LOOP
1. Make verilog change..
2. make
3. profit

