/* Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS64) Path("C:/intelFPGA/17.1/Lab4_RNGandROm_Sohail_M/syn3/output_files/") File("Lab4_Sohail_M.pof") MfrSpec(OpMask(1) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
