\hypertarget{group__UART__LINE}{}\section{U\+A\+RT Line Interface}
\label{group__UART__LINE}\index{UART Line Interface@{UART Line Interface}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__UART__LINE_ga8e9059237616c661191ac9fd517a812e}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+e}} \mbox{\hyperlink{group__UART__LINE_ga1e6b5e04034d586d0a66297b152a43c4}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__UART__LINE_ga737333dc2e06f30e344ca799a37c91b8}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+e}} \mbox{\hyperlink{group__UART__LINE_gaf2b594c54a5c750b62111afe25088c81}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__UART__LINE_ga8ac3151dbe5902aca34e2a07ff9747b1}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+e}} \mbox{\hyperlink{group__UART__LINE_ga40ed81a89ceaf6e4ef0ec49c16415bf3}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__UART__LINE_ga9bd71509496adb0f07549c10d42ff745}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \mbox{\hyperlink{group__UART__LINE_ga2ce8b3524fc9491e21758f2f7bef7557}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__UART__LINE_ga8e9059237616c661191ac9fd517a812e}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+e}} \{ \mbox{\hyperlink{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea8e6dde256ccc0e00c8220d8a002d8462}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+5}} = 0, 
\mbox{\hyperlink{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea2d6b0240b4c0e3bbd99186d2f450f355}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+6}} = 1, 
\mbox{\hyperlink{group__UART__LINE_gga8e9059237616c661191ac9fd517a812eaecb20bdd3112cce862885c03022a2b85}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+7}} = 2, 
\mbox{\hyperlink{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea17ec494b5b01b3df7a72ad04c0669d26}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+8}} = 3
 \}
\item 
enum \mbox{\hyperlink{group__UART__LINE_ga737333dc2e06f30e344ca799a37c91b8}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+e}} \{ \mbox{\hyperlink{group__UART__LINE_gga737333dc2e06f30e344ca799a37c91b8a2f51c01895d553e022a2046f02eae7fe}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+1}} = 0, 
\mbox{\hyperlink{group__UART__LINE_gga737333dc2e06f30e344ca799a37c91b8a231116c8c18bbf327691ce9a502ad652}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+2}} = 1
 \}
\item 
enum \mbox{\hyperlink{group__UART__LINE_ga8ac3151dbe5902aca34e2a07ff9747b1}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+e}} \{ \mbox{\hyperlink{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1a523b65746607f14ca2b15f5ed3f628c2}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+I\+S\+A\+B\+LE}} = 0, 
\mbox{\hyperlink{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1ae2df25e2765f1dd8589f50241c934101}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}} = 1, 
\mbox{\hyperlink{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1af10a3a027c681b2fa477e8b0cb62a2e3}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}} = 2
 \}
\item 
enum \mbox{\hyperlink{group__UART__LINE_ga9bd71509496adb0f07549c10d42ff745}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745adf1a0232364a443d3e38a404ca891a95}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+FE}} = 1 $<$$<$ 7, 
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a93d8b3b386c04f6a0c1d3ae4fdfcb7d1}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+E\+MT}} = 1 $<$$<$ 6, 
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a9d3cf11aaf20212422e33751c022675e}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+H\+RE}} = 1 $<$$<$ 5, 
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745ab49fb93351da7987b91b7273ece39e63}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+BI}} = 1 $<$$<$ 4, 
\newline
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745ab2cbd8363574ae718655fe7864915a5e}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+FE}} = 1 $<$$<$ 3, 
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a43c8433bf18930f1c23a17364d826ff6}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+PE}} = 1 $<$$<$ 2, 
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a4eaf725c87c8683f111155b626cee20a}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OE}} = 1 $<$$<$ 1, 
\mbox{\hyperlink{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a04da1ad7857dc7152c136c8a4dc34024}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+DR}} = 1 $<$$<$ 0
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__LINE_ga2f0389c496161763a16d13842d9ea0ab}{alt\+\_\+16550\+\_\+line\+\_\+config\+\_\+set}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, \mbox{\hyperlink{group__UART__LINE_ga1e6b5e04034d586d0a66297b152a43c4}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+t}} databits, \mbox{\hyperlink{group__UART__LINE_ga40ed81a89ceaf6e4ef0ec49c16415bf3}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+t}} parity, \mbox{\hyperlink{group__UART__LINE_gaf2b594c54a5c750b62111afe25088c81}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+t}} stopbits)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__LINE_gaf5d846b85f79c13c8c673552080be841}{alt\+\_\+16550\+\_\+line\+\_\+break\+\_\+enable}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__LINE_ga448e8d9d2c31756d7ce766b2aa5e2f91}{alt\+\_\+16550\+\_\+line\+\_\+break\+\_\+disable}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__LINE_gae108dc72c29861f56514d4204d52c0ed}{alt\+\_\+16550\+\_\+line\+\_\+status\+\_\+get}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, uint32\+\_\+t $\ast$status)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This group of A\+P\+Is provides access, configuration, and control of the U\+A\+RT Line interface. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__UART__LINE_ga1e6b5e04034d586d0a66297b152a43c4}\label{group__UART__LINE_ga1e6b5e04034d586d0a66297b152a43c4}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_DATABITS\_t@{ALT\_16550\_DATABITS\_t}}
\index{ALT\_16550\_DATABITS\_t@{ALT\_16550\_DATABITS\_t}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_DATABITS\_t}{ALT\_16550\_DATABITS\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__LINE_ga8e9059237616c661191ac9fd517a812e}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+e}}
 \mbox{\hyperlink{group__UART__LINE_ga1e6b5e04034d586d0a66297b152a43c4}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+t}}}

This type definition enumerates the supported databits per frame. \mbox{\Hypertarget{group__UART__LINE_ga2ce8b3524fc9491e21758f2f7bef7557}\label{group__UART__LINE_ga2ce8b3524fc9491e21758f2f7bef7557}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_t@{ALT\_16550\_LINE\_STATUS\_t}}
\index{ALT\_16550\_LINE\_STATUS\_t@{ALT\_16550\_LINE\_STATUS\_t}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_LINE\_STATUS\_t}{ALT\_16550\_LINE\_STATUS\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__LINE_ga9bd71509496adb0f07549c10d42ff745}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}
 \mbox{\hyperlink{group__UART__LINE_ga2ce8b3524fc9491e21758f2f7bef7557}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}}

This type definition enumerates the set of U\+A\+RT line status conditions as register mask values. \mbox{\Hypertarget{group__UART__LINE_ga40ed81a89ceaf6e4ef0ec49c16415bf3}\label{group__UART__LINE_ga40ed81a89ceaf6e4ef0ec49c16415bf3}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_PARITY\_t@{ALT\_16550\_PARITY\_t}}
\index{ALT\_16550\_PARITY\_t@{ALT\_16550\_PARITY\_t}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_PARITY\_t}{ALT\_16550\_PARITY\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__LINE_ga8ac3151dbe5902aca34e2a07ff9747b1}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+e}}
 \mbox{\hyperlink{group__UART__LINE_ga40ed81a89ceaf6e4ef0ec49c16415bf3}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+t}}}

This type definition enumerates the possible parity to use per frame. \mbox{\Hypertarget{group__UART__LINE_gaf2b594c54a5c750b62111afe25088c81}\label{group__UART__LINE_gaf2b594c54a5c750b62111afe25088c81}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_STOPBITS\_t@{ALT\_16550\_STOPBITS\_t}}
\index{ALT\_16550\_STOPBITS\_t@{ALT\_16550\_STOPBITS\_t}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_STOPBITS\_t}{ALT\_16550\_STOPBITS\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__LINE_ga737333dc2e06f30e344ca799a37c91b8}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+e}}
 \mbox{\hyperlink{group__UART__LINE_gaf2b594c54a5c750b62111afe25088c81}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+t}}}

This type definition enumerates the supported stopbits per frame. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__UART__LINE_ga8e9059237616c661191ac9fd517a812e}\label{group__UART__LINE_ga8e9059237616c661191ac9fd517a812e}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_DATABITS\_e@{ALT\_16550\_DATABITS\_e}}
\index{ALT\_16550\_DATABITS\_e@{ALT\_16550\_DATABITS\_e}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_DATABITS\_e}{ALT\_16550\_DATABITS\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__LINE_ga8e9059237616c661191ac9fd517a812e}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+e}}}

This type definition enumerates the supported databits per frame. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_DATABITS\_5@{ALT\_16550\_DATABITS\_5}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_DATABITS\_5@{ALT\_16550\_DATABITS\_5}}}\mbox{\Hypertarget{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea8e6dde256ccc0e00c8220d8a002d8462}\label{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea8e6dde256ccc0e00c8220d8a002d8462}} 
A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+5&This option selects 5 databits per frame. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_DATABITS\_6@{ALT\_16550\_DATABITS\_6}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_DATABITS\_6@{ALT\_16550\_DATABITS\_6}}}\mbox{\Hypertarget{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea2d6b0240b4c0e3bbd99186d2f450f355}\label{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea2d6b0240b4c0e3bbd99186d2f450f355}} 
A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+6&This option selects 6 databits per frame. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_DATABITS\_7@{ALT\_16550\_DATABITS\_7}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_DATABITS\_7@{ALT\_16550\_DATABITS\_7}}}\mbox{\Hypertarget{group__UART__LINE_gga8e9059237616c661191ac9fd517a812eaecb20bdd3112cce862885c03022a2b85}\label{group__UART__LINE_gga8e9059237616c661191ac9fd517a812eaecb20bdd3112cce862885c03022a2b85}} 
A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+7&This option selects 7 databits per frame. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_DATABITS\_8@{ALT\_16550\_DATABITS\_8}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_DATABITS\_8@{ALT\_16550\_DATABITS\_8}}}\mbox{\Hypertarget{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea17ec494b5b01b3df7a72ad04c0669d26}\label{group__UART__LINE_gga8e9059237616c661191ac9fd517a812ea17ec494b5b01b3df7a72ad04c0669d26}} 
A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+8&This option selects 8 databits per frame. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__UART__LINE_ga9bd71509496adb0f07549c10d42ff745}\label{group__UART__LINE_ga9bd71509496adb0f07549c10d42ff745}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_e@{ALT\_16550\_LINE\_STATUS\_e}}
\index{ALT\_16550\_LINE\_STATUS\_e@{ALT\_16550\_LINE\_STATUS\_e}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_LINE\_STATUS\_e}{ALT\_16550\_LINE\_STATUS\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__LINE_ga9bd71509496adb0f07549c10d42ff745}{A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}}

This type definition enumerates the set of U\+A\+RT line status conditions as register mask values. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_RFE@{ALT\_16550\_LINE\_STATUS\_RFE}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_RFE@{ALT\_16550\_LINE\_STATUS\_RFE}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745adf1a0232364a443d3e38a404ca891a95}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745adf1a0232364a443d3e38a404ca891a95}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+FE&Receiver F\+I\+FO Error. This status indicates that one or more parity error, framing error, or break indication exists in the receiver F\+I\+FO. It is only set when F\+I\+FO is enabled. This status cleared when line status is read, the character with the issue is at the top of the F\+I\+FO, and when no other issues exist in the F\+I\+FO. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_TEMT@{ALT\_16550\_LINE\_STATUS\_TEMT}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_TEMT@{ALT\_16550\_LINE\_STATUS\_TEMT}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a93d8b3b386c04f6a0c1d3ae4fdfcb7d1}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a93d8b3b386c04f6a0c1d3ae4fdfcb7d1}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+E\+MT&Transmitter E\+Mp\+Ty (Empty). This status indicates that transmitter shift register is empty. If F\+I\+F\+Os are enabled, the status is set when the transmitter F\+I\+FO is also empty. This status is cleared when the transmitter shift registers is loaded by writing to the U\+A\+RT transmitter buffer or transmitter F\+I\+FO if F\+I\+F\+Os are enabled. This is done by calling \mbox{\hyperlink{group__UART__BASIC_gac16e07d06c432803c734854ab9789dcd}{alt\+\_\+16550\+\_\+write()}} and \mbox{\hyperlink{group__UART__FIFO_ga8d30fc6d9735e51d61c10a5ff86c416e}{alt\+\_\+16550\+\_\+fifo\+\_\+write()}} respectively. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_THRE@{ALT\_16550\_LINE\_STATUS\_THRE}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_THRE@{ALT\_16550\_LINE\_STATUS\_THRE}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a9d3cf11aaf20212422e33751c022675e}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a9d3cf11aaf20212422e33751c022675e}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+H\+RE&Transmitter Holding Register Empty. This status indicates that the transmitter will run out of data soon. The definition of soon depends on whether the F\+I\+F\+Os are enabled.

If F\+I\+F\+Os are disabled, this status indicates that the transmitter will run out of data to send after the current transmit shift register completes. In this case, this status is cleared when the data is written to the U\+A\+RT. This can be done by calling \mbox{\hyperlink{group__UART__BASIC_gac16e07d06c432803c734854ab9789dcd}{alt\+\_\+16550\+\_\+write()}}.

If F\+I\+F\+Os are enabled, this status indicates that the transmitter F\+I\+FO level is below the transmitter trigger level specified. In this case, this status is cleared by writing a sufficiently large buffer to the transmitter F\+I\+FO such that the F\+I\+FO is filled above the transmitter trigger level specified by calling \mbox{\hyperlink{group__UART__FIFO_ga8d30fc6d9735e51d61c10a5ff86c416e}{alt\+\_\+16550\+\_\+fifo\+\_\+write()}} or by adjusting the transmitter trigger level appropriately by calling \mbox{\hyperlink{group__UART__FIFO_ga04495be392cdd03da90dc3480bb50927}{alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+tx()}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_BI@{ALT\_16550\_LINE\_STATUS\_BI}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_BI@{ALT\_16550\_LINE\_STATUS\_BI}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745ab49fb93351da7987b91b7273ece39e63}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745ab49fb93351da7987b91b7273ece39e63}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+BI&Break Interrupt. This status indicates that a break interrupt sequence is detected in the incoming serial data. This happens when the the data is 0 for longer than a frame would normally be transmitted. The break interrupt status is cleared by reading the line status by calling \mbox{\hyperlink{group__UART__LINE_gae108dc72c29861f56514d4204d52c0ed}{alt\+\_\+16550\+\_\+line\+\_\+status\+\_\+get()}}.

If F\+I\+F\+Os are enabled, this status will be set when the character with the break interrupt status is at the top of the receiver F\+I\+FO. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_FE@{ALT\_16550\_LINE\_STATUS\_FE}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_FE@{ALT\_16550\_LINE\_STATUS\_FE}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745ab2cbd8363574ae718655fe7864915a5e}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745ab2cbd8363574ae718655fe7864915a5e}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+FE&Framing Error. This status indicates that a framing error occurred in the receiver. This happens when the receiver detects a missing or incorrect number of stopbit(s).

If F\+I\+F\+Os are enabled, this status will be set when the character with the framing error is at the top of the F\+I\+FO. When a framing error occurs, the U\+A\+RT attempts to resynchronize with the transmitting U\+A\+RT. This status is also set if break interrupt occurred. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_PE@{ALT\_16550\_LINE\_STATUS\_PE}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_PE@{ALT\_16550\_LINE\_STATUS\_PE}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a43c8433bf18930f1c23a17364d826ff6}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a43c8433bf18930f1c23a17364d826ff6}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+PE&Parity Error. This status indicates that a parity error occurred in the receiver.

If F\+I\+F\+Os are enabled, this status will be set when the character with the parity error is at the top of the receiver F\+I\+FO. This status is also set if a break interrupt occurred. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_OE@{ALT\_16550\_LINE\_STATUS\_OE}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_OE@{ALT\_16550\_LINE\_STATUS\_OE}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a4eaf725c87c8683f111155b626cee20a}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a4eaf725c87c8683f111155b626cee20a}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OE&Overrun Error. This status indicates that an overrun occurred in the receiver.

If F\+I\+F\+Os are disabled, the arriving character will overwrite the existing character in the receiver. Any previously existing character(s) will be lost.

If F\+I\+F\+Os are disabled, the arriving character will be discarded. The buffer will continue to contain the preexisting characters. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_LINE\_STATUS\_DR@{ALT\_16550\_LINE\_STATUS\_DR}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_LINE\_STATUS\_DR@{ALT\_16550\_LINE\_STATUS\_DR}}}\mbox{\Hypertarget{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a04da1ad7857dc7152c136c8a4dc34024}\label{group__UART__LINE_gga9bd71509496adb0f07549c10d42ff745a04da1ad7857dc7152c136c8a4dc34024}} 
A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+DR&Data Ready. This status indicates that the receiver or receiver F\+I\+FO contains at least one character. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__UART__LINE_ga8ac3151dbe5902aca34e2a07ff9747b1}\label{group__UART__LINE_ga8ac3151dbe5902aca34e2a07ff9747b1}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_PARITY\_e@{ALT\_16550\_PARITY\_e}}
\index{ALT\_16550\_PARITY\_e@{ALT\_16550\_PARITY\_e}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_PARITY\_e}{ALT\_16550\_PARITY\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__LINE_ga8ac3151dbe5902aca34e2a07ff9747b1}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+e}}}

This type definition enumerates the possible parity to use per frame. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_PARITY\_DISABLE@{ALT\_16550\_PARITY\_DISABLE}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_PARITY\_DISABLE@{ALT\_16550\_PARITY\_DISABLE}}}\mbox{\Hypertarget{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1a523b65746607f14ca2b15f5ed3f628c2}\label{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1a523b65746607f14ca2b15f5ed3f628c2}} 
A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+I\+S\+A\+B\+LE&This option disables the parity error detection bit in the data frame. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_PARITY\_ODD@{ALT\_16550\_PARITY\_ODD}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_PARITY\_ODD@{ALT\_16550\_PARITY\_ODD}}}\mbox{\Hypertarget{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1ae2df25e2765f1dd8589f50241c934101}\label{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1ae2df25e2765f1dd8589f50241c934101}} 
A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD&This option enables the odd parity error detection bit in the data frame. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_PARITY\_EVEN@{ALT\_16550\_PARITY\_EVEN}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_PARITY\_EVEN@{ALT\_16550\_PARITY\_EVEN}}}\mbox{\Hypertarget{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1af10a3a027c681b2fa477e8b0cb62a2e3}\label{group__UART__LINE_gga8ac3151dbe5902aca34e2a07ff9747b1af10a3a027c681b2fa477e8b0cb62a2e3}} 
A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN&This option enables the even parity error detection bit in the data frame. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__UART__LINE_ga737333dc2e06f30e344ca799a37c91b8}\label{group__UART__LINE_ga737333dc2e06f30e344ca799a37c91b8}} 
\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_STOPBITS\_e@{ALT\_16550\_STOPBITS\_e}}
\index{ALT\_16550\_STOPBITS\_e@{ALT\_16550\_STOPBITS\_e}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_STOPBITS\_e}{ALT\_16550\_STOPBITS\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__LINE_ga737333dc2e06f30e344ca799a37c91b8}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+e}}}

This type definition enumerates the supported stopbits per frame. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_STOPBITS\_1@{ALT\_16550\_STOPBITS\_1}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_STOPBITS\_1@{ALT\_16550\_STOPBITS\_1}}}\mbox{\Hypertarget{group__UART__LINE_gga737333dc2e06f30e344ca799a37c91b8a2f51c01895d553e022a2046f02eae7fe}\label{group__UART__LINE_gga737333dc2e06f30e344ca799a37c91b8a2f51c01895d553e022a2046f02eae7fe}} 
A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+1&This options specifies 1 stopbit per frame. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_STOPBITS\_2@{ALT\_16550\_STOPBITS\_2}!UART Line Interface@{UART Line Interface}}\index{UART Line Interface@{UART Line Interface}!ALT\_16550\_STOPBITS\_2@{ALT\_16550\_STOPBITS\_2}}}\mbox{\Hypertarget{group__UART__LINE_gga737333dc2e06f30e344ca799a37c91b8a231116c8c18bbf327691ce9a502ad652}\label{group__UART__LINE_gga737333dc2e06f30e344ca799a37c91b8a231116c8c18bbf327691ce9a502ad652}} 
A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+2&This options specifies 2 stopbits per frame. If the frame is configured with 5 databits, 1.\+5 stopbits is used instead. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__UART__LINE_ga448e8d9d2c31756d7ce766b2aa5e2f91}\label{group__UART__LINE_ga448e8d9d2c31756d7ce766b2aa5e2f91}} 
\index{UART Line Interface@{UART Line Interface}!alt\_16550\_line\_break\_disable@{alt\_16550\_line\_break\_disable}}
\index{alt\_16550\_line\_break\_disable@{alt\_16550\_line\_break\_disable}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_line\_break\_disable()}{alt\_16550\_line\_break\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+line\+\_\+break\+\_\+disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Stops transmitting a break condition.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__LINE_gaf5d846b85f79c13c8c673552080be841}\label{group__UART__LINE_gaf5d846b85f79c13c8c673552080be841}} 
\index{UART Line Interface@{UART Line Interface}!alt\_16550\_line\_break\_enable@{alt\_16550\_line\_break\_enable}}
\index{alt\_16550\_line\_break\_enable@{alt\_16550\_line\_break\_enable}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_line\_break\_enable()}{alt\_16550\_line\_break\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+line\+\_\+break\+\_\+enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Starts transmitting a break condition by transmitting a logic 0 state longer than a frame would normally be transmitted.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__LINE_ga2f0389c496161763a16d13842d9ea0ab}\label{group__UART__LINE_ga2f0389c496161763a16d13842d9ea0ab}} 
\index{UART Line Interface@{UART Line Interface}!alt\_16550\_line\_config\_set@{alt\_16550\_line\_config\_set}}
\index{alt\_16550\_line\_config\_set@{alt\_16550\_line\_config\_set}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_line\_config\_set()}{alt\_16550\_line\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+line\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{\mbox{\hyperlink{group__UART__LINE_ga1e6b5e04034d586d0a66297b152a43c4}{A\+L\+T\+\_\+16550\+\_\+\+D\+A\+T\+A\+B\+I\+T\+S\+\_\+t}}}]{databits,  }\item[{\mbox{\hyperlink{group__UART__LINE_ga40ed81a89ceaf6e4ef0ec49c16415bf3}{A\+L\+T\+\_\+16550\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+t}}}]{parity,  }\item[{\mbox{\hyperlink{group__UART__LINE_gaf2b594c54a5c750b62111afe25088c81}{A\+L\+T\+\_\+16550\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+t}}}]{stopbits }\end{DoxyParamCaption})}

Sets the configuration for a given character frame.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em databits} & The number of databits for each character frame.\\
\hline
{\em parity} & The parity to use for each character frame.\\
\hline
{\em stopbits} & The number of stopbits for each character frame.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__LINE_gae108dc72c29861f56514d4204d52c0ed}\label{group__UART__LINE_gae108dc72c29861f56514d4204d52c0ed}} 
\index{UART Line Interface@{UART Line Interface}!alt\_16550\_line\_status\_get@{alt\_16550\_line\_status\_get}}
\index{alt\_16550\_line\_status\_get@{alt\_16550\_line\_status\_get}!UART Line Interface@{UART Line Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_line\_status\_get()}{alt\_16550\_line\_status\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+line\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{uint32\+\_\+t $\ast$}]{status }\end{DoxyParamCaption})}

Reads the line status from the U\+A\+RT.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em status} & \mbox{[}out\mbox{]} Pointer to an output parameter that contains the current line status of the U\+A\+RT.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
